
F303_battery_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013218  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001304  080133b8  080133b8  000233b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080146bc  080146bc  000301fc  2**0
                  CONTENTS
  4 .ARM          00000000  080146bc  080146bc  000301fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080146bc  080146bc  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080146bc  080146bc  000246bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080146c0  080146c0  000246c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  080146c4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301fc  2**0
                  CONTENTS
 10 .bss          00003028  200001fc  200001fc  000301fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20003224  20003224  000301fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ffbb  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ea5  00000000  00000000  000501e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b68  00000000  00000000  00054090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000019b8  00000000  00000000  00055bf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000259ac  00000000  00000000  000575b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024c2f  00000000  00000000  0007cf5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db2d1  00000000  00000000  000a1b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0017ce5c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000858c  00000000  00000000  0017ceac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001fc 	.word	0x200001fc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080133a0 	.word	0x080133a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000200 	.word	0x20000200
 80001dc:	080133a0 	.word	0x080133a0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <GMG12864_logo_demonstration>:
		0x10, 0x39, 0x63, 0x63, 0x63, 0x31, 0x1F, 0x0F, 0x00, 0x00, 0x08, 0x08, 0x08, 0x08, 0x08, 0x08, 0x08, 0x08, 0x0B, 0x0B, 0x08, 0x08, 0x0B, 0x0B, 0x08,
		0x08, 0x08, 0x08, 0x08, 0x09, 0x0B, 0x0B, 0x0B, 0x0B, 0x09, 0x08, 0x08, 0x08, 0x08, 0x0B, 0x0B, 0x08, 0x08, 0x08, 0x08, 0x08, 0x0B, 0x0B };
/*-----------------------------Демонстрационное Logo----------------------------*/

/*---------------Вывод стартового демонстрационного лого------------------------*/
void GMG12864_logo_demonstration(void) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af02      	add	r7, sp, #8
	GMG12864_Clean_Frame_buffer();
 8000bfe:	f000 f8c1 	bl	8000d84 <GMG12864_Clean_Frame_buffer>
	for (int i = 0; i < 369; i++) {
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	e00b      	b.n	8000c20 <GMG12864_logo_demonstration+0x28>
		Frame_buffer[i + 265] = solderingiron[i];
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	f203 1309 	addw	r3, r3, #265	; 0x109
 8000c0e:	4939      	ldr	r1, [pc, #228]	; (8000cf4 <GMG12864_logo_demonstration+0xfc>)
 8000c10:	687a      	ldr	r2, [r7, #4]
 8000c12:	440a      	add	r2, r1
 8000c14:	7811      	ldrb	r1, [r2, #0]
 8000c16:	4a38      	ldr	r2, [pc, #224]	; (8000cf8 <GMG12864_logo_demonstration+0x100>)
 8000c18:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < 369; i++) {
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f5b3 7fb8 	cmp.w	r3, #368	; 0x170
 8000c26:	ddef      	ble.n	8000c08 <GMG12864_logo_demonstration+0x10>
	}
	GMG12864_Update();
 8000c28:	f000 f97a 	bl	8000f20 <GMG12864_Update>
	sprintf(tx_buffer, "Vladyslav Zhuk       ");
 8000c2c:	4933      	ldr	r1, [pc, #204]	; (8000cfc <GMG12864_logo_demonstration+0x104>)
 8000c2e:	4834      	ldr	r0, [pc, #208]	; (8000d00 <GMG12864_logo_demonstration+0x108>)
 8000c30:	f010 f93c 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(18, 40, 1, 0, tx_buffer);
 8000c34:	4b32      	ldr	r3, [pc, #200]	; (8000d00 <GMG12864_logo_demonstration+0x108>)
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	2300      	movs	r3, #0
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2128      	movs	r1, #40	; 0x28
 8000c3e:	2012      	movs	r0, #18
 8000c40:	f000 fb02 	bl	8001248 <GMG12864_Decode_UTF8>
	sprintf(tx_buffer, "electronics lab.");
 8000c44:	492f      	ldr	r1, [pc, #188]	; (8000d04 <GMG12864_logo_demonstration+0x10c>)
 8000c46:	482e      	ldr	r0, [pc, #184]	; (8000d00 <GMG12864_logo_demonstration+0x108>)
 8000c48:	f010 f930 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(18, 48, 1, 0, tx_buffer);
 8000c4c:	4b2c      	ldr	r3, [pc, #176]	; (8000d00 <GMG12864_logo_demonstration+0x108>)
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	2300      	movs	r3, #0
 8000c52:	2201      	movs	r2, #1
 8000c54:	2130      	movs	r1, #48	; 0x30
 8000c56:	2012      	movs	r0, #18
 8000c58:	f000 faf6 	bl	8001248 <GMG12864_Decode_UTF8>
	HAL_Delay(500);
 8000c5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c60:	f003 ff82 	bl	8004b68 <HAL_Delay>
	GMG12864_Update();
 8000c64:	f000 f95c 	bl	8000f20 <GMG12864_Update>
	HAL_Delay(5000);
 8000c68:	f241 3088 	movw	r0, #5000	; 0x1388
 8000c6c:	f003 ff7c 	bl	8004b68 <HAL_Delay>
	sprintf(tx_buffer, "                ");
 8000c70:	4925      	ldr	r1, [pc, #148]	; (8000d08 <GMG12864_logo_demonstration+0x110>)
 8000c72:	4823      	ldr	r0, [pc, #140]	; (8000d00 <GMG12864_logo_demonstration+0x108>)
 8000c74:	f010 f91a 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(18, 48, 1, 0, tx_buffer);
 8000c78:	4b21      	ldr	r3, [pc, #132]	; (8000d00 <GMG12864_logo_demonstration+0x108>)
 8000c7a:	9300      	str	r3, [sp, #0]
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	2201      	movs	r2, #1
 8000c80:	2130      	movs	r1, #48	; 0x30
 8000c82:	2012      	movs	r0, #18
 8000c84:	f000 fae0 	bl	8001248 <GMG12864_Decode_UTF8>
	HAL_Delay(500);
 8000c88:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c8c:	f003 ff6c 	bl	8004b68 <HAL_Delay>
	GMG12864_Update();
 8000c90:	f000 f946 	bl	8000f20 <GMG12864_Update>
	sprintf(tx_buffer, "                ");
 8000c94:	491c      	ldr	r1, [pc, #112]	; (8000d08 <GMG12864_logo_demonstration+0x110>)
 8000c96:	481a      	ldr	r0, [pc, #104]	; (8000d00 <GMG12864_logo_demonstration+0x108>)
 8000c98:	f010 f908 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(16, 40, 1, 0, tx_buffer);
 8000c9c:	4b18      	ldr	r3, [pc, #96]	; (8000d00 <GMG12864_logo_demonstration+0x108>)
 8000c9e:	9300      	str	r3, [sp, #0]
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	2128      	movs	r1, #40	; 0x28
 8000ca6:	2010      	movs	r0, #16
 8000ca8:	f000 face 	bl	8001248 <GMG12864_Decode_UTF8>
	HAL_Delay(500);
 8000cac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cb0:	f003 ff5a 	bl	8004b68 <HAL_Delay>
	GMG12864_Update();
 8000cb4:	f000 f934 	bl	8000f20 <GMG12864_Update>

	for (int i = 0; i < 369; i++) {
 8000cb8:	2300      	movs	r3, #0
 8000cba:	603b      	str	r3, [r7, #0]
 8000cbc:	e008      	b.n	8000cd0 <GMG12864_logo_demonstration+0xd8>
		Frame_buffer[i + 265] = 0x00;
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	f203 1309 	addw	r3, r3, #265	; 0x109
 8000cc4:	4a0c      	ldr	r2, [pc, #48]	; (8000cf8 <GMG12864_logo_demonstration+0x100>)
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < 369; i++) {
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	603b      	str	r3, [r7, #0]
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	f5b3 7fb8 	cmp.w	r3, #368	; 0x170
 8000cd6:	ddf2      	ble.n	8000cbe <GMG12864_logo_demonstration+0xc6>
	}
	GMG12864_Update();
 8000cd8:	f000 f922 	bl	8000f20 <GMG12864_Update>
	HAL_Delay(500);
 8000cdc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ce0:	f003 ff42 	bl	8004b68 <HAL_Delay>
	GMG12864_Clean_Frame_buffer();
 8000ce4:	f000 f84e 	bl	8000d84 <GMG12864_Clean_Frame_buffer>
	GMG12864_Update();
 8000ce8:	f000 f91a 	bl	8000f20 <GMG12864_Update>
}
 8000cec:	bf00      	nop
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	08013be8 	.word	0x08013be8
 8000cf8:	20000298 	.word	0x20000298
 8000cfc:	080133b8 	.word	0x080133b8
 8000d00:	20000218 	.word	0x20000218
 8000d04:	080133d0 	.word	0x080133d0
 8000d08:	080133e4 	.word	0x080133e4

08000d0c <GMG12864_Send_command>:
/*---------------Вывод стартового демонстрационного лого------------------------*/
/*================= Демонстрационное лого. Можно вырезать. =====================*/

/*----------------------Функция отправки команды на дисплей------------------------*/
static void GMG12864_Send_command(uint8_t Command) {
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	71fb      	strb	r3, [r7, #7]
/// Функция отправки команды на дисплей
/// \param Command - 8 бит данных.
	DC_set();
 8000d16:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d1a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000d1e:	619a      	str	r2, [r3, #24]
	HAL_SPI_Transmit(&hspi1, &Command, 1, HAL_MAX_DELAY);
 8000d20:	1df9      	adds	r1, r7, #7
 8000d22:	f04f 33ff 	mov.w	r3, #4294967295
 8000d26:	2201      	movs	r2, #1
 8000d28:	4808      	ldr	r0, [pc, #32]	; (8000d4c <GMG12864_Send_command+0x40>)
 8000d2a:	f008 fff4 	bl	8009d16 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000d2e:	bf00      	nop
 8000d30:	4806      	ldr	r0, [pc, #24]	; (8000d4c <GMG12864_Send_command+0x40>)
 8000d32:	f009 fc7b 	bl	800a62c <HAL_SPI_GetState>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d1f9      	bne.n	8000d30 <GMG12864_Send_command+0x24>
	DC_reset();
 8000d3c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d40:	2210      	movs	r2, #16
 8000d42:	619a      	str	r2, [r3, #24]
}
 8000d44:	bf00      	nop
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	200007d4 	.word	0x200007d4

08000d50 <GMG12864_Send_data>:
/*----------------------Функция отправки команды на дисплей------------------------*/

/*----------------------Функция отправки данных на дисплей------------------------*/
/// Функция отправки данных на дисплей
/// \param Data - 8 бит данных.
static void GMG12864_Send_data(uint8_t Dat) {
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &Dat, 1, HAL_MAX_DELAY);
 8000d5a:	1df9      	adds	r1, r7, #7
 8000d5c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d60:	2201      	movs	r2, #1
 8000d62:	4807      	ldr	r0, [pc, #28]	; (8000d80 <GMG12864_Send_data+0x30>)
 8000d64:	f008 ffd7 	bl	8009d16 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000d68:	bf00      	nop
 8000d6a:	4805      	ldr	r0, [pc, #20]	; (8000d80 <GMG12864_Send_data+0x30>)
 8000d6c:	f009 fc5e 	bl	800a62c <HAL_SPI_GetState>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d1f9      	bne.n	8000d6a <GMG12864_Send_data+0x1a>
}
 8000d76:	bf00      	nop
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	200007d4 	.word	0x200007d4

08000d84 <GMG12864_Clean_Frame_buffer>:
/*----------------------Функция отправки данных на дисплей------------------------*/

/*------------------------Функция очистки буфера кадра-------------------------*/
void GMG12864_Clean_Frame_buffer(void) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
/// Функция очистки буфера кадра
	memset(Frame_buffer, 0x00, sizeof(Frame_buffer));
 8000d88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	4802      	ldr	r0, [pc, #8]	; (8000d98 <GMG12864_Clean_Frame_buffer+0x14>)
 8000d90:	f00f fc1a 	bl	80105c8 <memset>
}
 8000d94:	bf00      	nop
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	20000298 	.word	0x20000298

08000d9c <GMG12864_Init>:
/*------------------------Функция очистки буфера кадра-------------------------*/

/*-------------------------Функция инициализации дисплея--------------------------*/
void GMG12864_Init(void) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
/// Функция инициализации дисплея
	cs_set();
 8000da0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000da4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000da8:	619a      	str	r2, [r3, #24]
	RST_set();
 8000daa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000dae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000db2:	619a      	str	r2, [r3, #24]
	HAL_Delay(10);
 8000db4:	200a      	movs	r0, #10
 8000db6:	f003 fed7 	bl	8004b68 <HAL_Delay>
	RST_reset();
 8000dba:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	619a      	str	r2, [r3, #24]
	HAL_Delay(10);
 8000dc2:	200a      	movs	r0, #10
 8000dc4:	f003 fed0 	bl	8004b68 <HAL_Delay>
	// Установите рабочий цикл ( 1/7 или 1/9 ) в зависимости от физического ЖК-дисплея
	GMG12864_Send_command(0xA2);
 8000dc8:	20a2      	movs	r0, #162	; 0xa2
 8000dca:	f7ff ff9f 	bl	8000d0c <GMG12864_Send_command>
	HAL_Delay(1);
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f003 feca 	bl	8004b68 <HAL_Delay>
	// Установите горизонтальную и вертикальную ориентацию в известное состояние
	GMG12864_Send_command(0xA0); //ADC selection(SEG0->SEG128)
 8000dd4:	20a0      	movs	r0, #160	; 0xa0
 8000dd6:	f7ff ff99 	bl	8000d0c <GMG12864_Send_command>
	GMG12864_Send_command(0xC8); //SHL selection(COM0->COM64)
 8000dda:	20c8      	movs	r0, #200	; 0xc8
 8000ddc:	f7ff ff96 	bl	8000d0c <GMG12864_Send_command>
	HAL_Delay(1);
 8000de0:	2001      	movs	r0, #1
 8000de2:	f003 fec1 	bl	8004b68 <HAL_Delay>
	// делитель внутреннего резистора установлен на 7 (от 0..7)
	GMG12864_Send_command(0x20 | 0x7);    //Regulator Resistor Selection
 8000de6:	2027      	movs	r0, #39	; 0x27
 8000de8:	f7ff ff90 	bl	8000d0c <GMG12864_Send_command>
	HAL_Delay(1);
 8000dec:	2001      	movs	r0, #1
 8000dee:	f003 febb 	bl	8004b68 <HAL_Delay>
	// управление питанием, все внутренние блоки включены	(от 0..7)
	GMG12864_Send_command(0x28 | 0x7);
 8000df2:	202f      	movs	r0, #47	; 0x2f
 8000df4:	f7ff ff8a 	bl	8000d0c <GMG12864_Send_command>
	HAL_Delay(1);
 8000df8:	2001      	movs	r0, #1
 8000dfa:	f003 feb5 	bl	8004b68 <HAL_Delay>
	// войти в режим динамического контраста
	GMG12864_Send_command(0x81);    //Electronic Volume
 8000dfe:	2081      	movs	r0, #129	; 0x81
 8000e00:	f7ff ff84 	bl	8000d0c <GMG12864_Send_command>
	GMG12864_Send_command(18);	// Настройка контраста. Отрегулируйте на своем дисплее. У меня на 15-19 норм. Максимум 63.
 8000e04:	2012      	movs	r0, #18
 8000e06:	f7ff ff81 	bl	8000d0c <GMG12864_Send_command>
	HAL_Delay(1);
 8000e0a:	2001      	movs	r0, #1
 8000e0c:	f003 feac 	bl	8004b68 <HAL_Delay>
	GMG12864_Send_command(0x40);
 8000e10:	2040      	movs	r0, #64	; 0x40
 8000e12:	f7ff ff7b 	bl	8000d0c <GMG12864_Send_command>
	HAL_Delay(1);
 8000e16:	2001      	movs	r0, #1
 8000e18:	f003 fea6 	bl	8004b68 <HAL_Delay>
	// CMD_DISPLAY_ON  CMD_DISPLAY_OFF
	GMG12864_Send_command(0xAF);    		//Display on
 8000e1c:	20af      	movs	r0, #175	; 0xaf
 8000e1e:	f7ff ff75 	bl	8000d0c <GMG12864_Send_command>
	// Инвертирование экрана
	GMG12864_Send_command(0xA6); //0xA6 - nomal, 0xA7 - revers
 8000e22:	20a6      	movs	r0, #166	; 0xa6
 8000e24:	f7ff ff72 	bl	8000d0c <GMG12864_Send_command>
	HAL_Delay(1);
 8000e28:	2001      	movs	r0, #1
 8000e2a:	f003 fe9d 	bl	8004b68 <HAL_Delay>
	cs_reset();
 8000e2e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e32:	2201      	movs	r2, #1
 8000e34:	619a      	str	r2, [r3, #24]
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
	...

08000e3c <GMG12864_Draw_pixel>:
	}
}
/*------------------------Функция вывода изображения с указаием его размера-------------------------*/

/*------------------------Функция рисования пикселя-------------------------*/
void GMG12864_Draw_pixel(int16_t x, int16_t y, uint8_t color) {
 8000e3c:	b480      	push	{r7}
 8000e3e:	b085      	sub	sp, #20
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	80fb      	strh	r3, [r7, #6]
 8000e46:	460b      	mov	r3, r1
 8000e48:	80bb      	strh	r3, [r7, #4]
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	70fb      	strb	r3, [r7, #3]

	if (x >= GMG12864_width || x < 0 || y >= GMG12864_height || y < 0) {
 8000e4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e52:	4a30      	ldr	r2, [pc, #192]	; (8000f14 <GMG12864_Draw_pixel+0xd8>)
 8000e54:	7812      	ldrb	r2, [r2, #0]
 8000e56:	4293      	cmp	r3, r2
 8000e58:	da55      	bge.n	8000f06 <GMG12864_Draw_pixel+0xca>
 8000e5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	db51      	blt.n	8000f06 <GMG12864_Draw_pixel+0xca>
 8000e62:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e66:	4a2c      	ldr	r2, [pc, #176]	; (8000f18 <GMG12864_Draw_pixel+0xdc>)
 8000e68:	7812      	ldrb	r2, [r2, #0]
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	da4b      	bge.n	8000f06 <GMG12864_Draw_pixel+0xca>
 8000e6e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	db47      	blt.n	8000f06 <GMG12864_Draw_pixel+0xca>
		return;
	} else {
		uint16_t array_pos = x + ((y / 8) * GMG12864_width);
 8000e76:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	da00      	bge.n	8000e80 <GMG12864_Draw_pixel+0x44>
 8000e7e:	3307      	adds	r3, #7
 8000e80:	10db      	asrs	r3, r3, #3
 8000e82:	b21b      	sxth	r3, r3
 8000e84:	b29a      	uxth	r2, r3
 8000e86:	4b23      	ldr	r3, [pc, #140]	; (8000f14 <GMG12864_Draw_pixel+0xd8>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	b29b      	uxth	r3, r3
 8000e8c:	fb12 f303 	smulbb	r3, r2, r3
 8000e90:	b29a      	uxth	r2, r3
 8000e92:	88fb      	ldrh	r3, [r7, #6]
 8000e94:	4413      	add	r3, r2
 8000e96:	81fb      	strh	r3, [r7, #14]

		if (color) {
 8000e98:	78fb      	ldrb	r3, [r7, #3]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d018      	beq.n	8000ed0 <GMG12864_Draw_pixel+0x94>
			Frame_buffer[array_pos] |= 1 << (y % 8);
 8000e9e:	89fb      	ldrh	r3, [r7, #14]
 8000ea0:	4a1e      	ldr	r2, [pc, #120]	; (8000f1c <GMG12864_Draw_pixel+0xe0>)
 8000ea2:	5cd3      	ldrb	r3, [r2, r3]
 8000ea4:	b25a      	sxtb	r2, r3
 8000ea6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000eaa:	4259      	negs	r1, r3
 8000eac:	f003 0307 	and.w	r3, r3, #7
 8000eb0:	f001 0107 	and.w	r1, r1, #7
 8000eb4:	bf58      	it	pl
 8000eb6:	424b      	negpl	r3, r1
 8000eb8:	b21b      	sxth	r3, r3
 8000eba:	4619      	mov	r1, r3
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	408b      	lsls	r3, r1
 8000ec0:	b25b      	sxtb	r3, r3
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	b25a      	sxtb	r2, r3
 8000ec6:	89fb      	ldrh	r3, [r7, #14]
 8000ec8:	b2d1      	uxtb	r1, r2
 8000eca:	4a14      	ldr	r2, [pc, #80]	; (8000f1c <GMG12864_Draw_pixel+0xe0>)
 8000ecc:	54d1      	strb	r1, [r2, r3]
 8000ece:	e01b      	b.n	8000f08 <GMG12864_Draw_pixel+0xcc>
		} else {
			Frame_buffer[array_pos] &= 0xFF ^ 1 << (y % 8);
 8000ed0:	89fb      	ldrh	r3, [r7, #14]
 8000ed2:	4a12      	ldr	r2, [pc, #72]	; (8000f1c <GMG12864_Draw_pixel+0xe0>)
 8000ed4:	5cd3      	ldrb	r3, [r2, r3]
 8000ed6:	b25a      	sxtb	r2, r3
 8000ed8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000edc:	4259      	negs	r1, r3
 8000ede:	f003 0307 	and.w	r3, r3, #7
 8000ee2:	f001 0107 	and.w	r1, r1, #7
 8000ee6:	bf58      	it	pl
 8000ee8:	424b      	negpl	r3, r1
 8000eea:	b21b      	sxth	r3, r3
 8000eec:	4619      	mov	r1, r3
 8000eee:	2301      	movs	r3, #1
 8000ef0:	408b      	lsls	r3, r1
 8000ef2:	b25b      	sxtb	r3, r3
 8000ef4:	43db      	mvns	r3, r3
 8000ef6:	b25b      	sxtb	r3, r3
 8000ef8:	4013      	ands	r3, r2
 8000efa:	b25a      	sxtb	r2, r3
 8000efc:	89fb      	ldrh	r3, [r7, #14]
 8000efe:	b2d1      	uxtb	r1, r2
 8000f00:	4a06      	ldr	r2, [pc, #24]	; (8000f1c <GMG12864_Draw_pixel+0xe0>)
 8000f02:	54d1      	strb	r1, [r2, r3]
 8000f04:	e000      	b.n	8000f08 <GMG12864_Draw_pixel+0xcc>
		return;
 8000f06:	bf00      	nop
		}
	}

}
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	20000000 	.word	0x20000000
 8000f18:	20000001 	.word	0x20000001
 8000f1c:	20000298 	.word	0x20000298

08000f20 <GMG12864_Update>:
/*------------------------Функция рисования пикселя-------------------------*/

/*---------------------Функция вывода буфера кадра на дисплей------------------------*/
void GMG12864_Update(void) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
	cs_set();
 8000f26:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f2a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f2e:	619a      	str	r2, [r3, #24]
	for (uint8_t y = 0; y < 8; y++) {
 8000f30:	2300      	movs	r3, #0
 8000f32:	71fb      	strb	r3, [r7, #7]
 8000f34:	e027      	b.n	8000f86 <GMG12864_Update+0x66>
		ST7565_SetX(0);
 8000f36:	2010      	movs	r0, #16
 8000f38:	f7ff fee8 	bl	8000d0c <GMG12864_Send_command>
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	f7ff fee5 	bl	8000d0c <GMG12864_Send_command>
		ST7565_SetY((int16_t )y);
 8000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f46:	f003 0307 	and.w	r3, r3, #7
 8000f4a:	b25b      	sxtb	r3, r3
 8000f4c:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8000f50:	b25b      	sxtb	r3, r3
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff fed9 	bl	8000d0c <GMG12864_Send_command>
		for (uint8_t x = 0; x < 128; x++) {
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	71bb      	strb	r3, [r7, #6]
 8000f5e:	e00b      	b.n	8000f78 <GMG12864_Update+0x58>
			GMG12864_Send_data(Frame_buffer[x + 128 * y]);
 8000f60:	79ba      	ldrb	r2, [r7, #6]
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	01db      	lsls	r3, r3, #7
 8000f66:	4413      	add	r3, r2
 8000f68:	4a0c      	ldr	r2, [pc, #48]	; (8000f9c <GMG12864_Update+0x7c>)
 8000f6a:	5cd3      	ldrb	r3, [r2, r3]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff feef 	bl	8000d50 <GMG12864_Send_data>
		for (uint8_t x = 0; x < 128; x++) {
 8000f72:	79bb      	ldrb	r3, [r7, #6]
 8000f74:	3301      	adds	r3, #1
 8000f76:	71bb      	strb	r3, [r7, #6]
 8000f78:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	daef      	bge.n	8000f60 <GMG12864_Update+0x40>
	for (uint8_t y = 0; y < 8; y++) {
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	3301      	adds	r3, #1
 8000f84:	71fb      	strb	r3, [r7, #7]
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	2b07      	cmp	r3, #7
 8000f8a:	d9d4      	bls.n	8000f36 <GMG12864_Update+0x16>
		}
	}
	cs_reset();
 8000f8c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f90:	2201      	movs	r2, #1
 8000f92:	619a      	str	r2, [r3, #24]
}
 8000f94:	bf00      	nop
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000298 	.word	0x20000298

08000fa0 <GMG12864_Print_symbol_5x7>:
/*---------------------Функция вывода буфера кадра на дисплей------------------------*/

/*---------------------Функция вывода символа на дисплей-----------------------------*/
void GMG12864_Print_symbol_5x7(uint8_t x, uint8_t y, uint16_t symbol, uint8_t inversion) {
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4604      	mov	r4, r0
 8000fa8:	4608      	mov	r0, r1
 8000faa:	4611      	mov	r1, r2
 8000fac:	461a      	mov	r2, r3
 8000fae:	4623      	mov	r3, r4
 8000fb0:	71fb      	strb	r3, [r7, #7]
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71bb      	strb	r3, [r7, #6]
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	80bb      	strh	r3, [r7, #4]
 8000fba:	4613      	mov	r3, r2
 8000fbc:	70fb      	strb	r3, [r7, #3]
/// Функция вывода символа на дисплей
	uint8_t x_start = x; //начальное положение по x
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	733b      	strb	r3, [r7, #12]
	uint8_t x_stop = x + 5; //конечное положение по x с учетом межсимвольного интервала
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	3305      	adds	r3, #5
 8000fc6:	72fb      	strb	r3, [r7, #11]
	for (uint8_t x = x_start; x <= x_stop; x++) {
 8000fc8:	7b3b      	ldrb	r3, [r7, #12]
 8000fca:	73fb      	strb	r3, [r7, #15]
 8000fcc:	e086      	b.n	80010dc <GMG12864_Print_symbol_5x7+0x13c>
		if (x == x_stop) { //Заполняем межсимвольные интервалы
 8000fce:	7bfa      	ldrb	r2, [r7, #15]
 8000fd0:	7afb      	ldrb	r3, [r7, #11]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d127      	bne.n	8001026 <GMG12864_Print_symbol_5x7+0x86>
			for (uint8_t i = 0; i <= 6; i++) { // от 0 до 6, т.к. шрифт высотой 7 пикселей
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	73bb      	strb	r3, [r7, #14]
 8000fda:	e020      	b.n	800101e <GMG12864_Print_symbol_5x7+0x7e>
						GMG12864_Draw_pixel(x, y + i, 0); //Закрасить пиксель
					} else {
						GMG12864_Draw_pixel(x, y + i, 1); //Закрасить пиксель
					}
				} else {
					if (inversion) {
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d00d      	beq.n	8000ffe <GMG12864_Print_symbol_5x7+0x5e>
						GMG12864_Draw_pixel(x, y + i, 1); //Очистить пиксель
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
 8000fe4:	b218      	sxth	r0, r3
 8000fe6:	79bb      	ldrb	r3, [r7, #6]
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	7bbb      	ldrb	r3, [r7, #14]
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	4413      	add	r3, r2
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	f7ff ff20 	bl	8000e3c <GMG12864_Draw_pixel>
 8000ffc:	e00c      	b.n	8001018 <GMG12864_Print_symbol_5x7+0x78>
					} else {
						GMG12864_Draw_pixel(x, y + i, 0); //Очистить пиксель
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	b218      	sxth	r0, r3
 8001002:	79bb      	ldrb	r3, [r7, #6]
 8001004:	b29a      	uxth	r2, r3
 8001006:	7bbb      	ldrb	r3, [r7, #14]
 8001008:	b29b      	uxth	r3, r3
 800100a:	4413      	add	r3, r2
 800100c:	b29b      	uxth	r3, r3
 800100e:	b21b      	sxth	r3, r3
 8001010:	2200      	movs	r2, #0
 8001012:	4619      	mov	r1, r3
 8001014:	f7ff ff12 	bl	8000e3c <GMG12864_Draw_pixel>
			for (uint8_t i = 0; i <= 6; i++) { // от 0 до 6, т.к. шрифт высотой 7 пикселей
 8001018:	7bbb      	ldrb	r3, [r7, #14]
 800101a:	3301      	adds	r3, #1
 800101c:	73bb      	strb	r3, [r7, #14]
 800101e:	7bbb      	ldrb	r3, [r7, #14]
 8001020:	2b06      	cmp	r3, #6
 8001022:	d9db      	bls.n	8000fdc <GMG12864_Print_symbol_5x7+0x3c>
 8001024:	e057      	b.n	80010d6 <GMG12864_Print_symbol_5x7+0x136>
					}
				}
			}
		} else { //Заполняем полезной информацией
			for (uint8_t i = 0; i <= 6; i++) { // от 0 до 6, т.к. шрифт высотой 7 пикселей
 8001026:	2300      	movs	r3, #0
 8001028:	737b      	strb	r3, [r7, #13]
 800102a:	e051      	b.n	80010d0 <GMG12864_Print_symbol_5x7+0x130>
				if (Font_5x7[(symbol * 5) + x - x_start] & (1 << i)) {
 800102c:	88ba      	ldrh	r2, [r7, #4]
 800102e:	4613      	mov	r3, r2
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	441a      	add	r2, r3
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	441a      	add	r2, r3
 8001038:	7b3b      	ldrb	r3, [r7, #12]
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	4a2c      	ldr	r2, [pc, #176]	; (80010f0 <GMG12864_Print_symbol_5x7+0x150>)
 800103e:	5cd3      	ldrb	r3, [r2, r3]
 8001040:	461a      	mov	r2, r3
 8001042:	7b7b      	ldrb	r3, [r7, #13]
 8001044:	fa42 f303 	asr.w	r3, r2, r3
 8001048:	f003 0301 	and.w	r3, r3, #1
 800104c:	2b00      	cmp	r3, #0
 800104e:	d01e      	beq.n	800108e <GMG12864_Print_symbol_5x7+0xee>
					if (inversion) {
 8001050:	78fb      	ldrb	r3, [r7, #3]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d00d      	beq.n	8001072 <GMG12864_Print_symbol_5x7+0xd2>
						GMG12864_Draw_pixel(x, y + i, 0); //Закрасить пиксель
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	b218      	sxth	r0, r3
 800105a:	79bb      	ldrb	r3, [r7, #6]
 800105c:	b29a      	uxth	r2, r3
 800105e:	7b7b      	ldrb	r3, [r7, #13]
 8001060:	b29b      	uxth	r3, r3
 8001062:	4413      	add	r3, r2
 8001064:	b29b      	uxth	r3, r3
 8001066:	b21b      	sxth	r3, r3
 8001068:	2200      	movs	r2, #0
 800106a:	4619      	mov	r1, r3
 800106c:	f7ff fee6 	bl	8000e3c <GMG12864_Draw_pixel>
 8001070:	e02b      	b.n	80010ca <GMG12864_Print_symbol_5x7+0x12a>
					} else {
						GMG12864_Draw_pixel(x, y + i, 1); //Закрасить пиксель
 8001072:	7bfb      	ldrb	r3, [r7, #15]
 8001074:	b218      	sxth	r0, r3
 8001076:	79bb      	ldrb	r3, [r7, #6]
 8001078:	b29a      	uxth	r2, r3
 800107a:	7b7b      	ldrb	r3, [r7, #13]
 800107c:	b29b      	uxth	r3, r3
 800107e:	4413      	add	r3, r2
 8001080:	b29b      	uxth	r3, r3
 8001082:	b21b      	sxth	r3, r3
 8001084:	2201      	movs	r2, #1
 8001086:	4619      	mov	r1, r3
 8001088:	f7ff fed8 	bl	8000e3c <GMG12864_Draw_pixel>
 800108c:	e01d      	b.n	80010ca <GMG12864_Print_symbol_5x7+0x12a>
					}
				} else {
					if (inversion) {
 800108e:	78fb      	ldrb	r3, [r7, #3]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d00d      	beq.n	80010b0 <GMG12864_Print_symbol_5x7+0x110>
						GMG12864_Draw_pixel(x, y + i, 1); //Очистить пиксель
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	b218      	sxth	r0, r3
 8001098:	79bb      	ldrb	r3, [r7, #6]
 800109a:	b29a      	uxth	r2, r3
 800109c:	7b7b      	ldrb	r3, [r7, #13]
 800109e:	b29b      	uxth	r3, r3
 80010a0:	4413      	add	r3, r2
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	b21b      	sxth	r3, r3
 80010a6:	2201      	movs	r2, #1
 80010a8:	4619      	mov	r1, r3
 80010aa:	f7ff fec7 	bl	8000e3c <GMG12864_Draw_pixel>
 80010ae:	e00c      	b.n	80010ca <GMG12864_Print_symbol_5x7+0x12a>
					} else {
						GMG12864_Draw_pixel(x, y + i, 0); //Очистить пиксель
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	b218      	sxth	r0, r3
 80010b4:	79bb      	ldrb	r3, [r7, #6]
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	7b7b      	ldrb	r3, [r7, #13]
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	4413      	add	r3, r2
 80010be:	b29b      	uxth	r3, r3
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	2200      	movs	r2, #0
 80010c4:	4619      	mov	r1, r3
 80010c6:	f7ff feb9 	bl	8000e3c <GMG12864_Draw_pixel>
			for (uint8_t i = 0; i <= 6; i++) { // от 0 до 6, т.к. шрифт высотой 7 пикселей
 80010ca:	7b7b      	ldrb	r3, [r7, #13]
 80010cc:	3301      	adds	r3, #1
 80010ce:	737b      	strb	r3, [r7, #13]
 80010d0:	7b7b      	ldrb	r3, [r7, #13]
 80010d2:	2b06      	cmp	r3, #6
 80010d4:	d9aa      	bls.n	800102c <GMG12864_Print_symbol_5x7+0x8c>
	for (uint8_t x = x_start; x <= x_stop; x++) {
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
 80010d8:	3301      	adds	r3, #1
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	7bfa      	ldrb	r2, [r7, #15]
 80010de:	7afb      	ldrb	r3, [r7, #11]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	f67f af74 	bls.w	8000fce <GMG12864_Print_symbol_5x7+0x2e>
					}
				}
			}
		}
	}
}
 80010e6:	bf00      	nop
 80010e8:	bf00      	nop
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd90      	pop	{r4, r7, pc}
 80010f0:	080138bc 	.word	0x080138bc

080010f4 <GMG12864_Print_symbol_3x5>:
/*---------------------Функция вывода символа на дисплей-----------------------------*/

/*---------------------Функция вывода символа на дисплей-----------------------------*/
void GMG12864_Print_symbol_3x5(uint8_t x, uint8_t y, uint16_t symbol, uint8_t inversion) {
 80010f4:	b590      	push	{r4, r7, lr}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4604      	mov	r4, r0
 80010fc:	4608      	mov	r0, r1
 80010fe:	4611      	mov	r1, r2
 8001100:	461a      	mov	r2, r3
 8001102:	4623      	mov	r3, r4
 8001104:	71fb      	strb	r3, [r7, #7]
 8001106:	4603      	mov	r3, r0
 8001108:	71bb      	strb	r3, [r7, #6]
 800110a:	460b      	mov	r3, r1
 800110c:	80bb      	strh	r3, [r7, #4]
 800110e:	4613      	mov	r3, r2
 8001110:	70fb      	strb	r3, [r7, #3]
/// Функция вывода символа на дисплей
	uint8_t x_start = x; //начальное положение по x
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	733b      	strb	r3, [r7, #12]
	uint8_t x_stop = x + 3; //конечное положение по x с учетом межсимвольного интервала
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	3303      	adds	r3, #3
 800111a:	72fb      	strb	r3, [r7, #11]
	for (uint8_t x = x_start; x <= x_stop; x++) {
 800111c:	7b3b      	ldrb	r3, [r7, #12]
 800111e:	73fb      	strb	r3, [r7, #15]
 8001120:	e086      	b.n	8001230 <GMG12864_Print_symbol_3x5+0x13c>
		if (x == x_stop) { //Заполняем межсимвольные интервалы
 8001122:	7bfa      	ldrb	r2, [r7, #15]
 8001124:	7afb      	ldrb	r3, [r7, #11]
 8001126:	429a      	cmp	r2, r3
 8001128:	d127      	bne.n	800117a <GMG12864_Print_symbol_3x5+0x86>
			for (uint8_t i = 0; i <= 4; i++) { // от 0 до 6, т.к. шрифт высотой 7 пикселей
 800112a:	2300      	movs	r3, #0
 800112c:	73bb      	strb	r3, [r7, #14]
 800112e:	e020      	b.n	8001172 <GMG12864_Print_symbol_3x5+0x7e>
						GMG12864_Draw_pixel(x, y + i, 0); //Закрасить пиксель
					} else {
						GMG12864_Draw_pixel(x, y + i, 1); //Закрасить пиксель
					}
				} else {
					if (inversion) {
 8001130:	78fb      	ldrb	r3, [r7, #3]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d00d      	beq.n	8001152 <GMG12864_Print_symbol_3x5+0x5e>
						GMG12864_Draw_pixel(x, y + i, 1); //Очистить пиксель
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	b218      	sxth	r0, r3
 800113a:	79bb      	ldrb	r3, [r7, #6]
 800113c:	b29a      	uxth	r2, r3
 800113e:	7bbb      	ldrb	r3, [r7, #14]
 8001140:	b29b      	uxth	r3, r3
 8001142:	4413      	add	r3, r2
 8001144:	b29b      	uxth	r3, r3
 8001146:	b21b      	sxth	r3, r3
 8001148:	2201      	movs	r2, #1
 800114a:	4619      	mov	r1, r3
 800114c:	f7ff fe76 	bl	8000e3c <GMG12864_Draw_pixel>
 8001150:	e00c      	b.n	800116c <GMG12864_Print_symbol_3x5+0x78>
					} else {
						GMG12864_Draw_pixel(x, y + i, 0); //Очистить пиксель
 8001152:	7bfb      	ldrb	r3, [r7, #15]
 8001154:	b218      	sxth	r0, r3
 8001156:	79bb      	ldrb	r3, [r7, #6]
 8001158:	b29a      	uxth	r2, r3
 800115a:	7bbb      	ldrb	r3, [r7, #14]
 800115c:	b29b      	uxth	r3, r3
 800115e:	4413      	add	r3, r2
 8001160:	b29b      	uxth	r3, r3
 8001162:	b21b      	sxth	r3, r3
 8001164:	2200      	movs	r2, #0
 8001166:	4619      	mov	r1, r3
 8001168:	f7ff fe68 	bl	8000e3c <GMG12864_Draw_pixel>
			for (uint8_t i = 0; i <= 4; i++) { // от 0 до 6, т.к. шрифт высотой 7 пикселей
 800116c:	7bbb      	ldrb	r3, [r7, #14]
 800116e:	3301      	adds	r3, #1
 8001170:	73bb      	strb	r3, [r7, #14]
 8001172:	7bbb      	ldrb	r3, [r7, #14]
 8001174:	2b04      	cmp	r3, #4
 8001176:	d9db      	bls.n	8001130 <GMG12864_Print_symbol_3x5+0x3c>
 8001178:	e057      	b.n	800122a <GMG12864_Print_symbol_3x5+0x136>
					}
				}
			}
		} else { //Заполняем полезной информацией
			for (uint8_t i = 0; i <= 4; i++) { // от 0 до 6, т.к. шрифт высотой 7 пикселей
 800117a:	2300      	movs	r3, #0
 800117c:	737b      	strb	r3, [r7, #13]
 800117e:	e051      	b.n	8001224 <GMG12864_Print_symbol_3x5+0x130>
				if (Font_3x5[(symbol * 3) + x - x_start] & (1 << i)) {
 8001180:	88ba      	ldrh	r2, [r7, #4]
 8001182:	4613      	mov	r3, r2
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	441a      	add	r2, r3
 8001188:	7bfb      	ldrb	r3, [r7, #15]
 800118a:	441a      	add	r2, r3
 800118c:	7b3b      	ldrb	r3, [r7, #12]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	4a2c      	ldr	r2, [pc, #176]	; (8001244 <GMG12864_Print_symbol_3x5+0x150>)
 8001192:	5cd3      	ldrb	r3, [r2, r3]
 8001194:	461a      	mov	r2, r3
 8001196:	7b7b      	ldrb	r3, [r7, #13]
 8001198:	fa42 f303 	asr.w	r3, r2, r3
 800119c:	f003 0301 	and.w	r3, r3, #1
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d01e      	beq.n	80011e2 <GMG12864_Print_symbol_3x5+0xee>
					if (inversion) {
 80011a4:	78fb      	ldrb	r3, [r7, #3]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d00d      	beq.n	80011c6 <GMG12864_Print_symbol_3x5+0xd2>
						GMG12864_Draw_pixel(x, y + i, 0); //Закрасить пиксель
 80011aa:	7bfb      	ldrb	r3, [r7, #15]
 80011ac:	b218      	sxth	r0, r3
 80011ae:	79bb      	ldrb	r3, [r7, #6]
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	7b7b      	ldrb	r3, [r7, #13]
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	4413      	add	r3, r2
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	2200      	movs	r2, #0
 80011be:	4619      	mov	r1, r3
 80011c0:	f7ff fe3c 	bl	8000e3c <GMG12864_Draw_pixel>
 80011c4:	e02b      	b.n	800121e <GMG12864_Print_symbol_3x5+0x12a>
					} else {
						GMG12864_Draw_pixel(x, y + i, 1); //Закрасить пиксель
 80011c6:	7bfb      	ldrb	r3, [r7, #15]
 80011c8:	b218      	sxth	r0, r3
 80011ca:	79bb      	ldrb	r3, [r7, #6]
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	7b7b      	ldrb	r3, [r7, #13]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	4413      	add	r3, r2
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	b21b      	sxth	r3, r3
 80011d8:	2201      	movs	r2, #1
 80011da:	4619      	mov	r1, r3
 80011dc:	f7ff fe2e 	bl	8000e3c <GMG12864_Draw_pixel>
 80011e0:	e01d      	b.n	800121e <GMG12864_Print_symbol_3x5+0x12a>
					}
				} else {
					if (inversion) {
 80011e2:	78fb      	ldrb	r3, [r7, #3]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d00d      	beq.n	8001204 <GMG12864_Print_symbol_3x5+0x110>
						GMG12864_Draw_pixel(x, y + i, 1); //Очистить пиксель
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	b218      	sxth	r0, r3
 80011ec:	79bb      	ldrb	r3, [r7, #6]
 80011ee:	b29a      	uxth	r2, r3
 80011f0:	7b7b      	ldrb	r3, [r7, #13]
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	4413      	add	r3, r2
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	b21b      	sxth	r3, r3
 80011fa:	2201      	movs	r2, #1
 80011fc:	4619      	mov	r1, r3
 80011fe:	f7ff fe1d 	bl	8000e3c <GMG12864_Draw_pixel>
 8001202:	e00c      	b.n	800121e <GMG12864_Print_symbol_3x5+0x12a>
					} else {
						GMG12864_Draw_pixel(x, y + i, 0); //Очистить пиксель
 8001204:	7bfb      	ldrb	r3, [r7, #15]
 8001206:	b218      	sxth	r0, r3
 8001208:	79bb      	ldrb	r3, [r7, #6]
 800120a:	b29a      	uxth	r2, r3
 800120c:	7b7b      	ldrb	r3, [r7, #13]
 800120e:	b29b      	uxth	r3, r3
 8001210:	4413      	add	r3, r2
 8001212:	b29b      	uxth	r3, r3
 8001214:	b21b      	sxth	r3, r3
 8001216:	2200      	movs	r2, #0
 8001218:	4619      	mov	r1, r3
 800121a:	f7ff fe0f 	bl	8000e3c <GMG12864_Draw_pixel>
			for (uint8_t i = 0; i <= 4; i++) { // от 0 до 6, т.к. шрифт высотой 7 пикселей
 800121e:	7b7b      	ldrb	r3, [r7, #13]
 8001220:	3301      	adds	r3, #1
 8001222:	737b      	strb	r3, [r7, #13]
 8001224:	7b7b      	ldrb	r3, [r7, #13]
 8001226:	2b04      	cmp	r3, #4
 8001228:	d9aa      	bls.n	8001180 <GMG12864_Print_symbol_3x5+0x8c>
	for (uint8_t x = x_start; x <= x_stop; x++) {
 800122a:	7bfb      	ldrb	r3, [r7, #15]
 800122c:	3301      	adds	r3, #1
 800122e:	73fb      	strb	r3, [r7, #15]
 8001230:	7bfa      	ldrb	r2, [r7, #15]
 8001232:	7afb      	ldrb	r3, [r7, #11]
 8001234:	429a      	cmp	r2, r3
 8001236:	f67f af74 	bls.w	8001122 <GMG12864_Print_symbol_3x5+0x2e>
					}
				}
			}
		}
	}
}
 800123a:	bf00      	nop
 800123c:	bf00      	nop
 800123e:	3714      	adds	r7, #20
 8001240:	46bd      	mov	sp, r7
 8001242:	bd90      	pop	{r4, r7, pc}
 8001244:	080136d4 	.word	0x080136d4

08001248 <GMG12864_Decode_UTF8>:
/*---------------------Функция вывода символа на дисплей-----------------------------*/

/*----------------Функция декодирования UTF-8 в набор символов-----------------*/
void GMG12864_Decode_UTF8(uint8_t x, uint8_t y, uint8_t font, bool inversion, char *tx_buffer) {
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b087      	sub	sp, #28
 800124c:	af00      	add	r7, sp, #0
 800124e:	4604      	mov	r4, r0
 8001250:	4608      	mov	r0, r1
 8001252:	4611      	mov	r1, r2
 8001254:	461a      	mov	r2, r3
 8001256:	4623      	mov	r3, r4
 8001258:	71fb      	strb	r3, [r7, #7]
 800125a:	4603      	mov	r3, r0
 800125c:	71bb      	strb	r3, [r7, #6]
 800125e:	460b      	mov	r3, r1
 8001260:	717b      	strb	r3, [r7, #5]
 8001262:	4613      	mov	r3, r2
 8001264:	713b      	strb	r3, [r7, #4]
/// Функция декодирования UTF-8 в набор символов и последующее занесение в буфер кадра
/// \param x - координата по х. От 0 до 127
/// \param y - координата по y. от 0 до 7
/// \param font - шрифт. 0 - 3x5, 1 - 5x7
	uint16_t symbol = 0;
 8001266:	2300      	movs	r3, #0
 8001268:	81fb      	strh	r3, [r7, #14]
	bool flag_block = 0;
 800126a:	2300      	movs	r3, #0
 800126c:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i < strlen(tx_buffer); i++) {
 800126e:	2300      	movs	r3, #0
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	e17e      	b.n	8001572 <GMG12864_Decode_UTF8+0x32a>
		if (tx_buffer[i] < 0xC0) { //Английский текст и символы. Если до русского текста, то [i] <0xD0. Но в font добавлен знак "°"
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001278:	4413      	add	r3, r2
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2bbf      	cmp	r3, #191	; 0xbf
 800127e:	d841      	bhi.n	8001304 <GMG12864_Decode_UTF8+0xbc>
			if (flag_block) {
 8001280:	7dfb      	ldrb	r3, [r7, #23]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d002      	beq.n	800128c <GMG12864_Decode_UTF8+0x44>
				flag_block = 0;
 8001286:	2300      	movs	r3, #0
 8001288:	75fb      	strb	r3, [r7, #23]
 800128a:	e16f      	b.n	800156c <GMG12864_Decode_UTF8+0x324>
			} else {
				symbol = tx_buffer[i];
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001290:	4413      	add	r3, r2
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	81fb      	strh	r3, [r7, #14]
				if (font == font3x5) { //Если выбран шрифт размера 3x5
 8001296:	797b      	ldrb	r3, [r7, #5]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d117      	bne.n	80012cc <GMG12864_Decode_UTF8+0x84>
					if (inversion) {
 800129c:	793b      	ldrb	r3, [r7, #4]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d008      	beq.n	80012b4 <GMG12864_Decode_UTF8+0x6c>
						GMG12864_Print_symbol_3x5(x, y, symbol - 32, 1); //Таблица UTF-8. Basic Latin. С "пробел" до "z". Инверсия вкл.
 80012a2:	89fb      	ldrh	r3, [r7, #14]
 80012a4:	3b20      	subs	r3, #32
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	79b9      	ldrb	r1, [r7, #6]
 80012aa:	79f8      	ldrb	r0, [r7, #7]
 80012ac:	2301      	movs	r3, #1
 80012ae:	f7ff ff21 	bl	80010f4 <GMG12864_Print_symbol_3x5>
 80012b2:	e007      	b.n	80012c4 <GMG12864_Decode_UTF8+0x7c>
					} else {
						GMG12864_Print_symbol_3x5(x, y, symbol - 32, 0); //Таблица UTF-8. Basic Latin. С "пробел" до "z". Инверсия выкл.
 80012b4:	89fb      	ldrh	r3, [r7, #14]
 80012b6:	3b20      	subs	r3, #32
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	79b9      	ldrb	r1, [r7, #6]
 80012bc:	79f8      	ldrb	r0, [r7, #7]
 80012be:	2300      	movs	r3, #0
 80012c0:	f7ff ff18 	bl	80010f4 <GMG12864_Print_symbol_3x5>
					}
					x = x + 4;
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	3304      	adds	r3, #4
 80012c8:	71fb      	strb	r3, [r7, #7]
 80012ca:	e14f      	b.n	800156c <GMG12864_Decode_UTF8+0x324>
				} else if (font == font5x7) { //Если выбран шрифт размера 5x7
 80012cc:	797b      	ldrb	r3, [r7, #5]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	f040 814c 	bne.w	800156c <GMG12864_Decode_UTF8+0x324>
					if (inversion) {
 80012d4:	793b      	ldrb	r3, [r7, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d008      	beq.n	80012ec <GMG12864_Decode_UTF8+0xa4>
						GMG12864_Print_symbol_5x7(x, y, symbol - 32, 1); //Таблица UTF-8. Basic Latin. С "пробел" до "z". Инверсия вкл.
 80012da:	89fb      	ldrh	r3, [r7, #14]
 80012dc:	3b20      	subs	r3, #32
 80012de:	b29a      	uxth	r2, r3
 80012e0:	79b9      	ldrb	r1, [r7, #6]
 80012e2:	79f8      	ldrb	r0, [r7, #7]
 80012e4:	2301      	movs	r3, #1
 80012e6:	f7ff fe5b 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
 80012ea:	e007      	b.n	80012fc <GMG12864_Decode_UTF8+0xb4>
					} else {
						GMG12864_Print_symbol_5x7(x, y, symbol - 32, 0); //Таблица UTF-8. Basic Latin. С "пробел" до "z". Инверсия выкл.
 80012ec:	89fb      	ldrh	r3, [r7, #14]
 80012ee:	3b20      	subs	r3, #32
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	79b9      	ldrb	r1, [r7, #6]
 80012f4:	79f8      	ldrb	r0, [r7, #7]
 80012f6:	2300      	movs	r3, #0
 80012f8:	f7ff fe52 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
					}
					x = x + 6;
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	3306      	adds	r3, #6
 8001300:	71fb      	strb	r3, [r7, #7]
 8001302:	e133      	b.n	800156c <GMG12864_Decode_UTF8+0x324>
				}
			}
		}

		else { //Русский текст
			symbol = tx_buffer[i] << 8 | tx_buffer[i + 1];
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001308:	4413      	add	r3, r2
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	021b      	lsls	r3, r3, #8
 800130e:	b21a      	sxth	r2, r3
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	3301      	adds	r3, #1
 8001314:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001316:	440b      	add	r3, r1
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	b21b      	sxth	r3, r3
 800131c:	4313      	orrs	r3, r2
 800131e:	b21b      	sxth	r3, r3
 8001320:	81fb      	strh	r3, [r7, #14]
			if (symbol < 0xD180 && symbol > 0xD081) {
 8001322:	89fb      	ldrh	r3, [r7, #14]
 8001324:	f24d 127f 	movw	r2, #53631	; 0xd17f
 8001328:	4293      	cmp	r3, r2
 800132a:	d843      	bhi.n	80013b4 <GMG12864_Decode_UTF8+0x16c>
 800132c:	89fb      	ldrh	r3, [r7, #14]
 800132e:	f24d 0281 	movw	r2, #53377	; 0xd081
 8001332:	4293      	cmp	r3, r2
 8001334:	d93e      	bls.n	80013b4 <GMG12864_Decode_UTF8+0x16c>
				if (font == font3x5) { //Если выбран шрифт размера 3x5
 8001336:	797b      	ldrb	r3, [r7, #5]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d11b      	bne.n	8001374 <GMG12864_Decode_UTF8+0x12c>
					if (inversion) {
 800133c:	793b      	ldrb	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d00a      	beq.n	8001358 <GMG12864_Decode_UTF8+0x110>
						GMG12864_Print_symbol_3x5(x, y, symbol - 53297, 1); //Таблица UTF-8. Кириллица. С буквы "А" до "п". Инверсия вкл.
 8001342:	89fb      	ldrh	r3, [r7, #14]
 8001344:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 8001348:	330f      	adds	r3, #15
 800134a:	b29a      	uxth	r2, r3
 800134c:	79b9      	ldrb	r1, [r7, #6]
 800134e:	79f8      	ldrb	r0, [r7, #7]
 8001350:	2301      	movs	r3, #1
 8001352:	f7ff fecf 	bl	80010f4 <GMG12864_Print_symbol_3x5>
 8001356:	e009      	b.n	800136c <GMG12864_Decode_UTF8+0x124>
					} else {
						GMG12864_Print_symbol_3x5(x, y, symbol - 53297, 0); //Таблица UTF-8. Кириллица. С буквы "А" до "п". Инверсия выкл.
 8001358:	89fb      	ldrh	r3, [r7, #14]
 800135a:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 800135e:	330f      	adds	r3, #15
 8001360:	b29a      	uxth	r2, r3
 8001362:	79b9      	ldrb	r1, [r7, #6]
 8001364:	79f8      	ldrb	r0, [r7, #7]
 8001366:	2300      	movs	r3, #0
 8001368:	f7ff fec4 	bl	80010f4 <GMG12864_Print_symbol_3x5>
					}
					x = x + 4;
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	3304      	adds	r3, #4
 8001370:	71fb      	strb	r3, [r7, #7]
				if (font == font3x5) { //Если выбран шрифт размера 3x5
 8001372:	e0f8      	b.n	8001566 <GMG12864_Decode_UTF8+0x31e>
				} else if (font == font5x7) { //Если выбран шрифт размера 5x7
 8001374:	797b      	ldrb	r3, [r7, #5]
 8001376:	2b01      	cmp	r3, #1
 8001378:	f040 80f5 	bne.w	8001566 <GMG12864_Decode_UTF8+0x31e>
					if (inversion) {
 800137c:	793b      	ldrb	r3, [r7, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d00a      	beq.n	8001398 <GMG12864_Decode_UTF8+0x150>
						GMG12864_Print_symbol_5x7(x, y, symbol - 53297, 1); //Таблица UTF-8. Кириллица. С буквы "А" до "п". Инверсия вкл.
 8001382:	89fb      	ldrh	r3, [r7, #14]
 8001384:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 8001388:	330f      	adds	r3, #15
 800138a:	b29a      	uxth	r2, r3
 800138c:	79b9      	ldrb	r1, [r7, #6]
 800138e:	79f8      	ldrb	r0, [r7, #7]
 8001390:	2301      	movs	r3, #1
 8001392:	f7ff fe05 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
 8001396:	e009      	b.n	80013ac <GMG12864_Decode_UTF8+0x164>
					} else {
						GMG12864_Print_symbol_5x7(x, y, symbol - 53297, 0); //Таблица UTF-8. Кириллица. С буквы "А" до "п". Инверсия выкл.
 8001398:	89fb      	ldrh	r3, [r7, #14]
 800139a:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 800139e:	330f      	adds	r3, #15
 80013a0:	b29a      	uxth	r2, r3
 80013a2:	79b9      	ldrb	r1, [r7, #6]
 80013a4:	79f8      	ldrb	r0, [r7, #7]
 80013a6:	2300      	movs	r3, #0
 80013a8:	f7ff fdfa 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
					}
					x = x + 6;
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	3306      	adds	r3, #6
 80013b0:	71fb      	strb	r3, [r7, #7]
				if (font == font3x5) { //Если выбран шрифт размера 3x5
 80013b2:	e0d8      	b.n	8001566 <GMG12864_Decode_UTF8+0x31e>
				}
			} else if (symbol == 0xD081) {
 80013b4:	89fb      	ldrh	r3, [r7, #14]
 80013b6:	f24d 0281 	movw	r2, #53377	; 0xd081
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d12e      	bne.n	800141c <GMG12864_Decode_UTF8+0x1d4>
				if (font == font3x5) { //Если выбран шрифт размера 3x5
 80013be:	797b      	ldrb	r3, [r7, #5]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d113      	bne.n	80013ec <GMG12864_Decode_UTF8+0x1a4>
					if (inversion) {
 80013c4:	793b      	ldrb	r3, [r7, #4]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d006      	beq.n	80013d8 <GMG12864_Decode_UTF8+0x190>
						GMG12864_Print_symbol_3x5(x, y, 159, 1); ////Таблица UTF-8. Кириллица. Буква "Ё". Инверсия вкл.
 80013ca:	79b9      	ldrb	r1, [r7, #6]
 80013cc:	79f8      	ldrb	r0, [r7, #7]
 80013ce:	2301      	movs	r3, #1
 80013d0:	229f      	movs	r2, #159	; 0x9f
 80013d2:	f7ff fe8f 	bl	80010f4 <GMG12864_Print_symbol_3x5>
 80013d6:	e005      	b.n	80013e4 <GMG12864_Decode_UTF8+0x19c>
					} else {
						GMG12864_Print_symbol_3x5(x, y, 159, 0); ////Таблица UTF-8. Кириллица. Буква "Ё". Инверсия выкл.
 80013d8:	79b9      	ldrb	r1, [r7, #6]
 80013da:	79f8      	ldrb	r0, [r7, #7]
 80013dc:	2300      	movs	r3, #0
 80013de:	229f      	movs	r2, #159	; 0x9f
 80013e0:	f7ff fe88 	bl	80010f4 <GMG12864_Print_symbol_3x5>
					}
					x = x + 4;
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	3304      	adds	r3, #4
 80013e8:	71fb      	strb	r3, [r7, #7]
 80013ea:	e0bd      	b.n	8001568 <GMG12864_Decode_UTF8+0x320>
				} else if (font == font5x7) { //Если выбран шрифт размера 5x7
 80013ec:	797b      	ldrb	r3, [r7, #5]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	f040 80ba 	bne.w	8001568 <GMG12864_Decode_UTF8+0x320>
					if (inversion) {
 80013f4:	793b      	ldrb	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d006      	beq.n	8001408 <GMG12864_Decode_UTF8+0x1c0>
						GMG12864_Print_symbol_5x7(x, y, 159, 1); ////Таблица UTF-8. Кириллица. Буква "Ё". Инверсия вкл.
 80013fa:	79b9      	ldrb	r1, [r7, #6]
 80013fc:	79f8      	ldrb	r0, [r7, #7]
 80013fe:	2301      	movs	r3, #1
 8001400:	229f      	movs	r2, #159	; 0x9f
 8001402:	f7ff fdcd 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
 8001406:	e005      	b.n	8001414 <GMG12864_Decode_UTF8+0x1cc>
					} else {
						GMG12864_Print_symbol_5x7(x, y, 159, 0); ////Таблица UTF-8. Кириллица. Буква "Ё". Инверсия выкл.
 8001408:	79b9      	ldrb	r1, [r7, #6]
 800140a:	79f8      	ldrb	r0, [r7, #7]
 800140c:	2300      	movs	r3, #0
 800140e:	229f      	movs	r2, #159	; 0x9f
 8001410:	f7ff fdc6 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
					}
					x = x + 6;
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	3306      	adds	r3, #6
 8001418:	71fb      	strb	r3, [r7, #7]
 800141a:	e0a5      	b.n	8001568 <GMG12864_Decode_UTF8+0x320>
				}
			} else if (symbol == 0xD191) {
 800141c:	89fb      	ldrh	r3, [r7, #14]
 800141e:	f24d 1291 	movw	r2, #53649	; 0xd191
 8001422:	4293      	cmp	r3, r2
 8001424:	d12e      	bne.n	8001484 <GMG12864_Decode_UTF8+0x23c>
				if (font == font3x5) { //Если выбран шрифт размера 3x5
 8001426:	797b      	ldrb	r3, [r7, #5]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d113      	bne.n	8001454 <GMG12864_Decode_UTF8+0x20c>
					if (inversion) {
 800142c:	793b      	ldrb	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d006      	beq.n	8001440 <GMG12864_Decode_UTF8+0x1f8>
						GMG12864_Print_symbol_3x5(x, y, 160, 1); ////Таблица UTF-8. Кириллица. Буква "ё". Инверсия вкл.
 8001432:	79b9      	ldrb	r1, [r7, #6]
 8001434:	79f8      	ldrb	r0, [r7, #7]
 8001436:	2301      	movs	r3, #1
 8001438:	22a0      	movs	r2, #160	; 0xa0
 800143a:	f7ff fe5b 	bl	80010f4 <GMG12864_Print_symbol_3x5>
 800143e:	e005      	b.n	800144c <GMG12864_Decode_UTF8+0x204>
					} else {
						GMG12864_Print_symbol_3x5(x, y, 160, 0); ////Таблица UTF-8. Кириллица. Буква "ё". Инверсия выкл.
 8001440:	79b9      	ldrb	r1, [r7, #6]
 8001442:	79f8      	ldrb	r0, [r7, #7]
 8001444:	2300      	movs	r3, #0
 8001446:	22a0      	movs	r2, #160	; 0xa0
 8001448:	f7ff fe54 	bl	80010f4 <GMG12864_Print_symbol_3x5>
					}
					x = x + 4;
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	3304      	adds	r3, #4
 8001450:	71fb      	strb	r3, [r7, #7]
 8001452:	e089      	b.n	8001568 <GMG12864_Decode_UTF8+0x320>
				} else if (font == font5x7) { //Если выбран шрифт размера 5x7
 8001454:	797b      	ldrb	r3, [r7, #5]
 8001456:	2b01      	cmp	r3, #1
 8001458:	f040 8086 	bne.w	8001568 <GMG12864_Decode_UTF8+0x320>
					if (inversion) {
 800145c:	793b      	ldrb	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d006      	beq.n	8001470 <GMG12864_Decode_UTF8+0x228>
						GMG12864_Print_symbol_5x7(x, y, 160, 1); ////Таблица UTF-8. Кириллица. Буква "ё". Инверсия вкл.
 8001462:	79b9      	ldrb	r1, [r7, #6]
 8001464:	79f8      	ldrb	r0, [r7, #7]
 8001466:	2301      	movs	r3, #1
 8001468:	22a0      	movs	r2, #160	; 0xa0
 800146a:	f7ff fd99 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
 800146e:	e005      	b.n	800147c <GMG12864_Decode_UTF8+0x234>
					} else {
						GMG12864_Print_symbol_5x7(x, y, 160, 0); ////Таблица UTF-8. Кириллица. Буква "ё". Инверсия выкл.
 8001470:	79b9      	ldrb	r1, [r7, #6]
 8001472:	79f8      	ldrb	r0, [r7, #7]
 8001474:	2300      	movs	r3, #0
 8001476:	22a0      	movs	r2, #160	; 0xa0
 8001478:	f7ff fd92 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
					}
					x = x + 6;
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	3306      	adds	r3, #6
 8001480:	71fb      	strb	r3, [r7, #7]
 8001482:	e071      	b.n	8001568 <GMG12864_Decode_UTF8+0x320>
				}
			} else if (symbol == 0xC2B0) {
 8001484:	89fb      	ldrh	r3, [r7, #14]
 8001486:	f24c 22b0 	movw	r2, #49840	; 0xc2b0
 800148a:	4293      	cmp	r3, r2
 800148c:	d12d      	bne.n	80014ea <GMG12864_Decode_UTF8+0x2a2>
				if (font == font3x5) { //Если выбран шрифт размера 3x5
 800148e:	797b      	ldrb	r3, [r7, #5]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d113      	bne.n	80014bc <GMG12864_Decode_UTF8+0x274>
					if (inversion) {
 8001494:	793b      	ldrb	r3, [r7, #4]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d006      	beq.n	80014a8 <GMG12864_Decode_UTF8+0x260>
						GMG12864_Print_symbol_3x5(x, y, 161, 1); ////Таблица UTF-8. Basic Latin. Символ "°". Инверсия вкл.
 800149a:	79b9      	ldrb	r1, [r7, #6]
 800149c:	79f8      	ldrb	r0, [r7, #7]
 800149e:	2301      	movs	r3, #1
 80014a0:	22a1      	movs	r2, #161	; 0xa1
 80014a2:	f7ff fe27 	bl	80010f4 <GMG12864_Print_symbol_3x5>
 80014a6:	e005      	b.n	80014b4 <GMG12864_Decode_UTF8+0x26c>
					} else {
						GMG12864_Print_symbol_3x5(x, y, 161, 0); ////Таблица UTF-8. Basic Latin. Символ "°". Инверсия выкл.
 80014a8:	79b9      	ldrb	r1, [r7, #6]
 80014aa:	79f8      	ldrb	r0, [r7, #7]
 80014ac:	2300      	movs	r3, #0
 80014ae:	22a1      	movs	r2, #161	; 0xa1
 80014b0:	f7ff fe20 	bl	80010f4 <GMG12864_Print_symbol_3x5>
					}
					x = x + 4;
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	3304      	adds	r3, #4
 80014b8:	71fb      	strb	r3, [r7, #7]
 80014ba:	e055      	b.n	8001568 <GMG12864_Decode_UTF8+0x320>
				} else if (font == font5x7) { //Если выбран шрифт размера 5x7
 80014bc:	797b      	ldrb	r3, [r7, #5]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d152      	bne.n	8001568 <GMG12864_Decode_UTF8+0x320>
					if (inversion) {
 80014c2:	793b      	ldrb	r3, [r7, #4]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d006      	beq.n	80014d6 <GMG12864_Decode_UTF8+0x28e>
						GMG12864_Print_symbol_5x7(x, y, 161, 1); ////Таблица UTF-8. Basic Latin. Символ "°". Инверсия вкл.
 80014c8:	79b9      	ldrb	r1, [r7, #6]
 80014ca:	79f8      	ldrb	r0, [r7, #7]
 80014cc:	2301      	movs	r3, #1
 80014ce:	22a1      	movs	r2, #161	; 0xa1
 80014d0:	f7ff fd66 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
 80014d4:	e005      	b.n	80014e2 <GMG12864_Decode_UTF8+0x29a>
					} else {
						GMG12864_Print_symbol_5x7(x, y, 161, 0); ////Таблица UTF-8. Basic Latin. Символ "°". Инверсия выкл.
 80014d6:	79b9      	ldrb	r1, [r7, #6]
 80014d8:	79f8      	ldrb	r0, [r7, #7]
 80014da:	2300      	movs	r3, #0
 80014dc:	22a1      	movs	r2, #161	; 0xa1
 80014de:	f7ff fd5f 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
					}
					x = x + 6;
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	3306      	adds	r3, #6
 80014e6:	71fb      	strb	r3, [r7, #7]
 80014e8:	e03e      	b.n	8001568 <GMG12864_Decode_UTF8+0x320>
				}
			}

			else {
				if (font == font3x5) { //Если выбран шрифт размера 3x5
 80014ea:	797b      	ldrb	r3, [r7, #5]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d11b      	bne.n	8001528 <GMG12864_Decode_UTF8+0x2e0>
					if (inversion) {
 80014f0:	793b      	ldrb	r3, [r7, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00a      	beq.n	800150c <GMG12864_Decode_UTF8+0x2c4>
						GMG12864_Print_symbol_3x5(x, y, symbol - 53489, 1); //Таблица UTF-8. Кириллица. С буквы "р", начинается сдвиг. Инверсия вкл.
 80014f6:	89fb      	ldrh	r3, [r7, #14]
 80014f8:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 80014fc:	330f      	adds	r3, #15
 80014fe:	b29a      	uxth	r2, r3
 8001500:	79b9      	ldrb	r1, [r7, #6]
 8001502:	79f8      	ldrb	r0, [r7, #7]
 8001504:	2301      	movs	r3, #1
 8001506:	f7ff fdf5 	bl	80010f4 <GMG12864_Print_symbol_3x5>
 800150a:	e009      	b.n	8001520 <GMG12864_Decode_UTF8+0x2d8>
					} else {
						GMG12864_Print_symbol_3x5(x, y, symbol - 53489, 0); //Таблица UTF-8. Кириллица. С буквы "р", начинается сдвиг. Инверсия выкл.
 800150c:	89fb      	ldrh	r3, [r7, #14]
 800150e:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8001512:	330f      	adds	r3, #15
 8001514:	b29a      	uxth	r2, r3
 8001516:	79b9      	ldrb	r1, [r7, #6]
 8001518:	79f8      	ldrb	r0, [r7, #7]
 800151a:	2300      	movs	r3, #0
 800151c:	f7ff fdea 	bl	80010f4 <GMG12864_Print_symbol_3x5>
					}
					x = x + 4;
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	3304      	adds	r3, #4
 8001524:	71fb      	strb	r3, [r7, #7]
 8001526:	e01f      	b.n	8001568 <GMG12864_Decode_UTF8+0x320>
				} else if (font == font5x7) { //Если выбран шрифт размера 5x7
 8001528:	797b      	ldrb	r3, [r7, #5]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d11c      	bne.n	8001568 <GMG12864_Decode_UTF8+0x320>
					if (inversion) {
 800152e:	793b      	ldrb	r3, [r7, #4]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00a      	beq.n	800154a <GMG12864_Decode_UTF8+0x302>
						GMG12864_Print_symbol_5x7(x, y, symbol - 53489, 1); //Таблица UTF-8. Кириллица. С буквы "р", начинается сдвиг. Инверсия вкл.
 8001534:	89fb      	ldrh	r3, [r7, #14]
 8001536:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 800153a:	330f      	adds	r3, #15
 800153c:	b29a      	uxth	r2, r3
 800153e:	79b9      	ldrb	r1, [r7, #6]
 8001540:	79f8      	ldrb	r0, [r7, #7]
 8001542:	2301      	movs	r3, #1
 8001544:	f7ff fd2c 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
 8001548:	e009      	b.n	800155e <GMG12864_Decode_UTF8+0x316>
					} else {
						GMG12864_Print_symbol_5x7(x, y, symbol - 53489, 0); //Таблица UTF-8. Кириллица. С буквы "р", начинается сдвиг. Инверсия выкл.
 800154a:	89fb      	ldrh	r3, [r7, #14]
 800154c:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8001550:	330f      	adds	r3, #15
 8001552:	b29a      	uxth	r2, r3
 8001554:	79b9      	ldrb	r1, [r7, #6]
 8001556:	79f8      	ldrb	r0, [r7, #7]
 8001558:	2300      	movs	r3, #0
 800155a:	f7ff fd21 	bl	8000fa0 <GMG12864_Print_symbol_5x7>
					}
					x = x + 6;
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	3306      	adds	r3, #6
 8001562:	71fb      	strb	r3, [r7, #7]
 8001564:	e000      	b.n	8001568 <GMG12864_Decode_UTF8+0x320>
				if (font == font3x5) { //Если выбран шрифт размера 3x5
 8001566:	bf00      	nop
				}
			}
			flag_block = 1;
 8001568:	2301      	movs	r3, #1
 800156a:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i < strlen(tx_buffer); i++) {
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	3301      	adds	r3, #1
 8001570:	613b      	str	r3, [r7, #16]
 8001572:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001574:	f7fe fe34 	bl	80001e0 <strlen>
 8001578:	4602      	mov	r2, r0
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	429a      	cmp	r2, r3
 800157e:	f63f ae79 	bhi.w	8001274 <GMG12864_Decode_UTF8+0x2c>
		}
	}
}
 8001582:	bf00      	nop
 8001584:	bf00      	nop
 8001586:	371c      	adds	r7, #28
 8001588:	46bd      	mov	sp, r7
 800158a:	bd90      	pop	{r4, r7, pc}

0800158c <Read16>:
uint16_t ina219_calibrationValue;
float ina219_currentDivider_mA;
float ina219_powerMultiplier_mW;

uint16_t Read16(INA219_t *ina219, uint8_t Register)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b088      	sub	sp, #32
 8001590:	af04      	add	r7, sp, #16
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	460b      	mov	r3, r1
 8001596:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[2];

	HAL_I2C_Mem_Read(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, Value, 2, 1000);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6818      	ldr	r0, [r3, #0]
 800159c:	78fb      	ldrb	r3, [r7, #3]
 800159e:	b29a      	uxth	r2, r3
 80015a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015a4:	9302      	str	r3, [sp, #8]
 80015a6:	2302      	movs	r3, #2
 80015a8:	9301      	str	r3, [sp, #4]
 80015aa:	f107 030c 	add.w	r3, r7, #12
 80015ae:	9300      	str	r3, [sp, #0]
 80015b0:	2301      	movs	r3, #1
 80015b2:	2180      	movs	r1, #128	; 0x80
 80015b4:	f005 fb96 	bl	8006ce4 <HAL_I2C_Mem_Read>

	return ((Value[0] << 8) | Value[1]);
 80015b8:	7b3b      	ldrb	r3, [r7, #12]
 80015ba:	021b      	lsls	r3, r3, #8
 80015bc:	b21a      	sxth	r2, r3
 80015be:	7b7b      	ldrb	r3, [r7, #13]
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	4313      	orrs	r3, r2
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	b29b      	uxth	r3, r3
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <Write16>:


void Write16(INA219_t *ina219, uint8_t Register, uint16_t Value)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b088      	sub	sp, #32
 80015d4:	af04      	add	r7, sp, #16
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	460b      	mov	r3, r1
 80015da:	70fb      	strb	r3, [r7, #3]
 80015dc:	4613      	mov	r3, r2
 80015de:	803b      	strh	r3, [r7, #0]
	uint8_t addr[2];
	addr[0] = (Value >> 8) & 0xff;  // upper byte
 80015e0:	883b      	ldrh	r3, [r7, #0]
 80015e2:	0a1b      	lsrs	r3, r3, #8
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	733b      	strb	r3, [r7, #12]
	addr[1] = (Value >> 0) & 0xff; // lower byte
 80015ea:	883b      	ldrh	r3, [r7, #0]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, (uint8_t*)addr, 2, 1000);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6818      	ldr	r0, [r3, #0]
 80015f4:	78fb      	ldrb	r3, [r7, #3]
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015fc:	9302      	str	r3, [sp, #8]
 80015fe:	2302      	movs	r3, #2
 8001600:	9301      	str	r3, [sp, #4]
 8001602:	f107 030c 	add.w	r3, r7, #12
 8001606:	9300      	str	r3, [sp, #0]
 8001608:	2301      	movs	r3, #1
 800160a:	2180      	movs	r1, #128	; 0x80
 800160c:	f005 fa56 	bl	8006abc <HAL_I2C_Mem_Write>
}
 8001610:	bf00      	nop
 8001612:	3710      	adds	r7, #16
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <INA219_ReadBusVoltage>:

uint16_t INA219_ReadBusVoltage(INA219_t *ina219)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_BUSVOLTAGE);
 8001620:	2102      	movs	r1, #2
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f7ff ffb2 	bl	800158c <Read16>
 8001628:	4603      	mov	r3, r0
 800162a:	81fb      	strh	r3, [r7, #14]

	return ((result >> 3  ) * 4);
 800162c:	89fb      	ldrh	r3, [r7, #14]
 800162e:	08db      	lsrs	r3, r3, #3
 8001630:	b29b      	uxth	r3, r3
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	b29b      	uxth	r3, r3

}
 8001636:	4618      	mov	r0, r3
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <INA219_ReadCurrent_raw>:

int16_t INA219_ReadCurrent_raw(INA219_t *ina219)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	b084      	sub	sp, #16
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
	int16_t result = Read16(ina219, INA219_REG_CURRENT);
 8001646:	2104      	movs	r1, #4
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7ff ff9f 	bl	800158c <Read16>
 800164e:	4603      	mov	r3, r0
 8001650:	81fb      	strh	r3, [r7, #14]

	return (result );
 8001652:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
	...

08001660 <INA219_ReadCurrent>:

int16_t INA219_ReadCurrent(INA219_t *ina219)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
	int16_t result = INA219_ReadCurrent_raw(ina219);
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7ff ffe8 	bl	800163e <INA219_ReadCurrent_raw>
 800166e:	4603      	mov	r3, r0
 8001670:	81fb      	strh	r3, [r7, #14]

	return (result * ina219_currentDivider_mA * 1000 );
 8001672:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001676:	ee07 3a90 	vmov	s15, r3
 800167a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800167e:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <INA219_ReadCurrent+0x44>)
 8001680:	edd3 7a00 	vldr	s15, [r3]
 8001684:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001688:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80016a8 <INA219_ReadCurrent+0x48>
 800168c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001690:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001694:	ee17 3a90 	vmov	r3, s15
 8001698:	b21b      	sxth	r3, r3
}
 800169a:	4618      	mov	r0, r3
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	2000069c 	.word	0x2000069c
 80016a8:	447a0000 	.word	0x447a0000
 80016ac:	00000000 	.word	0x00000000

080016b0 <INA219_ReadShuntVoltage>:

uint16_t INA219_ReadShuntVoltage(INA219_t *ina219)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_SHUNTVOLTAGE);
 80016b8:	2101      	movs	r1, #1
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f7ff ff66 	bl	800158c <Read16>
 80016c0:	4603      	mov	r3, r0
 80016c2:	81fb      	strh	r3, [r7, #14]

	return (result * 0.01);
 80016c4:	89fb      	ldrh	r3, [r7, #14]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff34 	bl	8000534 <__aeabi_i2d>
 80016cc:	a308      	add	r3, pc, #32	; (adr r3, 80016f0 <INA219_ReadShuntVoltage+0x40>)
 80016ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d2:	f7fe ff99 	bl	8000608 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4610      	mov	r0, r2
 80016dc:	4619      	mov	r1, r3
 80016de:	f7ff fa6b 	bl	8000bb8 <__aeabi_d2uiz>
 80016e2:	4603      	mov	r3, r0
 80016e4:	b29b      	uxth	r3, r3
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	47ae147b 	.word	0x47ae147b
 80016f4:	3f847ae1 	.word	0x3f847ae1

080016f8 <INA219_Read_Power>:

uint16_t INA219_Read_Power(INA219_t *ina219)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_POWER);
 8001700:	2103      	movs	r1, #3
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f7ff ff42 	bl	800158c <Read16>
 8001708:	4603      	mov	r3, r0
 800170a:	81fb      	strh	r3, [r7, #14]

	return (result * ina219_powerMultiplier_mW * 1000);
 800170c:	89fb      	ldrh	r3, [r7, #14]
 800170e:	ee07 3a90 	vmov	s15, r3
 8001712:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001716:	4b09      	ldr	r3, [pc, #36]	; (800173c <INA219_Read_Power+0x44>)
 8001718:	edd3 7a00 	vldr	s15, [r3]
 800171c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001720:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001740 <INA219_Read_Power+0x48>
 8001724:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001728:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800172c:	ee17 3a90 	vmov	r3, s15
 8001730:	b29b      	uxth	r3, r3
}
 8001732:	4618      	mov	r0, r3
 8001734:	3710      	adds	r7, #16
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	200006a0 	.word	0x200006a0
 8001740:	447a0000 	.word	0x447a0000

08001744 <INA219_Reset>:

void INA219_Reset(INA219_t *ina219)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
	Write16(ina219, INA219_REG_CONFIG, INA219_CONFIG_RESET);
 800174c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001750:	2100      	movs	r1, #0
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f7ff ff3c 	bl	80015d0 <Write16>
	HAL_Delay(1);
 8001758:	2001      	movs	r0, #1
 800175a:	f003 fa05 	bl	8004b68 <HAL_Delay>
}
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <INA219_setCalibration>:

void INA219_setCalibration(INA219_t *ina219, uint16_t CalibrationData)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
 800176e:	460b      	mov	r3, r1
 8001770:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CALIBRATION, CalibrationData);
 8001772:	887b      	ldrh	r3, [r7, #2]
 8001774:	461a      	mov	r2, r3
 8001776:	2105      	movs	r1, #5
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff ff29 	bl	80015d0 <Write16>
}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <INA219_setConfig>:
	uint16_t result = Read16(ina219, INA219_REG_CONFIG);
	return result;
}

void INA219_setConfig(INA219_t *ina219, uint16_t Config)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b082      	sub	sp, #8
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	460b      	mov	r3, r1
 8001790:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CONFIG, Config);
 8001792:	887b      	ldrh	r3, [r7, #2]
 8001794:	461a      	mov	r2, r3
 8001796:	2100      	movs	r1, #0
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ff19 	bl	80015d0 <Write16>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <INA219_setCalibration_32V_2A>:

void INA219_setCalibration_32V_2A(INA219_t *ina219)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
	uint16_t config = INA219_CONFIG_BVOLTAGERANGE_32V |
 80017b0:	f643 139f 	movw	r3, #14751	; 0x399f
 80017b4:	81fb      	strh	r3, [r7, #14]
	             INA219_CONFIG_GAIN_8_320MV | INA219_CONFIG_BADCRES_12BIT |
	             INA219_CONFIG_SADCRES_12BIT_1S_532US |
	             INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;

	ina219_calibrationValue = 4096;
 80017b6:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <INA219_setCalibration_32V_2A+0x40>)
 80017b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017bc:	801a      	strh	r2, [r3, #0]
	ina219_currentDivider_mA = 0.0001; // Current LSB = 100uA per bit (1000/100 = 10)
 80017be:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <INA219_setCalibration_32V_2A+0x44>)
 80017c0:	4a0b      	ldr	r2, [pc, #44]	; (80017f0 <INA219_setCalibration_32V_2A+0x48>)
 80017c2:	601a      	str	r2, [r3, #0]
	ina219_powerMultiplier_mW = 0.002; // Power LSB = 1mW per bit (2/1)
 80017c4:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <INA219_setCalibration_32V_2A+0x4c>)
 80017c6:	4a0c      	ldr	r2, [pc, #48]	; (80017f8 <INA219_setCalibration_32V_2A+0x50>)
 80017c8:	601a      	str	r2, [r3, #0]

	INA219_setCalibration(ina219, ina219_calibrationValue);
 80017ca:	4b07      	ldr	r3, [pc, #28]	; (80017e8 <INA219_setCalibration_32V_2A+0x40>)
 80017cc:	881b      	ldrh	r3, [r3, #0]
 80017ce:	4619      	mov	r1, r3
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f7ff ffc8 	bl	8001766 <INA219_setCalibration>
	INA219_setConfig(ina219, config);
 80017d6:	89fb      	ldrh	r3, [r7, #14]
 80017d8:	4619      	mov	r1, r3
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff ffd3 	bl	8001786 <INA219_setConfig>
}
 80017e0:	bf00      	nop
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000698 	.word	0x20000698
 80017ec:	2000069c 	.word	0x2000069c
 80017f0:	38d1b717 	.word	0x38d1b717
 80017f4:	200006a0 	.word	0x200006a0
 80017f8:	3b03126f 	.word	0x3b03126f

080017fc <INA219_Init>:
			break;
	}
}

uint8_t INA219_Init(INA219_t *ina219, I2C_HandleTypeDef *i2c, uint8_t Address)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	4613      	mov	r3, r2
 8001808:	71fb      	strb	r3, [r7, #7]
	ina219->ina219_i2c = i2c;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	68ba      	ldr	r2, [r7, #8]
 800180e:	601a      	str	r2, [r3, #0]
	ina219->Address = Address;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	79fa      	ldrb	r2, [r7, #7]
 8001814:	711a      	strb	r2, [r3, #4]

	ina219_currentDivider_mA = 0;
 8001816:	4b11      	ldr	r3, [pc, #68]	; (800185c <INA219_Init+0x60>)
 8001818:	f04f 0200 	mov.w	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
	ina219_powerMultiplier_mW = 0;
 800181e:	4b10      	ldr	r3, [pc, #64]	; (8001860 <INA219_Init+0x64>)
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	601a      	str	r2, [r3, #0]

	uint8_t ina219_isReady = HAL_I2C_IsDeviceReady(i2c, (Address << 1), 3, 2);
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	b29b      	uxth	r3, r3
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	b299      	uxth	r1, r3
 800182e:	2302      	movs	r3, #2
 8001830:	2203      	movs	r2, #3
 8001832:	68b8      	ldr	r0, [r7, #8]
 8001834:	f005 fb70 	bl	8006f18 <HAL_I2C_IsDeviceReady>
 8001838:	4603      	mov	r3, r0
 800183a:	75fb      	strb	r3, [r7, #23]

	if(ina219_isReady == HAL_OK)
 800183c:	7dfb      	ldrb	r3, [r7, #23]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d107      	bne.n	8001852 <INA219_Init+0x56>
	{

		INA219_Reset(ina219);
 8001842:	68f8      	ldr	r0, [r7, #12]
 8001844:	f7ff ff7e 	bl	8001744 <INA219_Reset>
		INA219_setCalibration_32V_2A(ina219);
 8001848:	68f8      	ldr	r0, [r7, #12]
 800184a:	f7ff ffad 	bl	80017a8 <INA219_setCalibration_32V_2A>

		return 1;
 800184e:	2301      	movs	r3, #1
 8001850:	e000      	b.n	8001854 <INA219_Init+0x58>
	}

	else
	{
		return 0;
 8001852:	2300      	movs	r3, #0
	}
}
 8001854:	4618      	mov	r0, r3
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	2000069c 	.word	0x2000069c
 8001860:	200006a0 	.word	0x200006a0

08001864 <SMA_FILTER_Get_Value>:
 *  @param  *SMA_Filter_buffer - Массив, где будут лежать сырые значения
 *  @param  *RAW_Data - Сырые данные
 *  @retval  SMA_Filter_Result - Значение, полученное после SMA фильтра.
 ******************************************************************************
 */
uint16_t SMA_FILTER_Get_Value(uint16_t *SMA_Filter_buffer, uint16_t *RAW_Data) {
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]

	/* Создадим переменную для суммы сырых значений */
	uint32_t SMA_Filter_Result = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]

	/* Начнем заполнять массив сырыми значениями с конца */
	SMA_Filter_buffer[SMA_FILTER_ORDER - 1] = *RAW_Data;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	337e      	adds	r3, #126	; 0x7e
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	8812      	ldrh	r2, [r2, #0]
 800187a:	801a      	strh	r2, [r3, #0]

	/* Просуммируем все элементы массива */
	for (uint8_t i = 0; i < SMA_FILTER_ORDER; i++) {
 800187c:	2300      	movs	r3, #0
 800187e:	72fb      	strb	r3, [r7, #11]
 8001880:	e00b      	b.n	800189a <SMA_FILTER_Get_Value+0x36>
		SMA_Filter_Result += SMA_Filter_buffer[i];
 8001882:	7afb      	ldrb	r3, [r7, #11]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	881b      	ldrh	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	4413      	add	r3, r2
 8001892:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < SMA_FILTER_ORDER; i++) {
 8001894:	7afb      	ldrb	r3, [r7, #11]
 8001896:	3301      	adds	r3, #1
 8001898:	72fb      	strb	r3, [r7, #11]
 800189a:	7afb      	ldrb	r3, [r7, #11]
 800189c:	2b3f      	cmp	r3, #63	; 0x3f
 800189e:	d9f0      	bls.n	8001882 <SMA_FILTER_Get_Value+0x1e>
	 * 32 = 2*2*2*2*2;
	 * Тогда SMA_Filter_Result = SMA_Filter_Result/32 будет равен, как SMA_Filter_Result = SMA_Filter_Result >> 5u;
	 *
	 */
	//SMA_Filter_Result = SMA_Filter_Result / SMA_FILTER_ORDER;
	SMA_Filter_Result = SMA_Filter_Result >> 6u; //32 = 2^5;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	099b      	lsrs	r3, r3, #6
 80018a4:	60fb      	str	r3, [r7, #12]

	/* Сдвинем все элементы массива влево на 1 */
	for (uint8_t i = 0; i < SMA_FILTER_ORDER; i++) {
 80018a6:	2300      	movs	r3, #0
 80018a8:	72bb      	strb	r3, [r7, #10]
 80018aa:	e00d      	b.n	80018c8 <SMA_FILTER_Get_Value+0x64>
		SMA_Filter_buffer[i] = SMA_Filter_buffer[i + 1];
 80018ac:	7abb      	ldrb	r3, [r7, #10]
 80018ae:	3301      	adds	r3, #1
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	441a      	add	r2, r3
 80018b6:	7abb      	ldrb	r3, [r7, #10]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	6879      	ldr	r1, [r7, #4]
 80018bc:	440b      	add	r3, r1
 80018be:	8812      	ldrh	r2, [r2, #0]
 80018c0:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = 0; i < SMA_FILTER_ORDER; i++) {
 80018c2:	7abb      	ldrb	r3, [r7, #10]
 80018c4:	3301      	adds	r3, #1
 80018c6:	72bb      	strb	r3, [r7, #10]
 80018c8:	7abb      	ldrb	r3, [r7, #10]
 80018ca:	2b3f      	cmp	r3, #63	; 0x3f
 80018cc:	d9ee      	bls.n	80018ac <SMA_FILTER_Get_Value+0x48>
	}

	return (uint16_t)SMA_Filter_Result; //Вернем среднее арифметическое значение
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	b29b      	uxth	r3, r3
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <SELECT>:
#define SD_CS_GPIO_Port GPIOA
#define SD_CS_Pin GPIO_PIN_6

/* SPI Chip Select */
static void SELECT(void)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2140      	movs	r1, #64	; 0x40
 80018e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ea:	f004 fe3d 	bl	8006568 <HAL_GPIO_WritePin>
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 80018f6:	2201      	movs	r2, #1
 80018f8:	2140      	movs	r1, #64	; 0x40
 80018fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018fe:	f004 fe33 	bl	8006568 <HAL_GPIO_WritePin>
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <SPI_TxByte>:

/* SPI 데이터 전송 */
static void SPI_TxByte(BYTE data)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 8001912:	bf00      	nop
 8001914:	4808      	ldr	r0, [pc, #32]	; (8001938 <SPI_TxByte+0x30>)
 8001916:	f008 fe89 	bl	800a62c <HAL_SPI_GetState>
 800191a:	4603      	mov	r3, r0
 800191c:	2b01      	cmp	r3, #1
 800191e:	d1f9      	bne.n	8001914 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi2, &data, 1, SPI_TIMEOUT);
 8001920:	1df9      	adds	r1, r7, #7
 8001922:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001926:	2201      	movs	r2, #1
 8001928:	4803      	ldr	r0, [pc, #12]	; (8001938 <SPI_TxByte+0x30>)
 800192a:	f008 f9f4 	bl	8009d16 <HAL_SPI_Transmit>
}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20000838 	.word	0x20000838

0800193c <SPI_RxByte>:

/* SPI 데이터 송수신 리턴형 함수 */
static uint8_t SPI_RxByte(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8001942:	23ff      	movs	r3, #255	; 0xff
 8001944:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8001946:	2300      	movs	r3, #0
 8001948:	71bb      	strb	r3, [r7, #6]

  while ((HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY));
 800194a:	bf00      	nop
 800194c:	4809      	ldr	r0, [pc, #36]	; (8001974 <SPI_RxByte+0x38>)
 800194e:	f008 fe6d 	bl	800a62c <HAL_SPI_GetState>
 8001952:	4603      	mov	r3, r0
 8001954:	2b01      	cmp	r3, #1
 8001956:	d1f9      	bne.n	800194c <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi2, &dummy, &data, 1, SPI_TIMEOUT);
 8001958:	1dba      	adds	r2, r7, #6
 800195a:	1df9      	adds	r1, r7, #7
 800195c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	2301      	movs	r3, #1
 8001964:	4803      	ldr	r0, [pc, #12]	; (8001974 <SPI_RxByte+0x38>)
 8001966:	f008 fb44 	bl	8009ff2 <HAL_SPI_TransmitReceive>

  return data;
 800196a:	79bb      	ldrb	r3, [r7, #6]
}
 800196c:	4618      	mov	r0, r3
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20000838 	.word	0x20000838

08001978 <SPI_RxBytePtr>:

/* SPI 데이터 송수신 포인터형 함수 */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8001980:	f7ff ffdc 	bl	800193c <SPI_RxByte>
 8001984:	4603      	mov	r3, r0
 8001986:	461a      	mov	r2, r3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	701a      	strb	r2, [r3, #0]
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <SD_ReadyWait>:

/* SD카드 Ready 대기 */
static uint8_t SD_ReadyWait(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
  uint8_t res;

  /* 500ms 카운터 준비 */
  Timer2 = 50;
 800199a:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <SD_ReadyWait+0x34>)
 800199c:	2232      	movs	r2, #50	; 0x32
 800199e:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 80019a0:	f7ff ffcc 	bl	800193c <SPI_RxByte>

  do
  {
    /* 0xFF 값이 수신될 때 까지 SPI 통신 */
    res = SPI_RxByte();
 80019a4:	f7ff ffca 	bl	800193c <SPI_RxByte>
 80019a8:	4603      	mov	r3, r0
 80019aa:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	2bff      	cmp	r3, #255	; 0xff
 80019b0:	d004      	beq.n	80019bc <SD_ReadyWait+0x28>
 80019b2:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <SD_ReadyWait+0x34>)
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1f3      	bne.n	80019a4 <SD_ReadyWait+0x10>

  return res;
 80019bc:	79fb      	ldrb	r3, [r7, #7]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20002fd7 	.word	0x20002fd7

080019cc <SD_PowerOn>:

/* 전원 켜기 */
static void SD_PowerOn(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 80019d2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80019d6:	617b      	str	r3, [r7, #20]

  /* Deselect 상태에서 SPI 메시지를 전송하여 대기상태로 만든다. */
  DESELECT();
 80019d8:	f7ff ff8b 	bl	80018f2 <DESELECT>

  for(int i = 0; i < 10; i++)
 80019dc:	2300      	movs	r3, #0
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	e005      	b.n	80019ee <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 80019e2:	20ff      	movs	r0, #255	; 0xff
 80019e4:	f7ff ff90 	bl	8001908 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	3301      	adds	r3, #1
 80019ec:	613b      	str	r3, [r7, #16]
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	2b09      	cmp	r3, #9
 80019f2:	ddf6      	ble.n	80019e2 <SD_PowerOn+0x16>
  }

  /* SPI Chips Select */
  SELECT();
 80019f4:	f7ff ff73 	bl	80018de <SELECT>

  /* 초기 GO_IDLE_STATE 상태 전환 */
  cmd_arg[0] = (CMD0 | 0x40);
 80019f8:	2340      	movs	r3, #64	; 0x40
 80019fa:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8001a00:	2300      	movs	r3, #0
 8001a02:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8001a0c:	2395      	movs	r3, #149	; 0x95
 8001a0e:	727b      	strb	r3, [r7, #9]

  /* 명령 전송 */
  for (int i = 0; i < 6; i++)
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	e009      	b.n	8001a2a <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8001a16:	1d3a      	adds	r2, r7, #4
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff ff72 	bl	8001908 <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	3301      	adds	r3, #1
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2b05      	cmp	r3, #5
 8001a2e:	ddf2      	ble.n	8001a16 <SD_PowerOn+0x4a>
  }

  /* 응답 대기 */
  while ((SPI_RxByte() != 0x01) && Count)
 8001a30:	e002      	b.n	8001a38 <SD_PowerOn+0x6c>
  {
    Count--;
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	3b01      	subs	r3, #1
 8001a36:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8001a38:	f7ff ff80 	bl	800193c <SPI_RxByte>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d002      	beq.n	8001a48 <SD_PowerOn+0x7c>
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1f4      	bne.n	8001a32 <SD_PowerOn+0x66>
  }

  DESELECT();
 8001a48:	f7ff ff53 	bl	80018f2 <DESELECT>
  SPI_TxByte(0XFF);
 8001a4c:	20ff      	movs	r0, #255	; 0xff
 8001a4e:	f7ff ff5b 	bl	8001908 <SPI_TxByte>

  PowerFlag = 1;
 8001a52:	4b03      	ldr	r3, [pc, #12]	; (8001a60 <SD_PowerOn+0x94>)
 8001a54:	2201      	movs	r2, #1
 8001a56:	701a      	strb	r2, [r3, #0]
}
 8001a58:	bf00      	nop
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	200006a5 	.word	0x200006a5

08001a64 <SD_PowerOff>:

/* 전원 끄기 */
static void SD_PowerOff(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001a68:	4b03      	ldr	r3, [pc, #12]	; (8001a78 <SD_PowerOff+0x14>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	701a      	strb	r2, [r3, #0]
}
 8001a6e:	bf00      	nop
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	200006a5 	.word	0x200006a5

08001a7c <SD_CheckPower>:

/* 전원 상태 확인 */
static uint8_t SD_CheckPower(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8001a80:	4b03      	ldr	r3, [pc, #12]	; (8001a90 <SD_CheckPower+0x14>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	200006a5 	.word	0x200006a5

08001a94 <SD_RxDataBlock>:

/* 데이터 패킷 수신 */
static bool SD_RxDataBlock(BYTE *buff, UINT btr)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* 100ms 타이머 */
  Timer1 = 10;
 8001a9e:	4b17      	ldr	r3, [pc, #92]	; (8001afc <SD_RxDataBlock+0x68>)
 8001aa0:	220a      	movs	r2, #10
 8001aa2:	701a      	strb	r2, [r3, #0]

  /* 응답 대기 */
  do
  {
    token = SPI_RxByte();
 8001aa4:	f7ff ff4a 	bl	800193c <SPI_RxByte>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8001aac:	7bfb      	ldrb	r3, [r7, #15]
 8001aae:	2bff      	cmp	r3, #255	; 0xff
 8001ab0:	d104      	bne.n	8001abc <SD_RxDataBlock+0x28>
 8001ab2:	4b12      	ldr	r3, [pc, #72]	; (8001afc <SD_RxDataBlock+0x68>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d1f3      	bne.n	8001aa4 <SD_RxDataBlock+0x10>

  /* 0xFE 이외 Token 수신 시 에러 처리 */
  if(token != 0xFE)
 8001abc:	7bfb      	ldrb	r3, [r7, #15]
 8001abe:	2bfe      	cmp	r3, #254	; 0xfe
 8001ac0:	d001      	beq.n	8001ac6 <SD_RxDataBlock+0x32>
    return FALSE;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	e016      	b.n	8001af4 <SD_RxDataBlock+0x60>

  /* 버퍼에 데이터 수신 */
  do
  {
    SPI_RxBytePtr(buff++);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	1c5a      	adds	r2, r3, #1
 8001aca:	607a      	str	r2, [r7, #4]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff ff53 	bl	8001978 <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	1c5a      	adds	r2, r3, #1
 8001ad6:	607a      	str	r2, [r7, #4]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff ff4d 	bl	8001978 <SPI_RxBytePtr>
  } while(btr -= 2);
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	3b02      	subs	r3, #2
 8001ae2:	603b      	str	r3, [r7, #0]
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d1ed      	bne.n	8001ac6 <SD_RxDataBlock+0x32>

  SPI_RxByte(); /* CRC 무시 */
 8001aea:	f7ff ff27 	bl	800193c <SPI_RxByte>
  SPI_RxByte();
 8001aee:	f7ff ff25 	bl	800193c <SPI_RxByte>

  return TRUE;
 8001af2:	2301      	movs	r3, #1
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3710      	adds	r7, #16
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20002fd6 	.word	0x20002fd6

08001b00 <SD_TxDataBlock>:

/* 데이터 전송 패킷 */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	737b      	strb	r3, [r7, #13]

  /* SD카드 준비 대기 */
  if (SD_ReadyWait() != 0xFF)
 8001b10:	f7ff ff40 	bl	8001994 <SD_ReadyWait>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2bff      	cmp	r3, #255	; 0xff
 8001b18:	d001      	beq.n	8001b1e <SD_TxDataBlock+0x1e>
    return FALSE;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	e040      	b.n	8001ba0 <SD_TxDataBlock+0xa0>

  /* 토큰 전송 */
  SPI_TxByte(token);
 8001b1e:	78fb      	ldrb	r3, [r7, #3]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff fef1 	bl	8001908 <SPI_TxByte>

  /* 데이터 토큰인 경우 */
  if (token != 0xFD)
 8001b26:	78fb      	ldrb	r3, [r7, #3]
 8001b28:	2bfd      	cmp	r3, #253	; 0xfd
 8001b2a:	d031      	beq.n	8001b90 <SD_TxDataBlock+0x90>
  {
    wc = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	73bb      	strb	r3, [r7, #14]

    /* 512 바이트 데이터 전송 */
    do
    {
      SPI_TxByte(*buff++);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	1c5a      	adds	r2, r3, #1
 8001b34:	607a      	str	r2, [r7, #4]
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff fee5 	bl	8001908 <SPI_TxByte>
      SPI_TxByte(*buff++);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	1c5a      	adds	r2, r3, #1
 8001b42:	607a      	str	r2, [r7, #4]
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fede 	bl	8001908 <SPI_TxByte>
    } while (--wc);
 8001b4c:	7bbb      	ldrb	r3, [r7, #14]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	73bb      	strb	r3, [r7, #14]
 8001b52:	7bbb      	ldrb	r3, [r7, #14]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d1eb      	bne.n	8001b30 <SD_TxDataBlock+0x30>

    SPI_RxByte();       /* CRC 무시 */
 8001b58:	f7ff fef0 	bl	800193c <SPI_RxByte>
    SPI_RxByte();
 8001b5c:	f7ff feee 	bl	800193c <SPI_RxByte>

    /* 데이트 응답 수신 */
    while (i <= 64)
 8001b60:	e00b      	b.n	8001b7a <SD_TxDataBlock+0x7a>
    {
      resp = SPI_RxByte();
 8001b62:	f7ff feeb 	bl	800193c <SPI_RxByte>
 8001b66:	4603      	mov	r3, r0
 8001b68:	73fb      	strb	r3, [r7, #15]

      /* 에러 응답 처리 */
      if ((resp & 0x1F) == 0x05)
 8001b6a:	7bfb      	ldrb	r3, [r7, #15]
 8001b6c:	f003 031f 	and.w	r3, r3, #31
 8001b70:	2b05      	cmp	r3, #5
 8001b72:	d006      	beq.n	8001b82 <SD_TxDataBlock+0x82>
        break;

      i++;
 8001b74:	7b7b      	ldrb	r3, [r7, #13]
 8001b76:	3301      	adds	r3, #1
 8001b78:	737b      	strb	r3, [r7, #13]
    while (i <= 64)
 8001b7a:	7b7b      	ldrb	r3, [r7, #13]
 8001b7c:	2b40      	cmp	r3, #64	; 0x40
 8001b7e:	d9f0      	bls.n	8001b62 <SD_TxDataBlock+0x62>
 8001b80:	e000      	b.n	8001b84 <SD_TxDataBlock+0x84>
        break;
 8001b82:	bf00      	nop
    }

    /* SPI 수신 버퍼 Clear */
    while (SPI_RxByte() == 0);
 8001b84:	bf00      	nop
 8001b86:	f7ff fed9 	bl	800193c <SPI_RxByte>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d0fa      	beq.n	8001b86 <SD_TxDataBlock+0x86>
  }

  if ((resp & 0x1F) == 0x05)
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	f003 031f 	and.w	r3, r3, #31
 8001b96:	2b05      	cmp	r3, #5
 8001b98:	d101      	bne.n	8001b9e <SD_TxDataBlock+0x9e>
    return TRUE;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e000      	b.n	8001ba0 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8001b9e:	2300      	movs	r3, #0
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <SD_SendCmd>:
#endif /* _READONLY */

/* CMD 패킷 전송 */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	6039      	str	r1, [r7, #0]
 8001bb2:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* SD카드 대기 */
  if (SD_ReadyWait() != 0xFF)
 8001bb4:	f7ff feee 	bl	8001994 <SD_ReadyWait>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2bff      	cmp	r3, #255	; 0xff
 8001bbc:	d001      	beq.n	8001bc2 <SD_SendCmd+0x1a>
    return 0xFF;
 8001bbe:	23ff      	movs	r3, #255	; 0xff
 8001bc0:	e040      	b.n	8001c44 <SD_SendCmd+0x9c>

  /* 명령 패킷 전송 */
  SPI_TxByte(cmd); 			/* Command */
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff fe9f 	bl	8001908 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	0e1b      	lsrs	r3, r3, #24
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff fe99 	bl	8001908 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	0c1b      	lsrs	r3, r3, #16
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff fe93 	bl	8001908 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	0a1b      	lsrs	r3, r3, #8
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff fe8d 	bl	8001908 <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fe88 	bl	8001908 <SPI_TxByte>

  /* 명령별 CRC 준비 */
  crc = 0;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
 8001bfe:	2b40      	cmp	r3, #64	; 0x40
 8001c00:	d101      	bne.n	8001c06 <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8001c02:	2395      	movs	r3, #149	; 0x95
 8001c04:	73fb      	strb	r3, [r7, #15]

  if (cmd == CMD8)
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	2b48      	cmp	r3, #72	; 0x48
 8001c0a:	d101      	bne.n	8001c10 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8001c0c:	2387      	movs	r3, #135	; 0x87
 8001c0e:	73fb      	strb	r3, [r7, #15]

  /* CRC 전송 */
  SPI_TxByte(crc);
 8001c10:	7bfb      	ldrb	r3, [r7, #15]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff fe78 	bl	8001908 <SPI_TxByte>

  /* CMD12 Stop Reading 명령인 경우에는 응답 바이트 하나를 버린다 */
  if (cmd == CMD12)
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	2b4c      	cmp	r3, #76	; 0x4c
 8001c1c:	d101      	bne.n	8001c22 <SD_SendCmd+0x7a>
    SPI_RxByte();
 8001c1e:	f7ff fe8d 	bl	800193c <SPI_RxByte>

  /* 10회 내에 정상 데이터를 수신한다. */
  uint8_t n = 10;
 8001c22:	230a      	movs	r3, #10
 8001c24:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8001c26:	f7ff fe89 	bl	800193c <SPI_RxByte>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 8001c2e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	da05      	bge.n	8001c42 <SD_SendCmd+0x9a>
 8001c36:	7bbb      	ldrb	r3, [r7, #14]
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	73bb      	strb	r3, [r7, #14]
 8001c3c:	7bbb      	ldrb	r3, [r7, #14]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d1f1      	bne.n	8001c26 <SD_SendCmd+0x7e>

  return res;
 8001c42:	7b7b      	ldrb	r3, [r7, #13]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <SD_disk_initialize>:
  user_diskio.c 파일에서 사용된다.
-----------------------------------------------------------------------*/

/* SD카드 초기화 */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8001c4c:	b590      	push	{r4, r7, lr}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /* 한종류의 드라이브만 지원 */
  if(drv)
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <SD_disk_initialize+0x14>
    return STA_NOINIT;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e0d5      	b.n	8001e0c <SD_disk_initialize+0x1c0>

  /* SD카드 미삽입 */
  if(Stat & STA_NODISK)
 8001c60:	4b6c      	ldr	r3, [pc, #432]	; (8001e14 <SD_disk_initialize+0x1c8>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	f003 0302 	and.w	r3, r3, #2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d003      	beq.n	8001c76 <SD_disk_initialize+0x2a>
    return Stat;
 8001c6e:	4b69      	ldr	r3, [pc, #420]	; (8001e14 <SD_disk_initialize+0x1c8>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	e0ca      	b.n	8001e0c <SD_disk_initialize+0x1c0>

  /* SD카드 Power On */
  SD_PowerOn();
 8001c76:	f7ff fea9 	bl	80019cc <SD_PowerOn>

  /* SPI 통신을 위해 Chip Select */
  SELECT();
 8001c7a:	f7ff fe30 	bl	80018de <SELECT>

  /* SD카드 타입변수 초기화 */
  type = 0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	73bb      	strb	r3, [r7, #14]

  /* Idle 상태 진입 */
  if (SD_SendCmd(CMD0, 0) == 1)
 8001c82:	2100      	movs	r1, #0
 8001c84:	2040      	movs	r0, #64	; 0x40
 8001c86:	f7ff ff8f 	bl	8001ba8 <SD_SendCmd>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	f040 80a5 	bne.w	8001ddc <SD_disk_initialize+0x190>
  {
    /* 타이머 1초 설정 */
    Timer1 = 100;
 8001c92:	4b61      	ldr	r3, [pc, #388]	; (8001e18 <SD_disk_initialize+0x1cc>)
 8001c94:	2264      	movs	r2, #100	; 0x64
 8001c96:	701a      	strb	r2, [r3, #0]

    /* SD 인터페이스 동작 조건 확인 */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8001c98:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001c9c:	2048      	movs	r0, #72	; 0x48
 8001c9e:	f7ff ff83 	bl	8001ba8 <SD_SendCmd>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d158      	bne.n	8001d5a <SD_disk_initialize+0x10e>
    {
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 8001ca8:	2300      	movs	r3, #0
 8001caa:	73fb      	strb	r3, [r7, #15]
 8001cac:	e00c      	b.n	8001cc8 <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8001cae:	7bfc      	ldrb	r4, [r7, #15]
 8001cb0:	f7ff fe44 	bl	800193c <SPI_RxByte>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	f104 0310 	add.w	r3, r4, #16
 8001cbc:	443b      	add	r3, r7
 8001cbe:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001cc2:	7bfb      	ldrb	r3, [r7, #15]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	73fb      	strb	r3, [r7, #15]
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
 8001cca:	2b03      	cmp	r3, #3
 8001ccc:	d9ef      	bls.n	8001cae <SD_disk_initialize+0x62>
      }

      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001cce:	7abb      	ldrb	r3, [r7, #10]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	f040 8083 	bne.w	8001ddc <SD_disk_initialize+0x190>
 8001cd6:	7afb      	ldrb	r3, [r7, #11]
 8001cd8:	2baa      	cmp	r3, #170	; 0xaa
 8001cda:	d17f      	bne.n	8001ddc <SD_disk_initialize+0x190>
      {
        /* 2.7-3.6V 전압범위 동작 */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8001cdc:	2100      	movs	r1, #0
 8001cde:	2077      	movs	r0, #119	; 0x77
 8001ce0:	f7ff ff62 	bl	8001ba8 <SD_SendCmd>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d807      	bhi.n	8001cfa <SD_disk_initialize+0xae>
 8001cea:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001cee:	2069      	movs	r0, #105	; 0x69
 8001cf0:	f7ff ff5a 	bl	8001ba8 <SD_SendCmd>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d005      	beq.n	8001d06 <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 8001cfa:	4b47      	ldr	r3, [pc, #284]	; (8001e18 <SD_disk_initialize+0x1cc>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d1eb      	bne.n	8001cdc <SD_disk_initialize+0x90>
 8001d04:	e000      	b.n	8001d08 <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 8001d06:	bf00      	nop

        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001d08:	4b43      	ldr	r3, [pc, #268]	; (8001e18 <SD_disk_initialize+0x1cc>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d064      	beq.n	8001ddc <SD_disk_initialize+0x190>
 8001d12:	2100      	movs	r1, #0
 8001d14:	207a      	movs	r0, #122	; 0x7a
 8001d16:	f7ff ff47 	bl	8001ba8 <SD_SendCmd>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d15d      	bne.n	8001ddc <SD_disk_initialize+0x190>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8001d20:	2300      	movs	r3, #0
 8001d22:	73fb      	strb	r3, [r7, #15]
 8001d24:	e00c      	b.n	8001d40 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 8001d26:	7bfc      	ldrb	r4, [r7, #15]
 8001d28:	f7ff fe08 	bl	800193c <SPI_RxByte>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	461a      	mov	r2, r3
 8001d30:	f104 0310 	add.w	r3, r4, #16
 8001d34:	443b      	add	r3, r7
 8001d36:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 8001d3a:	7bfb      	ldrb	r3, [r7, #15]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	73fb      	strb	r3, [r7, #15]
 8001d40:	7bfb      	ldrb	r3, [r7, #15]
 8001d42:	2b03      	cmp	r3, #3
 8001d44:	d9ef      	bls.n	8001d26 <SD_disk_initialize+0xda>
          }

          type = (ocr[0] & 0x40) ? 6 : 2;
 8001d46:	7a3b      	ldrb	r3, [r7, #8]
 8001d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <SD_disk_initialize+0x108>
 8001d50:	2306      	movs	r3, #6
 8001d52:	e000      	b.n	8001d56 <SD_disk_initialize+0x10a>
 8001d54:	2302      	movs	r3, #2
 8001d56:	73bb      	strb	r3, [r7, #14]
 8001d58:	e040      	b.n	8001ddc <SD_disk_initialize+0x190>
      }
    }
    else
    {
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	2077      	movs	r0, #119	; 0x77
 8001d5e:	f7ff ff23 	bl	8001ba8 <SD_SendCmd>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d808      	bhi.n	8001d7a <SD_disk_initialize+0x12e>
 8001d68:	2100      	movs	r1, #0
 8001d6a:	2069      	movs	r0, #105	; 0x69
 8001d6c:	f7ff ff1c 	bl	8001ba8 <SD_SendCmd>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d801      	bhi.n	8001d7a <SD_disk_initialize+0x12e>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e000      	b.n	8001d7c <SD_disk_initialize+0x130>
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	73bb      	strb	r3, [r7, #14]

      do {
        if (type == 2)
 8001d7e:	7bbb      	ldrb	r3, [r7, #14]
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d10e      	bne.n	8001da2 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8001d84:	2100      	movs	r1, #0
 8001d86:	2077      	movs	r0, #119	; 0x77
 8001d88:	f7ff ff0e 	bl	8001ba8 <SD_SendCmd>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d80e      	bhi.n	8001db0 <SD_disk_initialize+0x164>
 8001d92:	2100      	movs	r1, #0
 8001d94:	2069      	movs	r0, #105	; 0x69
 8001d96:	f7ff ff07 	bl	8001ba8 <SD_SendCmd>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d107      	bne.n	8001db0 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8001da0:	e00d      	b.n	8001dbe <SD_disk_initialize+0x172>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8001da2:	2100      	movs	r1, #0
 8001da4:	2041      	movs	r0, #65	; 0x41
 8001da6:	f7ff feff 	bl	8001ba8 <SD_SendCmd>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d005      	beq.n	8001dbc <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8001db0:	4b19      	ldr	r3, [pc, #100]	; (8001e18 <SD_disk_initialize+0x1cc>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1e1      	bne.n	8001d7e <SD_disk_initialize+0x132>
 8001dba:	e000      	b.n	8001dbe <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8001dbc:	bf00      	nop

      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 8001dbe:	4b16      	ldr	r3, [pc, #88]	; (8001e18 <SD_disk_initialize+0x1cc>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d007      	beq.n	8001dd8 <SD_disk_initialize+0x18c>
 8001dc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dcc:	2050      	movs	r0, #80	; 0x50
 8001dce:	f7ff feeb 	bl	8001ba8 <SD_SendCmd>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <SD_disk_initialize+0x190>
      {
        /* 블럭 길이 선택 */
        type = 0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	73bb      	strb	r3, [r7, #14]
      }
    }
  }

  CardType = type;
 8001ddc:	4a0f      	ldr	r2, [pc, #60]	; (8001e1c <SD_disk_initialize+0x1d0>)
 8001dde:	7bbb      	ldrb	r3, [r7, #14]
 8001de0:	7013      	strb	r3, [r2, #0]

  DESELECT();
 8001de2:	f7ff fd86 	bl	80018f2 <DESELECT>

  SPI_RxByte(); /* Idle 상태 전환 (Release DO) */
 8001de6:	f7ff fda9 	bl	800193c <SPI_RxByte>

  if (type)
 8001dea:	7bbb      	ldrb	r3, [r7, #14]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d008      	beq.n	8001e02 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT;
 8001df0:	4b08      	ldr	r3, [pc, #32]	; (8001e14 <SD_disk_initialize+0x1c8>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	f023 0301 	bic.w	r3, r3, #1
 8001dfa:	b2da      	uxtb	r2, r3
 8001dfc:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <SD_disk_initialize+0x1c8>)
 8001dfe:	701a      	strb	r2, [r3, #0]
 8001e00:	e001      	b.n	8001e06 <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8001e02:	f7ff fe2f 	bl	8001a64 <SD_PowerOff>
  }

  return Stat;
 8001e06:	4b03      	ldr	r3, [pc, #12]	; (8001e14 <SD_disk_initialize+0x1c8>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	b2db      	uxtb	r3, r3
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd90      	pop	{r4, r7, pc}
 8001e14:	20000002 	.word	0x20000002
 8001e18:	20002fd6 	.word	0x20002fd6
 8001e1c:	200006a4 	.word	0x200006a4

08001e20 <SD_disk_status>:

/* 디스크 상태 확인 */
DSTATUS SD_disk_status(BYTE drv)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	4603      	mov	r3, r0
 8001e28:	71fb      	strb	r3, [r7, #7]
  if (drv)
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <SD_disk_status+0x14>
    return STA_NOINIT;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e002      	b.n	8001e3a <SD_disk_status+0x1a>

  return Stat;
 8001e34:	4b04      	ldr	r3, [pc, #16]	; (8001e48 <SD_disk_status+0x28>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	b2db      	uxtb	r3, r3
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	20000002 	.word	0x20000002

08001e4c <SD_disk_read>:

/* 섹터 읽기 */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60b9      	str	r1, [r7, #8]
 8001e54:	607a      	str	r2, [r7, #4]
 8001e56:	603b      	str	r3, [r7, #0]
 8001e58:	4603      	mov	r3, r0
 8001e5a:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001e5c:	7bfb      	ldrb	r3, [r7, #15]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d102      	bne.n	8001e68 <SD_disk_read+0x1c>
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d101      	bne.n	8001e6c <SD_disk_read+0x20>
    return RES_PARERR;
 8001e68:	2304      	movs	r3, #4
 8001e6a:	e051      	b.n	8001f10 <SD_disk_read+0xc4>

  if (Stat & STA_NOINIT)
 8001e6c:	4b2a      	ldr	r3, [pc, #168]	; (8001f18 <SD_disk_read+0xcc>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <SD_disk_read+0x32>
    return RES_NOTRDY;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e048      	b.n	8001f10 <SD_disk_read+0xc4>

  if (!(CardType & 4))
 8001e7e:	4b27      	ldr	r3, [pc, #156]	; (8001f1c <SD_disk_read+0xd0>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	f003 0304 	and.w	r3, r3, #4
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d102      	bne.n	8001e90 <SD_disk_read+0x44>
    sector *= 512;      /* 지정 sector를 Byte addressing 단위로 변경 */
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	025b      	lsls	r3, r3, #9
 8001e8e:	607b      	str	r3, [r7, #4]

  SELECT();
 8001e90:	f7ff fd25 	bl	80018de <SELECT>

  if (count == 1)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d111      	bne.n	8001ebe <SD_disk_read+0x72>
  {
    /* 싱글 블록 읽기 */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 8001e9a:	6879      	ldr	r1, [r7, #4]
 8001e9c:	2051      	movs	r0, #81	; 0x51
 8001e9e:	f7ff fe83 	bl	8001ba8 <SD_SendCmd>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d129      	bne.n	8001efc <SD_disk_read+0xb0>
 8001ea8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001eac:	68b8      	ldr	r0, [r7, #8]
 8001eae:	f7ff fdf1 	bl	8001a94 <SD_RxDataBlock>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d021      	beq.n	8001efc <SD_disk_read+0xb0>
      count = 0;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	e01e      	b.n	8001efc <SD_disk_read+0xb0>
  }
  else
  {
    /* 다중 블록 읽기 */
    if (SD_SendCmd(CMD18, sector) == 0)
 8001ebe:	6879      	ldr	r1, [r7, #4]
 8001ec0:	2052      	movs	r0, #82	; 0x52
 8001ec2:	f7ff fe71 	bl	8001ba8 <SD_SendCmd>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d117      	bne.n	8001efc <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512))
 8001ecc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ed0:	68b8      	ldr	r0, [r7, #8]
 8001ed2:	f7ff fddf 	bl	8001a94 <SD_RxDataBlock>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d00a      	beq.n	8001ef2 <SD_disk_read+0xa6>
          break;

        buff += 512;
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001ee2:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	3b01      	subs	r3, #1
 8001ee8:	603b      	str	r3, [r7, #0]
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1ed      	bne.n	8001ecc <SD_disk_read+0x80>
 8001ef0:	e000      	b.n	8001ef4 <SD_disk_read+0xa8>
          break;
 8001ef2:	bf00      	nop

      /* STOP_TRANSMISSION, 모든 블럭을 다 읽은 후, 전송 중지 요청 */
      SD_SendCmd(CMD12, 0);
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	204c      	movs	r0, #76	; 0x4c
 8001ef8:	f7ff fe56 	bl	8001ba8 <SD_SendCmd>
    }
  }

  DESELECT();
 8001efc:	f7ff fcf9 	bl	80018f2 <DESELECT>
  SPI_RxByte(); /* Idle 상태(Release DO) */
 8001f00:	f7ff fd1c 	bl	800193c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	bf14      	ite	ne
 8001f0a:	2301      	movne	r3, #1
 8001f0c:	2300      	moveq	r3, #0
 8001f0e:	b2db      	uxtb	r3, r3
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3710      	adds	r7, #16
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20000002 	.word	0x20000002
 8001f1c:	200006a4 	.word	0x200006a4

08001f20 <SD_disk_write>:

/* 섹터 쓰기 */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	60b9      	str	r1, [r7, #8]
 8001f28:	607a      	str	r2, [r7, #4]
 8001f2a:	603b      	str	r3, [r7, #0]
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001f30:	7bfb      	ldrb	r3, [r7, #15]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d102      	bne.n	8001f3c <SD_disk_write+0x1c>
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d101      	bne.n	8001f40 <SD_disk_write+0x20>
    return RES_PARERR;
 8001f3c:	2304      	movs	r3, #4
 8001f3e:	e06b      	b.n	8002018 <SD_disk_write+0xf8>

  if (Stat & STA_NOINIT)
 8001f40:	4b37      	ldr	r3, [pc, #220]	; (8002020 <SD_disk_write+0x100>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <SD_disk_write+0x32>
    return RES_NOTRDY;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e062      	b.n	8002018 <SD_disk_write+0xf8>

  if (Stat & STA_PROTECT)
 8001f52:	4b33      	ldr	r3, [pc, #204]	; (8002020 <SD_disk_write+0x100>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <SD_disk_write+0x44>
    return RES_WRPRT;
 8001f60:	2302      	movs	r3, #2
 8001f62:	e059      	b.n	8002018 <SD_disk_write+0xf8>

  if (!(CardType & 4))
 8001f64:	4b2f      	ldr	r3, [pc, #188]	; (8002024 <SD_disk_write+0x104>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	f003 0304 	and.w	r3, r3, #4
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d102      	bne.n	8001f76 <SD_disk_write+0x56>
    sector *= 512; /* 지정 sector를 Byte addressing 단위로 변경 */
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	025b      	lsls	r3, r3, #9
 8001f74:	607b      	str	r3, [r7, #4]

  SELECT();
 8001f76:	f7ff fcb2 	bl	80018de <SELECT>

  if (count == 1)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d110      	bne.n	8001fa2 <SD_disk_write+0x82>
  {
    /* 싱글 블록 쓰기 */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001f80:	6879      	ldr	r1, [r7, #4]
 8001f82:	2058      	movs	r0, #88	; 0x58
 8001f84:	f7ff fe10 	bl	8001ba8 <SD_SendCmd>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d13a      	bne.n	8002004 <SD_disk_write+0xe4>
 8001f8e:	21fe      	movs	r1, #254	; 0xfe
 8001f90:	68b8      	ldr	r0, [r7, #8]
 8001f92:	f7ff fdb5 	bl	8001b00 <SD_TxDataBlock>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d033      	beq.n	8002004 <SD_disk_write+0xe4>
      count = 0;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	603b      	str	r3, [r7, #0]
 8001fa0:	e030      	b.n	8002004 <SD_disk_write+0xe4>
  }
  else
  {
    /* 다중 블록 쓰기 */
    if (CardType & 2)
 8001fa2:	4b20      	ldr	r3, [pc, #128]	; (8002024 <SD_disk_write+0x104>)
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d007      	beq.n	8001fbe <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001fae:	2100      	movs	r1, #0
 8001fb0:	2077      	movs	r0, #119	; 0x77
 8001fb2:	f7ff fdf9 	bl	8001ba8 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8001fb6:	6839      	ldr	r1, [r7, #0]
 8001fb8:	2057      	movs	r0, #87	; 0x57
 8001fba:	f7ff fdf5 	bl	8001ba8 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8001fbe:	6879      	ldr	r1, [r7, #4]
 8001fc0:	2059      	movs	r0, #89	; 0x59
 8001fc2:	f7ff fdf1 	bl	8001ba8 <SD_SendCmd>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d11b      	bne.n	8002004 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8001fcc:	21fc      	movs	r1, #252	; 0xfc
 8001fce:	68b8      	ldr	r0, [r7, #8]
 8001fd0:	f7ff fd96 	bl	8001b00 <SD_TxDataBlock>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d00a      	beq.n	8001ff0 <SD_disk_write+0xd0>
          break;

        buff += 512;
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001fe0:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	603b      	str	r3, [r7, #0]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1ee      	bne.n	8001fcc <SD_disk_write+0xac>
 8001fee:	e000      	b.n	8001ff2 <SD_disk_write+0xd2>
          break;
 8001ff0:	bf00      	nop

      if(!SD_TxDataBlock(0, 0xFD))
 8001ff2:	21fd      	movs	r1, #253	; 0xfd
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	f7ff fd83 	bl	8001b00 <SD_TxDataBlock>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d101      	bne.n	8002004 <SD_disk_write+0xe4>
      {
        count = 1;
 8002000:	2301      	movs	r3, #1
 8002002:	603b      	str	r3, [r7, #0]
      }
    }
  }

  DESELECT();
 8002004:	f7ff fc75 	bl	80018f2 <DESELECT>
  SPI_RxByte();
 8002008:	f7ff fc98 	bl	800193c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	2b00      	cmp	r3, #0
 8002010:	bf14      	ite	ne
 8002012:	2301      	movne	r3, #1
 8002014:	2300      	moveq	r3, #0
 8002016:	b2db      	uxtb	r3, r3
}
 8002018:	4618      	mov	r0, r3
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	20000002 	.word	0x20000002
 8002024:	200006a4 	.word	0x200006a4

08002028 <SD_disk_ioctl>:
#endif /* _READONLY */

/* 기타 함수 */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8002028:	b590      	push	{r4, r7, lr}
 800202a:	b08b      	sub	sp, #44	; 0x2c
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	603a      	str	r2, [r7, #0]
 8002032:	71fb      	strb	r3, [r7, #7]
 8002034:	460b      	mov	r3, r1
 8002036:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	623b      	str	r3, [r7, #32]
  WORD csize;

  if (drv)
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8002042:	2304      	movs	r3, #4
 8002044:	e11b      	b.n	800227e <SD_disk_ioctl+0x256>

  res = RES_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (ctrl == CTRL_POWER)
 800204c:	79bb      	ldrb	r3, [r7, #6]
 800204e:	2b05      	cmp	r3, #5
 8002050:	d129      	bne.n	80020a6 <SD_disk_ioctl+0x7e>
  {
    switch (*ptr)
 8002052:	6a3b      	ldr	r3, [r7, #32]
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2b02      	cmp	r3, #2
 8002058:	d017      	beq.n	800208a <SD_disk_ioctl+0x62>
 800205a:	2b02      	cmp	r3, #2
 800205c:	dc1f      	bgt.n	800209e <SD_disk_ioctl+0x76>
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <SD_disk_ioctl+0x40>
 8002062:	2b01      	cmp	r3, #1
 8002064:	d00b      	beq.n	800207e <SD_disk_ioctl+0x56>
 8002066:	e01a      	b.n	800209e <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 8002068:	f7ff fd08 	bl	8001a7c <SD_CheckPower>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 8002072:	f7ff fcf7 	bl	8001a64 <SD_PowerOff>
      res = RES_OK;
 8002076:	2300      	movs	r3, #0
 8002078:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800207c:	e0fd      	b.n	800227a <SD_disk_ioctl+0x252>
    case 1:
      SD_PowerOn();             /* Power On */
 800207e:	f7ff fca5 	bl	80019cc <SD_PowerOn>
      res = RES_OK;
 8002082:	2300      	movs	r3, #0
 8002084:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8002088:	e0f7      	b.n	800227a <SD_disk_ioctl+0x252>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 800208a:	6a3b      	ldr	r3, [r7, #32]
 800208c:	1c5c      	adds	r4, r3, #1
 800208e:	f7ff fcf5 	bl	8001a7c <SD_CheckPower>
 8002092:	4603      	mov	r3, r0
 8002094:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 8002096:	2300      	movs	r3, #0
 8002098:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800209c:	e0ed      	b.n	800227a <SD_disk_ioctl+0x252>
    default:
      res = RES_PARERR;
 800209e:	2304      	movs	r3, #4
 80020a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80020a4:	e0e9      	b.n	800227a <SD_disk_ioctl+0x252>
    }
  }
  else
  {
    if (Stat & STA_NOINIT)
 80020a6:	4b78      	ldr	r3, [pc, #480]	; (8002288 <SD_disk_ioctl+0x260>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e0e2      	b.n	800227e <SD_disk_ioctl+0x256>

    SELECT();
 80020b8:	f7ff fc11 	bl	80018de <SELECT>

    switch (ctrl)
 80020bc:	79bb      	ldrb	r3, [r7, #6]
 80020be:	2b0d      	cmp	r3, #13
 80020c0:	f200 80cc 	bhi.w	800225c <SD_disk_ioctl+0x234>
 80020c4:	a201      	add	r2, pc, #4	; (adr r2, 80020cc <SD_disk_ioctl+0xa4>)
 80020c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ca:	bf00      	nop
 80020cc:	080021c7 	.word	0x080021c7
 80020d0:	08002105 	.word	0x08002105
 80020d4:	080021b7 	.word	0x080021b7
 80020d8:	0800225d 	.word	0x0800225d
 80020dc:	0800225d 	.word	0x0800225d
 80020e0:	0800225d 	.word	0x0800225d
 80020e4:	0800225d 	.word	0x0800225d
 80020e8:	0800225d 	.word	0x0800225d
 80020ec:	0800225d 	.word	0x0800225d
 80020f0:	0800225d 	.word	0x0800225d
 80020f4:	0800225d 	.word	0x0800225d
 80020f8:	080021d9 	.word	0x080021d9
 80020fc:	080021fd 	.word	0x080021fd
 8002100:	08002221 	.word	0x08002221
    {
    case GET_SECTOR_COUNT:
      /* SD카드 내 Sector의 개수 (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8002104:	2100      	movs	r1, #0
 8002106:	2049      	movs	r0, #73	; 0x49
 8002108:	f7ff fd4e 	bl	8001ba8 <SD_SendCmd>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	f040 80a8 	bne.w	8002264 <SD_disk_ioctl+0x23c>
 8002114:	f107 030c 	add.w	r3, r7, #12
 8002118:	2110      	movs	r1, #16
 800211a:	4618      	mov	r0, r3
 800211c:	f7ff fcba 	bl	8001a94 <SD_RxDataBlock>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	f000 809e 	beq.w	8002264 <SD_disk_ioctl+0x23c>
      {
        if ((csd[0] >> 6) == 1)
 8002128:	7b3b      	ldrb	r3, [r7, #12]
 800212a:	099b      	lsrs	r3, r3, #6
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2b01      	cmp	r3, #1
 8002130:	d10e      	bne.n	8002150 <SD_disk_ioctl+0x128>
        {
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8002132:	7d7b      	ldrb	r3, [r7, #21]
 8002134:	b29a      	uxth	r2, r3
 8002136:	7d3b      	ldrb	r3, [r7, #20]
 8002138:	b29b      	uxth	r3, r3
 800213a:	021b      	lsls	r3, r3, #8
 800213c:	b29b      	uxth	r3, r3
 800213e:	4413      	add	r3, r2
 8002140:	b29b      	uxth	r3, r3
 8002142:	3301      	adds	r3, #1
 8002144:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8002146:	8bfb      	ldrh	r3, [r7, #30]
 8002148:	029a      	lsls	r2, r3, #10
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	e02e      	b.n	80021ae <SD_disk_ioctl+0x186>
        }
        else
        {
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8002150:	7c7b      	ldrb	r3, [r7, #17]
 8002152:	f003 030f 	and.w	r3, r3, #15
 8002156:	b2da      	uxtb	r2, r3
 8002158:	7dbb      	ldrb	r3, [r7, #22]
 800215a:	09db      	lsrs	r3, r3, #7
 800215c:	b2db      	uxtb	r3, r3
 800215e:	4413      	add	r3, r2
 8002160:	b2da      	uxtb	r2, r3
 8002162:	7d7b      	ldrb	r3, [r7, #21]
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	b2db      	uxtb	r3, r3
 8002168:	f003 0306 	and.w	r3, r3, #6
 800216c:	b2db      	uxtb	r3, r3
 800216e:	4413      	add	r3, r2
 8002170:	b2db      	uxtb	r3, r3
 8002172:	3302      	adds	r3, #2
 8002174:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8002178:	7d3b      	ldrb	r3, [r7, #20]
 800217a:	099b      	lsrs	r3, r3, #6
 800217c:	b2db      	uxtb	r3, r3
 800217e:	b29a      	uxth	r2, r3
 8002180:	7cfb      	ldrb	r3, [r7, #19]
 8002182:	b29b      	uxth	r3, r3
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	b29b      	uxth	r3, r3
 8002188:	4413      	add	r3, r2
 800218a:	b29a      	uxth	r2, r3
 800218c:	7cbb      	ldrb	r3, [r7, #18]
 800218e:	029b      	lsls	r3, r3, #10
 8002190:	b29b      	uxth	r3, r3
 8002192:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002196:	b29b      	uxth	r3, r3
 8002198:	4413      	add	r3, r2
 800219a:	b29b      	uxth	r3, r3
 800219c:	3301      	adds	r3, #1
 800219e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 80021a0:	8bfa      	ldrh	r2, [r7, #30]
 80021a2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021a6:	3b09      	subs	r3, #9
 80021a8:	409a      	lsls	r2, r3
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	601a      	str	r2, [r3, #0]
        }

        res = RES_OK;
 80021ae:	2300      	movs	r3, #0
 80021b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 80021b4:	e056      	b.n	8002264 <SD_disk_ioctl+0x23c>

    case GET_SECTOR_SIZE:
      /* 섹터의 단위 크기 (WORD) */
      *(WORD*) buff = 512;
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021bc:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 80021be:	2300      	movs	r3, #0
 80021c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80021c4:	e055      	b.n	8002272 <SD_disk_ioctl+0x24a>

    case CTRL_SYNC:
      /* 쓰기 동기화 */
      if (SD_ReadyWait() == 0xFF)
 80021c6:	f7ff fbe5 	bl	8001994 <SD_ReadyWait>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2bff      	cmp	r3, #255	; 0xff
 80021ce:	d14b      	bne.n	8002268 <SD_disk_ioctl+0x240>
        res = RES_OK;
 80021d0:	2300      	movs	r3, #0
 80021d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80021d6:	e047      	b.n	8002268 <SD_disk_ioctl+0x240>

    case MMC_GET_CSD:
      /* CSD 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80021d8:	2100      	movs	r1, #0
 80021da:	2049      	movs	r0, #73	; 0x49
 80021dc:	f7ff fce4 	bl	8001ba8 <SD_SendCmd>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d142      	bne.n	800226c <SD_disk_ioctl+0x244>
 80021e6:	2110      	movs	r1, #16
 80021e8:	6a38      	ldr	r0, [r7, #32]
 80021ea:	f7ff fc53 	bl	8001a94 <SD_RxDataBlock>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d03b      	beq.n	800226c <SD_disk_ioctl+0x244>
        res = RES_OK;
 80021f4:	2300      	movs	r3, #0
 80021f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80021fa:	e037      	b.n	800226c <SD_disk_ioctl+0x244>

    case MMC_GET_CID:
      /* CID 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80021fc:	2100      	movs	r1, #0
 80021fe:	204a      	movs	r0, #74	; 0x4a
 8002200:	f7ff fcd2 	bl	8001ba8 <SD_SendCmd>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d132      	bne.n	8002270 <SD_disk_ioctl+0x248>
 800220a:	2110      	movs	r1, #16
 800220c:	6a38      	ldr	r0, [r7, #32]
 800220e:	f7ff fc41 	bl	8001a94 <SD_RxDataBlock>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d02b      	beq.n	8002270 <SD_disk_ioctl+0x248>
        res = RES_OK;
 8002218:	2300      	movs	r3, #0
 800221a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800221e:	e027      	b.n	8002270 <SD_disk_ioctl+0x248>

    case MMC_GET_OCR:
      /* OCR 정보 수신 (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0)
 8002220:	2100      	movs	r1, #0
 8002222:	207a      	movs	r0, #122	; 0x7a
 8002224:	f7ff fcc0 	bl	8001ba8 <SD_SendCmd>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d116      	bne.n	800225c <SD_disk_ioctl+0x234>
      {
        for (n = 0; n < 4; n++)
 800222e:	2300      	movs	r3, #0
 8002230:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002234:	e00b      	b.n	800224e <SD_disk_ioctl+0x226>
        {
          *ptr++ = SPI_RxByte();
 8002236:	6a3c      	ldr	r4, [r7, #32]
 8002238:	1c63      	adds	r3, r4, #1
 800223a:	623b      	str	r3, [r7, #32]
 800223c:	f7ff fb7e 	bl	800193c <SPI_RxByte>
 8002240:	4603      	mov	r3, r0
 8002242:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8002244:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002248:	3301      	adds	r3, #1
 800224a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800224e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002252:	2b03      	cmp	r3, #3
 8002254:	d9ef      	bls.n	8002236 <SD_disk_ioctl+0x20e>
        }

        res = RES_OK;
 8002256:	2300      	movs	r3, #0
 8002258:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }

    default:
      res = RES_PARERR;
 800225c:	2304      	movs	r3, #4
 800225e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002262:	e006      	b.n	8002272 <SD_disk_ioctl+0x24a>
      break;
 8002264:	bf00      	nop
 8002266:	e004      	b.n	8002272 <SD_disk_ioctl+0x24a>
      break;
 8002268:	bf00      	nop
 800226a:	e002      	b.n	8002272 <SD_disk_ioctl+0x24a>
      break;
 800226c:	bf00      	nop
 800226e:	e000      	b.n	8002272 <SD_disk_ioctl+0x24a>
      break;
 8002270:	bf00      	nop
    }

    DESELECT();
 8002272:	f7ff fb3e 	bl	80018f2 <DESELECT>
    SPI_RxByte();
 8002276:	f7ff fb61 	bl	800193c <SPI_RxByte>
  }

  return res;
 800227a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800227e:	4618      	mov	r0, r3
 8002280:	372c      	adds	r7, #44	; 0x2c
 8002282:	46bd      	mov	sp, r7
 8002284:	bd90      	pop	{r4, r7, pc}
 8002286:	bf00      	nop
 8002288:	20000002 	.word	0x20000002

0800228c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002290:	f002 fc04 	bl	8004a9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002294:	f000 f8ca 	bl	800242c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002298:	f000 fbde 	bl	8002a58 <MX_GPIO_Init>
  MX_DMA_Init();
 800229c:	f000 fbbe 	bl	8002a1c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80022a0:	f000 fb8c 	bl	80029bc <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80022a4:	f000 fa1e 	bl	80026e4 <MX_SPI1_Init>
  MX_I2C1_Init();
 80022a8:	f000 f99c 	bl	80025e4 <MX_I2C1_Init>
  MX_SPI2_Init();
 80022ac:	f000 fa58 	bl	8002760 <MX_SPI2_Init>
  MX_FATFS_Init();
 80022b0:	f00a f9ba 	bl	800c628 <MX_FATFS_Init>
  MX_I2C2_Init();
 80022b4:	f000 f9d6 	bl	8002664 <MX_I2C2_Init>
  MX_ADC1_Init();
 80022b8:	f000 f924 	bl	8002504 <MX_ADC1_Init>
  MX_TIM6_Init();
 80022bc:	f000 fb10 	bl	80028e0 <MX_TIM6_Init>
  MX_TIM3_Init();
 80022c0:	f000 fa8c 	bl	80027dc <MX_TIM3_Init>
  MX_TIM7_Init();
 80022c4:	f000 fb42 	bl	800294c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 80022c8:	2064      	movs	r0, #100	; 0x64
 80022ca:	f002 fc4d 	bl	8004b68 <HAL_Delay>
  GMG12864_Init();
 80022ce:	f7fe fd65 	bl	8000d9c <GMG12864_Init>
  GMG12864_logo_demonstration();
 80022d2:	f7fe fc91 	bl	8000bf8 <GMG12864_logo_demonstration>
  HAL_Delay(2000);
 80022d6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80022da:	f002 fc45 	bl	8004b68 <HAL_Delay>
  INA219_Init(&ina219, &hi2c1, INA219_ADDRESS);
 80022de:	2240      	movs	r2, #64	; 0x40
 80022e0:	4940      	ldr	r1, [pc, #256]	; (80023e4 <main+0x158>)
 80022e2:	4841      	ldr	r0, [pc, #260]	; (80023e8 <main+0x15c>)
 80022e4:	f7ff fa8a 	bl	80017fc <INA219_Init>
  t_ina219 = HAL_GetTick();
 80022e8:	f002 fc32 	bl	8004b50 <HAL_GetTick>
 80022ec:	4603      	mov	r3, r0
 80022ee:	4a3f      	ldr	r2, [pc, #252]	; (80023ec <main+0x160>)
 80022f0:	6013      	str	r3, [r2, #0]
  t_gmg12864 = HAL_GetTick();
 80022f2:	f002 fc2d 	bl	8004b50 <HAL_GetTick>
 80022f6:	4603      	mov	r3, r0
 80022f8:	4a3d      	ldr	r2, [pc, #244]	; (80023f0 <main+0x164>)
 80022fa:	6013      	str	r3, [r2, #0]
  t_sd_card = HAL_GetTick();
 80022fc:	f002 fc28 	bl	8004b50 <HAL_GetTick>
 8002300:	4603      	mov	r3, r0
 8002302:	4a3c      	ldr	r2, [pc, #240]	; (80023f4 <main+0x168>)
 8002304:	6013      	str	r3, [r2, #0]
  t_ds3231 = HAL_GetTick();
 8002306:	f002 fc23 	bl	8004b50 <HAL_GetTick>
 800230a:	4603      	mov	r3, r0
 800230c:	4a3a      	ldr	r2, [pc, #232]	; (80023f8 <main+0x16c>)
 800230e:	6013      	str	r3, [r2, #0]
  t_init_gmg12864 = HAL_GetTick();
 8002310:	f002 fc1e 	bl	8004b50 <HAL_GetTick>
 8002314:	4603      	mov	r3, r0
 8002316:	4a39      	ldr	r2, [pc, #228]	; (80023fc <main+0x170>)
 8002318:	6013      	str	r3, [r2, #0]
  t_button_mode_led = HAL_GetTick();
 800231a:	f002 fc19 	bl	8004b50 <HAL_GetTick>
 800231e:	4603      	mov	r3, r0
 8002320:	4a37      	ldr	r2, [pc, #220]	; (8002400 <main+0x174>)
 8002322:	6013      	str	r3, [r2, #0]
 // max_ds3231_set_hours(7);
  //max_ds3231_set_minutes(38);
  //max_ds3231_set_seconds(0);
  //max_ds3231_set_day(1);
  HAL_TIM_Base_Start_IT(&htim6);
 8002324:	4837      	ldr	r0, [pc, #220]	; (8002404 <main+0x178>)
 8002326:	f008 fb61 	bl	800a9ec <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800232a:	2100      	movs	r1, #0
 800232c:	4836      	ldr	r0, [pc, #216]	; (8002408 <main+0x17c>)
 800232e:	f008 fc5d 	bl	800abec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002332:	2104      	movs	r1, #4
 8002334:	4834      	ldr	r0, [pc, #208]	; (8002408 <main+0x17c>)
 8002336:	f008 fc59 	bl	800abec <HAL_TIM_PWM_Start>
  TIM3->CCR1 = 0;
 800233a:	4b34      	ldr	r3, [pc, #208]	; (800240c <main+0x180>)
 800233c:	2200      	movs	r2, #0
 800233e:	635a      	str	r2, [r3, #52]	; 0x34
  TIM3->CCR2 = 0;
 8002340:	4b32      	ldr	r3, [pc, #200]	; (800240c <main+0x180>)
 8002342:	2200      	movs	r2, #0
 8002344:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(500);
 8002346:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800234a:	f002 fc0d 	bl	8004b68 <HAL_Delay>
  if((fresult = f_mount(&fs, "", 0)) != FR_OK){
 800234e:	2200      	movs	r2, #0
 8002350:	492f      	ldr	r1, [pc, #188]	; (8002410 <main+0x184>)
 8002352:	4830      	ldr	r0, [pc, #192]	; (8002414 <main+0x188>)
 8002354:	f00c fe4c 	bl	800eff0 <f_mount>
 8002358:	4603      	mov	r3, r0
 800235a:	461a      	mov	r2, r3
 800235c:	4b2e      	ldr	r3, [pc, #184]	; (8002418 <main+0x18c>)
 800235e:	701a      	strb	r2, [r3, #0]
 8002360:	4b2d      	ldr	r3, [pc, #180]	; (8002418 <main+0x18c>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d013      	beq.n	8002390 <main+0x104>
	  sprintf(buffer_sd_card, "Card is not detected!!");
 8002368:	492c      	ldr	r1, [pc, #176]	; (800241c <main+0x190>)
 800236a:	482d      	ldr	r0, [pc, #180]	; (8002420 <main+0x194>)
 800236c:	f00e fd9e 	bl	8010eac <siprintf>
	  SET_BIT(GPIOA->BSRR, GPIO_BSRR_BS_5);
 8002370:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800237a:	f043 0320 	orr.w	r3, r3, #32
 800237e:	6193      	str	r3, [r2, #24]
	  GMG12864_third_line_level_1(0, 0);
 8002380:	2100      	movs	r1, #0
 8002382:	2000      	movs	r0, #0
 8002384:	f001 fa28 	bl	80037d8 <GMG12864_third_line_level_1>
	  HAL_Delay(2000);
 8002388:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800238c:	f002 fbec 	bl	8004b68 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  read_state_of_relays();
 8002390:	f001 f900 	bl	8003594 <read_state_of_relays>
	  get_param_from_ina219();
 8002394:	f000 fd1e 	bl	8002dd4 <get_param_from_ina219>
	  ds3231_get_time_and_temp();
 8002398:	f001 fcfa 	bl	8003d90 <ds3231_get_time_and_temp>
	  automatik_mode();
 800239c:	f000 fc80 	bl	8002ca0 <automatik_mode>
	  manual_mode_func();
 80023a0:	f000 fbfe 	bl	8002ba0 <manual_mode_func>
	  mode_change_func();
 80023a4:	f001 f852 	bl	800344c <mode_change_func>
	  print_gmg12864_level_1();
 80023a8:	f001 f93e 	bl	8003628 <print_gmg12864_level_1>
	  sd_card_write();
 80023ac:	f001 fc5e 	bl	8003c6c <sd_card_write>
	  button_mode_func();
 80023b0:	f001 f87a 	bl	80034a8 <button_mode_func>
	  Current_ASC712 = get_current_ASC712();
 80023b4:	f001 fd04 	bl	8003dc0 <get_current_ASC712>
 80023b8:	eef0 7a40 	vmov.f32	s15, s0
 80023bc:	4b19      	ldr	r3, [pc, #100]	; (8002424 <main+0x198>)
 80023be:	edc3 7a00 	vstr	s15, [r3]
	  if(HAL_GetTick() - t_init_gmg12864 > 100000){
 80023c2:	f002 fbc5 	bl	8004b50 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <main+0x170>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	4a16      	ldr	r2, [pc, #88]	; (8002428 <main+0x19c>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d9dd      	bls.n	8002390 <main+0x104>
		  t_init_gmg12864 = HAL_GetTick();
 80023d4:	f002 fbbc 	bl	8004b50 <HAL_GetTick>
 80023d8:	4603      	mov	r3, r0
 80023da:	4a08      	ldr	r2, [pc, #32]	; (80023fc <main+0x170>)
 80023dc:	6013      	str	r3, [r2, #0]
		  GMG12864_Init();
 80023de:	f7fe fcdd 	bl	8000d9c <GMG12864_Init>
	  read_state_of_relays();
 80023e2:	e7d5      	b.n	8002390 <main+0x104>
 80023e4:	2000073c 	.word	0x2000073c
 80023e8:	20002e78 	.word	0x20002e78
 80023ec:	20002e8c 	.word	0x20002e8c
 80023f0:	20002e90 	.word	0x20002e90
 80023f4:	20002e94 	.word	0x20002e94
 80023f8:	20002ea4 	.word	0x20002ea4
 80023fc:	20002ea8 	.word	0x20002ea8
 8002400:	20002e98 	.word	0x20002e98
 8002404:	200008e8 	.word	0x200008e8
 8002408:	2000089c 	.word	0x2000089c
 800240c:	40000400 	.word	0x40000400
 8002410:	0801343c 	.word	0x0801343c
 8002414:	20000a14 	.word	0x20000a14
 8002418:	20002a70 	.word	0x20002a70
 800241c:	08013440 	.word	0x08013440
 8002420:	20002a74 	.word	0x20002a74
 8002424:	20002eb0 	.word	0x20002eb0
 8002428:	000186a0 	.word	0x000186a0

0800242c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b0a6      	sub	sp, #152	; 0x98
 8002430:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002432:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002436:	2228      	movs	r2, #40	; 0x28
 8002438:	2100      	movs	r1, #0
 800243a:	4618      	mov	r0, r3
 800243c:	f00e f8c4 	bl	80105c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002440:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	605a      	str	r2, [r3, #4]
 800244a:	609a      	str	r2, [r3, #8]
 800244c:	60da      	str	r2, [r3, #12]
 800244e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002450:	1d3b      	adds	r3, r7, #4
 8002452:	2258      	movs	r2, #88	; 0x58
 8002454:	2100      	movs	r1, #0
 8002456:	4618      	mov	r0, r3
 8002458:	f00e f8b6 	bl	80105c8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800245c:	2303      	movs	r3, #3
 800245e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002460:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002464:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002466:	2301      	movs	r3, #1
 8002468:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800246a:	2310      	movs	r3, #16
 800246c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002470:	2302      	movs	r3, #2
 8002472:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002476:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800247a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800247e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002482:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002486:	2300      	movs	r3, #0
 8002488:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800248c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002490:	4618      	mov	r0, r3
 8002492:	f005 feed 	bl	8008270 <HAL_RCC_OscConfig>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800249c:	f001 fd38 	bl	8003f10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024a0:	230f      	movs	r3, #15
 80024a2:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024a4:	2302      	movs	r3, #2
 80024a6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024a8:	2300      	movs	r3, #0
 80024aa:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024b0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024b2:	2300      	movs	r3, #0
 80024b4:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024b6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80024ba:	2102      	movs	r1, #2
 80024bc:	4618      	mov	r0, r3
 80024be:	f006 ff2b 	bl	8009318 <HAL_RCC_ClockConfig>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80024c8:	f001 fd22 	bl	8003f10 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80024cc:	4b0c      	ldr	r3, [pc, #48]	; (8002500 <SystemClock_Config+0xd4>)
 80024ce:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_ADC12
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80024d0:	2300      	movs	r3, #0
 80024d2:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80024d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80024da:	2300      	movs	r3, #0
 80024dc:	623b      	str	r3, [r7, #32]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 80024de:	2300      	movs	r3, #0
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024e6:	1d3b      	adds	r3, r7, #4
 80024e8:	4618      	mov	r0, r3
 80024ea:	f007 f94b 	bl	8009784 <HAL_RCCEx_PeriphCLKConfig>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80024f4:	f001 fd0c 	bl	8003f10 <Error_Handler>
  }
}
 80024f8:	bf00      	nop
 80024fa:	3798      	adds	r7, #152	; 0x98
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	002000e2 	.word	0x002000e2

08002504 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08a      	sub	sp, #40	; 0x28
 8002508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800250a:	f107 031c 	add.w	r3, r7, #28
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002516:	1d3b      	adds	r3, r7, #4
 8002518:	2200      	movs	r2, #0
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	605a      	str	r2, [r3, #4]
 800251e:	609a      	str	r2, [r3, #8]
 8002520:	60da      	str	r2, [r3, #12]
 8002522:	611a      	str	r2, [r3, #16]
 8002524:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002526:	4b2e      	ldr	r3, [pc, #184]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002528:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800252c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800252e:	4b2c      	ldr	r3, [pc, #176]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002530:	2200      	movs	r2, #0
 8002532:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002534:	4b2a      	ldr	r3, [pc, #168]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002536:	2200      	movs	r2, #0
 8002538:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800253a:	4b29      	ldr	r3, [pc, #164]	; (80025e0 <MX_ADC1_Init+0xdc>)
 800253c:	2200      	movs	r2, #0
 800253e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002540:	4b27      	ldr	r3, [pc, #156]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002542:	2201      	movs	r2, #1
 8002544:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002546:	4b26      	ldr	r3, [pc, #152]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800254e:	4b24      	ldr	r3, [pc, #144]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002550:	2200      	movs	r2, #0
 8002552:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002554:	4b22      	ldr	r3, [pc, #136]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002556:	2201      	movs	r2, #1
 8002558:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800255a:	4b21      	ldr	r3, [pc, #132]	; (80025e0 <MX_ADC1_Init+0xdc>)
 800255c:	2200      	movs	r2, #0
 800255e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002560:	4b1f      	ldr	r3, [pc, #124]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002562:	2201      	movs	r2, #1
 8002564:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002566:	4b1e      	ldr	r3, [pc, #120]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002568:	2200      	movs	r2, #0
 800256a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800256e:	4b1c      	ldr	r3, [pc, #112]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002570:	2204      	movs	r2, #4
 8002572:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002574:	4b1a      	ldr	r3, [pc, #104]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002576:	2200      	movs	r2, #0
 8002578:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800257a:	4b19      	ldr	r3, [pc, #100]	; (80025e0 <MX_ADC1_Init+0xdc>)
 800257c:	2200      	movs	r2, #0
 800257e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002580:	4817      	ldr	r0, [pc, #92]	; (80025e0 <MX_ADC1_Init+0xdc>)
 8002582:	f002 fb33 	bl	8004bec <HAL_ADC_Init>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 800258c:	f001 fcc0 	bl	8003f10 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002590:	2300      	movs	r3, #0
 8002592:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002594:	f107 031c 	add.w	r3, r7, #28
 8002598:	4619      	mov	r1, r3
 800259a:	4811      	ldr	r0, [pc, #68]	; (80025e0 <MX_ADC1_Init+0xdc>)
 800259c:	f003 f928 	bl	80057f0 <HAL_ADCEx_MultiModeConfigChannel>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80025a6:	f001 fcb3 	bl	8003f10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80025aa:	230e      	movs	r3, #14
 80025ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80025ae:	2301      	movs	r3, #1
 80025b0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80025b2:	2300      	movs	r3, #0
 80025b4:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 80025b6:	2307      	movs	r3, #7
 80025b8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80025ba:	2300      	movs	r3, #0
 80025bc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80025be:	2300      	movs	r3, #0
 80025c0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025c2:	1d3b      	adds	r3, r7, #4
 80025c4:	4619      	mov	r1, r3
 80025c6:	4806      	ldr	r0, [pc, #24]	; (80025e0 <MX_ADC1_Init+0xdc>)
 80025c8:	f002 fe26 	bl	8005218 <HAL_ADC_ConfigChannel>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80025d2:	f001 fc9d 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80025d6:	bf00      	nop
 80025d8:	3728      	adds	r7, #40	; 0x28
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	200006a8 	.word	0x200006a8

080025e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025e8:	4b1b      	ldr	r3, [pc, #108]	; (8002658 <MX_I2C1_Init+0x74>)
 80025ea:	4a1c      	ldr	r2, [pc, #112]	; (800265c <MX_I2C1_Init+0x78>)
 80025ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80025ee:	4b1a      	ldr	r3, [pc, #104]	; (8002658 <MX_I2C1_Init+0x74>)
 80025f0:	4a1b      	ldr	r2, [pc, #108]	; (8002660 <MX_I2C1_Init+0x7c>)
 80025f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80025f4:	4b18      	ldr	r3, [pc, #96]	; (8002658 <MX_I2C1_Init+0x74>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025fa:	4b17      	ldr	r3, [pc, #92]	; (8002658 <MX_I2C1_Init+0x74>)
 80025fc:	2201      	movs	r2, #1
 80025fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002600:	4b15      	ldr	r3, [pc, #84]	; (8002658 <MX_I2C1_Init+0x74>)
 8002602:	2200      	movs	r2, #0
 8002604:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002606:	4b14      	ldr	r3, [pc, #80]	; (8002658 <MX_I2C1_Init+0x74>)
 8002608:	2200      	movs	r2, #0
 800260a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800260c:	4b12      	ldr	r3, [pc, #72]	; (8002658 <MX_I2C1_Init+0x74>)
 800260e:	2200      	movs	r2, #0
 8002610:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002612:	4b11      	ldr	r3, [pc, #68]	; (8002658 <MX_I2C1_Init+0x74>)
 8002614:	2200      	movs	r2, #0
 8002616:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002618:	4b0f      	ldr	r3, [pc, #60]	; (8002658 <MX_I2C1_Init+0x74>)
 800261a:	2200      	movs	r2, #0
 800261c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800261e:	480e      	ldr	r0, [pc, #56]	; (8002658 <MX_I2C1_Init+0x74>)
 8002620:	f003 ffd2 	bl	80065c8 <HAL_I2C_Init>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800262a:	f001 fc71 	bl	8003f10 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800262e:	2100      	movs	r1, #0
 8002630:	4809      	ldr	r0, [pc, #36]	; (8002658 <MX_I2C1_Init+0x74>)
 8002632:	f005 fd85 	bl	8008140 <HAL_I2CEx_ConfigAnalogFilter>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800263c:	f001 fc68 	bl	8003f10 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002640:	2100      	movs	r1, #0
 8002642:	4805      	ldr	r0, [pc, #20]	; (8002658 <MX_I2C1_Init+0x74>)
 8002644:	f005 fdc7 	bl	80081d6 <HAL_I2CEx_ConfigDigitalFilter>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800264e:	f001 fc5f 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	2000073c 	.word	0x2000073c
 800265c:	40005400 	.word	0x40005400
 8002660:	2000090e 	.word	0x2000090e

08002664 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002668:	4b1b      	ldr	r3, [pc, #108]	; (80026d8 <MX_I2C2_Init+0x74>)
 800266a:	4a1c      	ldr	r2, [pc, #112]	; (80026dc <MX_I2C2_Init+0x78>)
 800266c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2000090E;
 800266e:	4b1a      	ldr	r3, [pc, #104]	; (80026d8 <MX_I2C2_Init+0x74>)
 8002670:	4a1b      	ldr	r2, [pc, #108]	; (80026e0 <MX_I2C2_Init+0x7c>)
 8002672:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002674:	4b18      	ldr	r3, [pc, #96]	; (80026d8 <MX_I2C2_Init+0x74>)
 8002676:	2200      	movs	r2, #0
 8002678:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800267a:	4b17      	ldr	r3, [pc, #92]	; (80026d8 <MX_I2C2_Init+0x74>)
 800267c:	2201      	movs	r2, #1
 800267e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002680:	4b15      	ldr	r3, [pc, #84]	; (80026d8 <MX_I2C2_Init+0x74>)
 8002682:	2200      	movs	r2, #0
 8002684:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002686:	4b14      	ldr	r3, [pc, #80]	; (80026d8 <MX_I2C2_Init+0x74>)
 8002688:	2200      	movs	r2, #0
 800268a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800268c:	4b12      	ldr	r3, [pc, #72]	; (80026d8 <MX_I2C2_Init+0x74>)
 800268e:	2200      	movs	r2, #0
 8002690:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002692:	4b11      	ldr	r3, [pc, #68]	; (80026d8 <MX_I2C2_Init+0x74>)
 8002694:	2200      	movs	r2, #0
 8002696:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002698:	4b0f      	ldr	r3, [pc, #60]	; (80026d8 <MX_I2C2_Init+0x74>)
 800269a:	2200      	movs	r2, #0
 800269c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800269e:	480e      	ldr	r0, [pc, #56]	; (80026d8 <MX_I2C2_Init+0x74>)
 80026a0:	f003 ff92 	bl	80065c8 <HAL_I2C_Init>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80026aa:	f001 fc31 	bl	8003f10 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80026ae:	2100      	movs	r1, #0
 80026b0:	4809      	ldr	r0, [pc, #36]	; (80026d8 <MX_I2C2_Init+0x74>)
 80026b2:	f005 fd45 	bl	8008140 <HAL_I2CEx_ConfigAnalogFilter>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80026bc:	f001 fc28 	bl	8003f10 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80026c0:	2100      	movs	r1, #0
 80026c2:	4805      	ldr	r0, [pc, #20]	; (80026d8 <MX_I2C2_Init+0x74>)
 80026c4:	f005 fd87 	bl	80081d6 <HAL_I2CEx_ConfigDigitalFilter>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80026ce:	f001 fc1f 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80026d2:	bf00      	nop
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000788 	.word	0x20000788
 80026dc:	40005800 	.word	0x40005800
 80026e0:	2000090e 	.word	0x2000090e

080026e4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80026e8:	4b1b      	ldr	r3, [pc, #108]	; (8002758 <MX_SPI1_Init+0x74>)
 80026ea:	4a1c      	ldr	r2, [pc, #112]	; (800275c <MX_SPI1_Init+0x78>)
 80026ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80026ee:	4b1a      	ldr	r3, [pc, #104]	; (8002758 <MX_SPI1_Init+0x74>)
 80026f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80026f6:	4b18      	ldr	r3, [pc, #96]	; (8002758 <MX_SPI1_Init+0x74>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80026fc:	4b16      	ldr	r3, [pc, #88]	; (8002758 <MX_SPI1_Init+0x74>)
 80026fe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002702:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002704:	4b14      	ldr	r3, [pc, #80]	; (8002758 <MX_SPI1_Init+0x74>)
 8002706:	2200      	movs	r2, #0
 8002708:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800270a:	4b13      	ldr	r3, [pc, #76]	; (8002758 <MX_SPI1_Init+0x74>)
 800270c:	2200      	movs	r2, #0
 800270e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002710:	4b11      	ldr	r3, [pc, #68]	; (8002758 <MX_SPI1_Init+0x74>)
 8002712:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002716:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002718:	4b0f      	ldr	r3, [pc, #60]	; (8002758 <MX_SPI1_Init+0x74>)
 800271a:	2208      	movs	r2, #8
 800271c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800271e:	4b0e      	ldr	r3, [pc, #56]	; (8002758 <MX_SPI1_Init+0x74>)
 8002720:	2200      	movs	r2, #0
 8002722:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002724:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <MX_SPI1_Init+0x74>)
 8002726:	2200      	movs	r2, #0
 8002728:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800272a:	4b0b      	ldr	r3, [pc, #44]	; (8002758 <MX_SPI1_Init+0x74>)
 800272c:	2200      	movs	r2, #0
 800272e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002730:	4b09      	ldr	r3, [pc, #36]	; (8002758 <MX_SPI1_Init+0x74>)
 8002732:	2207      	movs	r2, #7
 8002734:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002736:	4b08      	ldr	r3, [pc, #32]	; (8002758 <MX_SPI1_Init+0x74>)
 8002738:	2200      	movs	r2, #0
 800273a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800273c:	4b06      	ldr	r3, [pc, #24]	; (8002758 <MX_SPI1_Init+0x74>)
 800273e:	2208      	movs	r2, #8
 8002740:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002742:	4805      	ldr	r0, [pc, #20]	; (8002758 <MX_SPI1_Init+0x74>)
 8002744:	f007 fa3c 	bl	8009bc0 <HAL_SPI_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800274e:	f001 fbdf 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	200007d4 	.word	0x200007d4
 800275c:	40013000 	.word	0x40013000

08002760 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002764:	4b1b      	ldr	r3, [pc, #108]	; (80027d4 <MX_SPI2_Init+0x74>)
 8002766:	4a1c      	ldr	r2, [pc, #112]	; (80027d8 <MX_SPI2_Init+0x78>)
 8002768:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800276a:	4b1a      	ldr	r3, [pc, #104]	; (80027d4 <MX_SPI2_Init+0x74>)
 800276c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002770:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002772:	4b18      	ldr	r3, [pc, #96]	; (80027d4 <MX_SPI2_Init+0x74>)
 8002774:	2200      	movs	r2, #0
 8002776:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002778:	4b16      	ldr	r3, [pc, #88]	; (80027d4 <MX_SPI2_Init+0x74>)
 800277a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800277e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002780:	4b14      	ldr	r3, [pc, #80]	; (80027d4 <MX_SPI2_Init+0x74>)
 8002782:	2200      	movs	r2, #0
 8002784:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002786:	4b13      	ldr	r3, [pc, #76]	; (80027d4 <MX_SPI2_Init+0x74>)
 8002788:	2200      	movs	r2, #0
 800278a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800278c:	4b11      	ldr	r3, [pc, #68]	; (80027d4 <MX_SPI2_Init+0x74>)
 800278e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002792:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002794:	4b0f      	ldr	r3, [pc, #60]	; (80027d4 <MX_SPI2_Init+0x74>)
 8002796:	2208      	movs	r2, #8
 8002798:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800279a:	4b0e      	ldr	r3, [pc, #56]	; (80027d4 <MX_SPI2_Init+0x74>)
 800279c:	2200      	movs	r2, #0
 800279e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80027a0:	4b0c      	ldr	r3, [pc, #48]	; (80027d4 <MX_SPI2_Init+0x74>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027a6:	4b0b      	ldr	r3, [pc, #44]	; (80027d4 <MX_SPI2_Init+0x74>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80027ac:	4b09      	ldr	r3, [pc, #36]	; (80027d4 <MX_SPI2_Init+0x74>)
 80027ae:	2207      	movs	r2, #7
 80027b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80027b2:	4b08      	ldr	r3, [pc, #32]	; (80027d4 <MX_SPI2_Init+0x74>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80027b8:	4b06      	ldr	r3, [pc, #24]	; (80027d4 <MX_SPI2_Init+0x74>)
 80027ba:	2208      	movs	r2, #8
 80027bc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80027be:	4805      	ldr	r0, [pc, #20]	; (80027d4 <MX_SPI2_Init+0x74>)
 80027c0:	f007 f9fe 	bl	8009bc0 <HAL_SPI_Init>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80027ca:	f001 fba1 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80027ce:	bf00      	nop
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20000838 	.word	0x20000838
 80027d8:	40003800 	.word	0x40003800

080027dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b08e      	sub	sp, #56	; 0x38
 80027e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
 80027ea:	605a      	str	r2, [r3, #4]
 80027ec:	609a      	str	r2, [r3, #8]
 80027ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027f0:	f107 031c 	add.w	r3, r7, #28
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027fc:	463b      	mov	r3, r7
 80027fe:	2200      	movs	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	605a      	str	r2, [r3, #4]
 8002804:	609a      	str	r2, [r3, #8]
 8002806:	60da      	str	r2, [r3, #12]
 8002808:	611a      	str	r2, [r3, #16]
 800280a:	615a      	str	r2, [r3, #20]
 800280c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800280e:	4b32      	ldr	r3, [pc, #200]	; (80028d8 <MX_TIM3_Init+0xfc>)
 8002810:	4a32      	ldr	r2, [pc, #200]	; (80028dc <MX_TIM3_Init+0x100>)
 8002812:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8002814:	4b30      	ldr	r3, [pc, #192]	; (80028d8 <MX_TIM3_Init+0xfc>)
 8002816:	2247      	movs	r2, #71	; 0x47
 8002818:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800281a:	4b2f      	ldr	r3, [pc, #188]	; (80028d8 <MX_TIM3_Init+0xfc>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8002820:	4b2d      	ldr	r3, [pc, #180]	; (80028d8 <MX_TIM3_Init+0xfc>)
 8002822:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002826:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002828:	4b2b      	ldr	r3, [pc, #172]	; (80028d8 <MX_TIM3_Init+0xfc>)
 800282a:	2200      	movs	r2, #0
 800282c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800282e:	4b2a      	ldr	r3, [pc, #168]	; (80028d8 <MX_TIM3_Init+0xfc>)
 8002830:	2200      	movs	r2, #0
 8002832:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002834:	4828      	ldr	r0, [pc, #160]	; (80028d8 <MX_TIM3_Init+0xfc>)
 8002836:	f008 f881 	bl	800a93c <HAL_TIM_Base_Init>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002840:	f001 fb66 	bl	8003f10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002844:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002848:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800284a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800284e:	4619      	mov	r1, r3
 8002850:	4821      	ldr	r0, [pc, #132]	; (80028d8 <MX_TIM3_Init+0xfc>)
 8002852:	f008 fd0b 	bl	800b26c <HAL_TIM_ConfigClockSource>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800285c:	f001 fb58 	bl	8003f10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002860:	481d      	ldr	r0, [pc, #116]	; (80028d8 <MX_TIM3_Init+0xfc>)
 8002862:	f008 f962 	bl	800ab2a <HAL_TIM_PWM_Init>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800286c:	f001 fb50 	bl	8003f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002870:	2300      	movs	r3, #0
 8002872:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002874:	2300      	movs	r3, #0
 8002876:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002878:	f107 031c 	add.w	r3, r7, #28
 800287c:	4619      	mov	r1, r3
 800287e:	4816      	ldr	r0, [pc, #88]	; (80028d8 <MX_TIM3_Init+0xfc>)
 8002880:	f009 fa54 	bl	800bd2c <HAL_TIMEx_MasterConfigSynchronization>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800288a:	f001 fb41 	bl	8003f10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800288e:	2360      	movs	r3, #96	; 0x60
 8002890:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002892:	2300      	movs	r3, #0
 8002894:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002896:	2300      	movs	r3, #0
 8002898:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800289a:	2300      	movs	r3, #0
 800289c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800289e:	463b      	mov	r3, r7
 80028a0:	2200      	movs	r2, #0
 80028a2:	4619      	mov	r1, r3
 80028a4:	480c      	ldr	r0, [pc, #48]	; (80028d8 <MX_TIM3_Init+0xfc>)
 80028a6:	f008 fbcd 	bl	800b044 <HAL_TIM_PWM_ConfigChannel>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80028b0:	f001 fb2e 	bl	8003f10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028b4:	463b      	mov	r3, r7
 80028b6:	2204      	movs	r2, #4
 80028b8:	4619      	mov	r1, r3
 80028ba:	4807      	ldr	r0, [pc, #28]	; (80028d8 <MX_TIM3_Init+0xfc>)
 80028bc:	f008 fbc2 	bl	800b044 <HAL_TIM_PWM_ConfigChannel>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80028c6:	f001 fb23 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80028ca:	4803      	ldr	r0, [pc, #12]	; (80028d8 <MX_TIM3_Init+0xfc>)
 80028cc:	f001 fe5a 	bl	8004584 <HAL_TIM_MspPostInit>

}
 80028d0:	bf00      	nop
 80028d2:	3738      	adds	r7, #56	; 0x38
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	2000089c 	.word	0x2000089c
 80028dc:	40000400 	.word	0x40000400

080028e0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e6:	1d3b      	adds	r3, r7, #4
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	605a      	str	r2, [r3, #4]
 80028ee:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80028f0:	4b14      	ldr	r3, [pc, #80]	; (8002944 <MX_TIM6_Init+0x64>)
 80028f2:	4a15      	ldr	r2, [pc, #84]	; (8002948 <MX_TIM6_Init+0x68>)
 80028f4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 71;
 80028f6:	4b13      	ldr	r3, [pc, #76]	; (8002944 <MX_TIM6_Init+0x64>)
 80028f8:	2247      	movs	r2, #71	; 0x47
 80028fa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028fc:	4b11      	ldr	r3, [pc, #68]	; (8002944 <MX_TIM6_Init+0x64>)
 80028fe:	2200      	movs	r2, #0
 8002900:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10;
 8002902:	4b10      	ldr	r3, [pc, #64]	; (8002944 <MX_TIM6_Init+0x64>)
 8002904:	220a      	movs	r2, #10
 8002906:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002908:	4b0e      	ldr	r3, [pc, #56]	; (8002944 <MX_TIM6_Init+0x64>)
 800290a:	2200      	movs	r2, #0
 800290c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800290e:	480d      	ldr	r0, [pc, #52]	; (8002944 <MX_TIM6_Init+0x64>)
 8002910:	f008 f814 	bl	800a93c <HAL_TIM_Base_Init>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800291a:	f001 faf9 	bl	8003f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800291e:	2300      	movs	r3, #0
 8002920:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002922:	2300      	movs	r3, #0
 8002924:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002926:	1d3b      	adds	r3, r7, #4
 8002928:	4619      	mov	r1, r3
 800292a:	4806      	ldr	r0, [pc, #24]	; (8002944 <MX_TIM6_Init+0x64>)
 800292c:	f009 f9fe 	bl	800bd2c <HAL_TIMEx_MasterConfigSynchronization>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002936:	f001 faeb 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800293a:	bf00      	nop
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	200008e8 	.word	0x200008e8
 8002948:	40001000 	.word	0x40001000

0800294c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002952:	1d3b      	adds	r3, r7, #4
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	605a      	str	r2, [r3, #4]
 800295a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800295c:	4b15      	ldr	r3, [pc, #84]	; (80029b4 <MX_TIM7_Init+0x68>)
 800295e:	4a16      	ldr	r2, [pc, #88]	; (80029b8 <MX_TIM7_Init+0x6c>)
 8002960:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7199;
 8002962:	4b14      	ldr	r3, [pc, #80]	; (80029b4 <MX_TIM7_Init+0x68>)
 8002964:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002968:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800296a:	4b12      	ldr	r3, [pc, #72]	; (80029b4 <MX_TIM7_Init+0x68>)
 800296c:	2200      	movs	r2, #0
 800296e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000;
 8002970:	4b10      	ldr	r3, [pc, #64]	; (80029b4 <MX_TIM7_Init+0x68>)
 8002972:	f242 7210 	movw	r2, #10000	; 0x2710
 8002976:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002978:	4b0e      	ldr	r3, [pc, #56]	; (80029b4 <MX_TIM7_Init+0x68>)
 800297a:	2280      	movs	r2, #128	; 0x80
 800297c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800297e:	480d      	ldr	r0, [pc, #52]	; (80029b4 <MX_TIM7_Init+0x68>)
 8002980:	f007 ffdc 	bl	800a93c <HAL_TIM_Base_Init>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800298a:	f001 fac1 	bl	8003f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800298e:	2300      	movs	r3, #0
 8002990:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002992:	2300      	movs	r3, #0
 8002994:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002996:	1d3b      	adds	r3, r7, #4
 8002998:	4619      	mov	r1, r3
 800299a:	4806      	ldr	r0, [pc, #24]	; (80029b4 <MX_TIM7_Init+0x68>)
 800299c:	f009 f9c6 	bl	800bd2c <HAL_TIMEx_MasterConfigSynchronization>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80029a6:	f001 fab3 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80029aa:	bf00      	nop
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20000934 	.word	0x20000934
 80029b8:	40001400 	.word	0x40001400

080029bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80029c0:	4b14      	ldr	r3, [pc, #80]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029c2:	4a15      	ldr	r2, [pc, #84]	; (8002a18 <MX_USART2_UART_Init+0x5c>)
 80029c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80029c6:	4b13      	ldr	r3, [pc, #76]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029c8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80029cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80029ce:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80029d4:	4b0f      	ldr	r3, [pc, #60]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80029da:	4b0e      	ldr	r3, [pc, #56]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029dc:	2200      	movs	r2, #0
 80029de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029e2:	220c      	movs	r2, #12
 80029e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029e6:	4b0b      	ldr	r3, [pc, #44]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80029ec:	4b09      	ldr	r3, [pc, #36]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029f2:	4b08      	ldr	r3, [pc, #32]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029f8:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029fe:	4805      	ldr	r0, [pc, #20]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 8002a00:	f009 fa3e 	bl	800be80 <HAL_UART_Init>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002a0a:	f001 fa81 	bl	8003f10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20000980 	.word	0x20000980
 8002a18:	40004400 	.word	0x40004400

08002a1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a22:	4b0c      	ldr	r3, [pc, #48]	; (8002a54 <MX_DMA_Init+0x38>)
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	4a0b      	ldr	r2, [pc, #44]	; (8002a54 <MX_DMA_Init+0x38>)
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	6153      	str	r3, [r2, #20]
 8002a2e:	4b09      	ldr	r3, [pc, #36]	; (8002a54 <MX_DMA_Init+0x38>)
 8002a30:	695b      	ldr	r3, [r3, #20]
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	607b      	str	r3, [r7, #4]
 8002a38:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	200b      	movs	r0, #11
 8002a40:	f003 f9d3 	bl	8005dea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002a44:	200b      	movs	r0, #11
 8002a46:	f003 f9ec 	bl	8005e22 <HAL_NVIC_EnableIRQ>

}
 8002a4a:	bf00      	nop
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	40021000 	.word	0x40021000

08002a58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b08a      	sub	sp, #40	; 0x28
 8002a5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a5e:	f107 0314 	add.w	r3, r7, #20
 8002a62:	2200      	movs	r2, #0
 8002a64:	601a      	str	r2, [r3, #0]
 8002a66:	605a      	str	r2, [r3, #4]
 8002a68:	609a      	str	r2, [r3, #8]
 8002a6a:	60da      	str	r2, [r3, #12]
 8002a6c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a6e:	4b4a      	ldr	r3, [pc, #296]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	4a49      	ldr	r2, [pc, #292]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002a74:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002a78:	6153      	str	r3, [r2, #20]
 8002a7a:	4b47      	ldr	r3, [pc, #284]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a82:	613b      	str	r3, [r7, #16]
 8002a84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a86:	4b44      	ldr	r3, [pc, #272]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	4a43      	ldr	r2, [pc, #268]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002a8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a90:	6153      	str	r3, [r2, #20]
 8002a92:	4b41      	ldr	r3, [pc, #260]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a9a:	60fb      	str	r3, [r7, #12]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a9e:	4b3e      	ldr	r3, [pc, #248]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	4a3d      	ldr	r2, [pc, #244]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002aa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aa8:	6153      	str	r3, [r2, #20]
 8002aaa:	4b3b      	ldr	r3, [pc, #236]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab2:	60bb      	str	r3, [r7, #8]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab6:	4b38      	ldr	r3, [pc, #224]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	4a37      	ldr	r2, [pc, #220]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002abc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ac0:	6153      	str	r3, [r2, #20]
 8002ac2:	4b35      	ldr	r3, [pc, #212]	; (8002b98 <MX_GPIO_Init+0x140>)
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aca:	607b      	str	r3, [r7, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, high_charge_relay_Pin|low_charge_relay_Pin|discharge_relay_Pin|led_high_charge_Pin
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2137      	movs	r1, #55	; 0x37
 8002ad2:	4832      	ldr	r0, [pc, #200]	; (8002b9c <MX_GPIO_Init+0x144>)
 8002ad4:	f003 fd48 	bl	8006568 <HAL_GPIO_WritePin>
                          |led_discharge_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|RST_Pin|DC_Pin|user_led_Pin
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2173      	movs	r1, #115	; 0x73
 8002adc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ae0:	f003 fd42 	bl	8006568 <HAL_GPIO_WritePin>
                          |CS_SD_CARD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : user_button_Pin */
  GPIO_InitStruct.Pin = user_button_Pin;
 8002ae4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ae8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002aea:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002aee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af0:	2300      	movs	r3, #0
 8002af2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(user_button_GPIO_Port, &GPIO_InitStruct);
 8002af4:	f107 0314 	add.w	r3, r7, #20
 8002af8:	4619      	mov	r1, r3
 8002afa:	4828      	ldr	r0, [pc, #160]	; (8002b9c <MX_GPIO_Init+0x144>)
 8002afc:	f003 fbaa 	bl	8006254 <HAL_GPIO_Init>

  /*Configure GPIO pins : high_charge_relay_Pin low_charge_relay_Pin discharge_relay_Pin led_high_charge_Pin
                           led_discharge_Pin */
  GPIO_InitStruct.Pin = high_charge_relay_Pin|low_charge_relay_Pin|discharge_relay_Pin|led_high_charge_Pin
 8002b00:	2337      	movs	r3, #55	; 0x37
 8002b02:	617b      	str	r3, [r7, #20]
                          |led_discharge_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b04:	2301      	movs	r3, #1
 8002b06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b10:	f107 0314 	add.w	r3, r7, #20
 8002b14:	4619      	mov	r1, r3
 8002b16:	4821      	ldr	r0, [pc, #132]	; (8002b9c <MX_GPIO_Init+0x144>)
 8002b18:	f003 fb9c 	bl	8006254 <HAL_GPIO_Init>

  /*Configure GPIO pins : led_low_charge_Pin PC8 PC9 */
  GPIO_InitStruct.Pin = led_low_charge_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8002b1c:	f44f 7342 	mov.w	r3, #776	; 0x308
 8002b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b22:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002b26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b2c:	f107 0314 	add.w	r3, r7, #20
 8002b30:	4619      	mov	r1, r3
 8002b32:	481a      	ldr	r0, [pc, #104]	; (8002b9c <MX_GPIO_Init+0x144>)
 8002b34:	f003 fb8e 	bl	8006254 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin RST_Pin DC_Pin user_led_Pin
                           CS_SD_CARD_Pin */
  GPIO_InitStruct.Pin = CS_Pin|RST_Pin|DC_Pin|user_led_Pin
 8002b38:	2373      	movs	r3, #115	; 0x73
 8002b3a:	617b      	str	r3, [r7, #20]
                          |CS_SD_CARD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b44:	2300      	movs	r3, #0
 8002b46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b48:	f107 0314 	add.w	r3, r7, #20
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b52:	f003 fb7f 	bl	8006254 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Mode_Pin */
  GPIO_InitStruct.Pin = Button_Mode_Pin;
 8002b56:	2380      	movs	r3, #128	; 0x80
 8002b58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_Mode_GPIO_Port, &GPIO_InitStruct);
 8002b62:	f107 0314 	add.w	r3, r7, #20
 8002b66:	4619      	mov	r1, r3
 8002b68:	480c      	ldr	r0, [pc, #48]	; (8002b9c <MX_GPIO_Init+0x144>)
 8002b6a:	f003 fb73 	bl	8006254 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2100      	movs	r1, #0
 8002b72:	2017      	movs	r0, #23
 8002b74:	f003 f939 	bl	8005dea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b78:	2017      	movs	r0, #23
 8002b7a:	f003 f952 	bl	8005e22 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002b7e:	2200      	movs	r2, #0
 8002b80:	2100      	movs	r1, #0
 8002b82:	2028      	movs	r0, #40	; 0x28
 8002b84:	f003 f931 	bl	8005dea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b88:	2028      	movs	r0, #40	; 0x28
 8002b8a:	f003 f94a 	bl	8005e22 <HAL_NVIC_EnableIRQ>

}
 8002b8e:	bf00      	nop
 8002b90:	3728      	adds	r7, #40	; 0x28
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	48000800 	.word	0x48000800

08002ba0 <manual_mode_func>:

/* USER CODE BEGIN 4 */
void manual_mode_func(){
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
	if(!control_mode){
 8002ba4:	4b39      	ldr	r3, [pc, #228]	; (8002c8c <manual_mode_func+0xec>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	f083 0301 	eor.w	r3, r3, #1
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d065      	beq.n	8002c80 <manual_mode_func+0xe0>
		TIM3->CCR1 = 1000;
 8002bb4:	4b36      	ldr	r3, [pc, #216]	; (8002c90 <manual_mode_func+0xf0>)
 8002bb6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002bba:	635a      	str	r2, [r3, #52]	; 0x34
		manual_mode = A;
 8002bbc:	4b35      	ldr	r3, [pc, #212]	; (8002c94 <manual_mode_func+0xf4>)
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	b25b      	sxtb	r3, r3
 8002bc2:	b2da      	uxtb	r2, r3
 8002bc4:	4b34      	ldr	r3, [pc, #208]	; (8002c98 <manual_mode_func+0xf8>)
 8002bc6:	701a      	strb	r2, [r3, #0]
		switch(manual_mode){
 8002bc8:	4b33      	ldr	r3, [pc, #204]	; (8002c98 <manual_mode_func+0xf8>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b03      	cmp	r3, #3
 8002bce:	d858      	bhi.n	8002c82 <manual_mode_func+0xe2>
 8002bd0:	a201      	add	r2, pc, #4	; (adr r2, 8002bd8 <manual_mode_func+0x38>)
 8002bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd6:	bf00      	nop
 8002bd8:	08002be9 	.word	0x08002be9
 8002bdc:	08002c0f 	.word	0x08002c0f
 8002be0:	08002c35 	.word	0x08002c35
 8002be4:	08002c5b 	.word	0x08002c5b
		case 0:
			high_charge_off();
 8002be8:	4b2c      	ldr	r3, [pc, #176]	; (8002c9c <manual_mode_func+0xfc>)
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	4a2b      	ldr	r2, [pc, #172]	; (8002c9c <manual_mode_func+0xfc>)
 8002bee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bf2:	6193      	str	r3, [r2, #24]
			low_charge_off();
 8002bf4:	4b29      	ldr	r3, [pc, #164]	; (8002c9c <manual_mode_func+0xfc>)
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	4a28      	ldr	r2, [pc, #160]	; (8002c9c <manual_mode_func+0xfc>)
 8002bfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bfe:	6193      	str	r3, [r2, #24]
			discharge_off();
 8002c00:	4b26      	ldr	r3, [pc, #152]	; (8002c9c <manual_mode_func+0xfc>)
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	4a25      	ldr	r2, [pc, #148]	; (8002c9c <manual_mode_func+0xfc>)
 8002c06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c0a:	6193      	str	r3, [r2, #24]
			break;
 8002c0c:	e039      	b.n	8002c82 <manual_mode_func+0xe2>
		case 1:
			high_charge_on();
 8002c0e:	4b23      	ldr	r3, [pc, #140]	; (8002c9c <manual_mode_func+0xfc>)
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	4a22      	ldr	r2, [pc, #136]	; (8002c9c <manual_mode_func+0xfc>)
 8002c14:	f043 0301 	orr.w	r3, r3, #1
 8002c18:	6193      	str	r3, [r2, #24]
			low_charge_off();
 8002c1a:	4b20      	ldr	r3, [pc, #128]	; (8002c9c <manual_mode_func+0xfc>)
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	4a1f      	ldr	r2, [pc, #124]	; (8002c9c <manual_mode_func+0xfc>)
 8002c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c24:	6193      	str	r3, [r2, #24]
			discharge_off();
 8002c26:	4b1d      	ldr	r3, [pc, #116]	; (8002c9c <manual_mode_func+0xfc>)
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	4a1c      	ldr	r2, [pc, #112]	; (8002c9c <manual_mode_func+0xfc>)
 8002c2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c30:	6193      	str	r3, [r2, #24]
			break;
 8002c32:	e026      	b.n	8002c82 <manual_mode_func+0xe2>
		case 2:
			high_charge_off();
 8002c34:	4b19      	ldr	r3, [pc, #100]	; (8002c9c <manual_mode_func+0xfc>)
 8002c36:	699b      	ldr	r3, [r3, #24]
 8002c38:	4a18      	ldr	r2, [pc, #96]	; (8002c9c <manual_mode_func+0xfc>)
 8002c3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c3e:	6193      	str	r3, [r2, #24]
			low_charge_on();
 8002c40:	4b16      	ldr	r3, [pc, #88]	; (8002c9c <manual_mode_func+0xfc>)
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	4a15      	ldr	r2, [pc, #84]	; (8002c9c <manual_mode_func+0xfc>)
 8002c46:	f043 0302 	orr.w	r3, r3, #2
 8002c4a:	6193      	str	r3, [r2, #24]
			discharge_off();
 8002c4c:	4b13      	ldr	r3, [pc, #76]	; (8002c9c <manual_mode_func+0xfc>)
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	4a12      	ldr	r2, [pc, #72]	; (8002c9c <manual_mode_func+0xfc>)
 8002c52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c56:	6193      	str	r3, [r2, #24]
			break;
 8002c58:	e013      	b.n	8002c82 <manual_mode_func+0xe2>
		case 3:
			high_charge_off();
 8002c5a:	4b10      	ldr	r3, [pc, #64]	; (8002c9c <manual_mode_func+0xfc>)
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	4a0f      	ldr	r2, [pc, #60]	; (8002c9c <manual_mode_func+0xfc>)
 8002c60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c64:	6193      	str	r3, [r2, #24]
			low_charge_off();
 8002c66:	4b0d      	ldr	r3, [pc, #52]	; (8002c9c <manual_mode_func+0xfc>)
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	4a0c      	ldr	r2, [pc, #48]	; (8002c9c <manual_mode_func+0xfc>)
 8002c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c70:	6193      	str	r3, [r2, #24]
			discharge_on();
 8002c72:	4b0a      	ldr	r3, [pc, #40]	; (8002c9c <manual_mode_func+0xfc>)
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	4a09      	ldr	r2, [pc, #36]	; (8002c9c <manual_mode_func+0xfc>)
 8002c78:	f043 0304 	orr.w	r3, r3, #4
 8002c7c:	6193      	str	r3, [r2, #24]
			break;
 8002c7e:	e000      	b.n	8002c82 <manual_mode_func+0xe2>
		}
	}
 8002c80:	bf00      	nop
}
 8002c82:	bf00      	nop
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	20000003 	.word	0x20000003
 8002c90:	40000400 	.word	0x40000400
 8002c94:	20000a04 	.word	0x20000a04
 8002c98:	20002ea0 	.word	0x20002ea0
 8002c9c:	48000800 	.word	0x48000800

08002ca0 <automatik_mode>:

void automatik_mode(){
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
	if(control_mode){
 8002ca4:	4b45      	ldr	r3, [pc, #276]	; (8002dbc <automatik_mode+0x11c>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f000 8084 	beq.w	8002db8 <automatik_mode+0x118>
		button_mode_led_delay();
 8002cb0:	f000 fc12 	bl	80034d8 <button_mode_led_delay>
		if(v_bus < BATTERY_LOW_LIMIT && (discharge_enable == 0) && (Prev_Mode == DISCHARGE)){
 8002cb4:	4b42      	ldr	r3, [pc, #264]	; (8002dc0 <automatik_mode+0x120>)
 8002cb6:	881b      	ldrh	r3, [r3, #0]
 8002cb8:	f241 32eb 	movw	r2, #5099	; 0x13eb
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d820      	bhi.n	8002d02 <automatik_mode+0x62>
 8002cc0:	4b40      	ldr	r3, [pc, #256]	; (8002dc4 <automatik_mode+0x124>)
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	f083 0301 	eor.w	r3, r3, #1
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d019      	beq.n	8002d02 <automatik_mode+0x62>
 8002cce:	4b3e      	ldr	r3, [pc, #248]	; (8002dc8 <automatik_mode+0x128>)
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d115      	bne.n	8002d02 <automatik_mode+0x62>
			low_charge_off();
 8002cd6:	4b3d      	ldr	r3, [pc, #244]	; (8002dcc <automatik_mode+0x12c>)
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	4a3c      	ldr	r2, [pc, #240]	; (8002dcc <automatik_mode+0x12c>)
 8002cdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ce0:	6193      	str	r3, [r2, #24]
			discharge_off();
 8002ce2:	4b3a      	ldr	r3, [pc, #232]	; (8002dcc <automatik_mode+0x12c>)
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	4a39      	ldr	r2, [pc, #228]	; (8002dcc <automatik_mode+0x12c>)
 8002ce8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cec:	6193      	str	r3, [r2, #24]
			high_charge_on();
 8002cee:	4b37      	ldr	r3, [pc, #220]	; (8002dcc <automatik_mode+0x12c>)
 8002cf0:	699b      	ldr	r3, [r3, #24]
 8002cf2:	4a36      	ldr	r2, [pc, #216]	; (8002dcc <automatik_mode+0x12c>)
 8002cf4:	f043 0301 	orr.w	r3, r3, #1
 8002cf8:	6193      	str	r3, [r2, #24]
			Prev_Mode = HIGH_CHARGE;
 8002cfa:	4b33      	ldr	r3, [pc, #204]	; (8002dc8 <automatik_mode+0x128>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	701a      	strb	r2, [r3, #0]
 8002d00:	e02a      	b.n	8002d58 <automatik_mode+0xb8>
		}
		else if((v_bus > BATTERY_MEDIUM_LIMIT) && (discharge_enable == 0) && (Prev_Mode == HIGH_CHARGE)){
 8002d02:	4b2f      	ldr	r3, [pc, #188]	; (8002dc0 <automatik_mode+0x120>)
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	f641 32bc 	movw	r2, #7100	; 0x1bbc
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d924      	bls.n	8002d58 <automatik_mode+0xb8>
 8002d0e:	4b2d      	ldr	r3, [pc, #180]	; (8002dc4 <automatik_mode+0x124>)
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	f083 0301 	eor.w	r3, r3, #1
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d01d      	beq.n	8002d58 <automatik_mode+0xb8>
 8002d1c:	4b2a      	ldr	r3, [pc, #168]	; (8002dc8 <automatik_mode+0x128>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d119      	bne.n	8002d58 <automatik_mode+0xb8>
			high_charge_off();
 8002d24:	4b29      	ldr	r3, [pc, #164]	; (8002dcc <automatik_mode+0x12c>)
 8002d26:	699b      	ldr	r3, [r3, #24]
 8002d28:	4a28      	ldr	r2, [pc, #160]	; (8002dcc <automatik_mode+0x12c>)
 8002d2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d2e:	6193      	str	r3, [r2, #24]
			discharge_off();
 8002d30:	4b26      	ldr	r3, [pc, #152]	; (8002dcc <automatik_mode+0x12c>)
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	4a25      	ldr	r2, [pc, #148]	; (8002dcc <automatik_mode+0x12c>)
 8002d36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d3a:	6193      	str	r3, [r2, #24]
			low_charge_on();
 8002d3c:	4b23      	ldr	r3, [pc, #140]	; (8002dcc <automatik_mode+0x12c>)
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	4a22      	ldr	r2, [pc, #136]	; (8002dcc <automatik_mode+0x12c>)
 8002d42:	f043 0302 	orr.w	r3, r3, #2
 8002d46:	6193      	str	r3, [r2, #24]
			tim7_start();
 8002d48:	f001 f8ca 	bl	8003ee0 <tim7_start>
			Prev_Mode = LOW_CHARGE;
 8002d4c:	4b1e      	ldr	r3, [pc, #120]	; (8002dc8 <automatik_mode+0x128>)
 8002d4e:	2201      	movs	r2, #1
 8002d50:	701a      	strb	r2, [r3, #0]
			discharge_enable = 1;
 8002d52:	4b1c      	ldr	r3, [pc, #112]	; (8002dc4 <automatik_mode+0x124>)
 8002d54:	2201      	movs	r2, #1
 8002d56:	701a      	strb	r2, [r3, #0]
			//if(v_bus >= BATTERY_HIGH_LIMIT){
				//discharge_enable = 1;
				//Prev_Mode = LOW_CHARGE;
			//}
		}
		if(discharge_enable && (Prev_Mode == LOW_CHARGE) && (tim7_counter >= DELAY_LOW_CHARGE_IN_SEC)){
 8002d58:	4b1a      	ldr	r3, [pc, #104]	; (8002dc4 <automatik_mode+0x124>)
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d02b      	beq.n	8002db8 <automatik_mode+0x118>
 8002d60:	4b19      	ldr	r3, [pc, #100]	; (8002dc8 <automatik_mode+0x128>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d127      	bne.n	8002db8 <automatik_mode+0x118>
 8002d68:	4b19      	ldr	r3, [pc, #100]	; (8002dd0 <automatik_mode+0x130>)
 8002d6a:	881b      	ldrh	r3, [r3, #0]
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	2b9f      	cmp	r3, #159	; 0x9f
 8002d70:	d922      	bls.n	8002db8 <automatik_mode+0x118>
			tim7_stop();
 8002d72:	f001 f8bf 	bl	8003ef4 <tim7_stop>
			low_charge_off();
 8002d76:	4b15      	ldr	r3, [pc, #84]	; (8002dcc <automatik_mode+0x12c>)
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	4a14      	ldr	r2, [pc, #80]	; (8002dcc <automatik_mode+0x12c>)
 8002d7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d80:	6193      	str	r3, [r2, #24]
			high_charge_off();
 8002d82:	4b12      	ldr	r3, [pc, #72]	; (8002dcc <automatik_mode+0x12c>)
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	4a11      	ldr	r2, [pc, #68]	; (8002dcc <automatik_mode+0x12c>)
 8002d88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d8c:	6193      	str	r3, [r2, #24]
			discharge_on();
 8002d8e:	4b0f      	ldr	r3, [pc, #60]	; (8002dcc <automatik_mode+0x12c>)
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	4a0e      	ldr	r2, [pc, #56]	; (8002dcc <automatik_mode+0x12c>)
 8002d94:	f043 0304 	orr.w	r3, r3, #4
 8002d98:	6193      	str	r3, [r2, #24]
			if(v_bus < BATTERY_LOW_LIMIT){
 8002d9a:	4b09      	ldr	r3, [pc, #36]	; (8002dc0 <automatik_mode+0x120>)
 8002d9c:	881b      	ldrh	r3, [r3, #0]
 8002d9e:	f241 32eb 	movw	r2, #5099	; 0x13eb
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d808      	bhi.n	8002db8 <automatik_mode+0x118>
				discharge_enable = 0;
 8002da6:	4b07      	ldr	r3, [pc, #28]	; (8002dc4 <automatik_mode+0x124>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	701a      	strb	r2, [r3, #0]
				Prev_Mode = DISCHARGE;
 8002dac:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <automatik_mode+0x128>)
 8002dae:	2202      	movs	r2, #2
 8002db0:	701a      	strb	r2, [r3, #0]
				tim7_counter = 0;
 8002db2:	4b07      	ldr	r3, [pc, #28]	; (8002dd0 <automatik_mode+0x130>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	801a      	strh	r2, [r3, #0]
			}
		}
	}
}
 8002db8:	bf00      	nop
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	20000003 	.word	0x20000003
 8002dc0:	20002e82 	.word	0x20002e82
 8002dc4:	20002e9f 	.word	0x20002e9f
 8002dc8:	20000008 	.word	0x20000008
 8002dcc:	48000800 	.word	0x48000800
 8002dd0:	20002eba 	.word	0x20002eba

08002dd4 <get_param_from_ina219>:

void get_param_from_ina219(){
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
	if(ina219_flag){
 8002dd8:	4b17      	ldr	r3, [pc, #92]	; (8002e38 <get_param_from_ina219+0x64>)
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d027      	beq.n	8002e32 <get_param_from_ina219+0x5e>
		ina219_flag = 0;
 8002de2:	4b15      	ldr	r3, [pc, #84]	; (8002e38 <get_param_from_ina219+0x64>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	701a      	strb	r2, [r3, #0]
		filtered_voltage = (float)ADC_SMA_Data_2;
 8002de8:	4b14      	ldr	r3, [pc, #80]	; (8002e3c <get_param_from_ina219+0x68>)
 8002dea:	881b      	ldrh	r3, [r3, #0]
 8002dec:	ee07 3a90 	vmov	s15, r3
 8002df0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002df4:	4b12      	ldr	r3, [pc, #72]	; (8002e40 <get_param_from_ina219+0x6c>)
 8002df6:	edc3 7a00 	vstr	s15, [r3]
		v_bus = INA219_ReadBusVoltage(&ina219);
 8002dfa:	4812      	ldr	r0, [pc, #72]	; (8002e44 <get_param_from_ina219+0x70>)
 8002dfc:	f7fe fc0c 	bl	8001618 <INA219_ReadBusVoltage>
 8002e00:	4603      	mov	r3, r0
 8002e02:	461a      	mov	r2, r3
 8002e04:	4b10      	ldr	r3, [pc, #64]	; (8002e48 <get_param_from_ina219+0x74>)
 8002e06:	801a      	strh	r2, [r3, #0]
		v_shunt = INA219_ReadShuntVoltage(&ina219);
 8002e08:	480e      	ldr	r0, [pc, #56]	; (8002e44 <get_param_from_ina219+0x70>)
 8002e0a:	f7fe fc51 	bl	80016b0 <INA219_ReadShuntVoltage>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	461a      	mov	r2, r3
 8002e12:	4b0e      	ldr	r3, [pc, #56]	; (8002e4c <get_param_from_ina219+0x78>)
 8002e14:	801a      	strh	r2, [r3, #0]
		current = INA219_ReadCurrent(&ina219);
 8002e16:	480b      	ldr	r0, [pc, #44]	; (8002e44 <get_param_from_ina219+0x70>)
 8002e18:	f7fe fc22 	bl	8001660 <INA219_ReadCurrent>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	b29a      	uxth	r2, r3
 8002e20:	4b0b      	ldr	r3, [pc, #44]	; (8002e50 <get_param_from_ina219+0x7c>)
 8002e22:	801a      	strh	r2, [r3, #0]
		power = INA219_Read_Power(&ina219);
 8002e24:	4807      	ldr	r0, [pc, #28]	; (8002e44 <get_param_from_ina219+0x70>)
 8002e26:	f7fe fc67 	bl	80016f8 <INA219_Read_Power>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <get_param_from_ina219+0x80>)
 8002e30:	801a      	strh	r2, [r3, #0]
	}
}
 8002e32:	bf00      	nop
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20002e80 	.word	0x20002e80
 8002e3c:	20002fd0 	.word	0x20002fd0
 8002e40:	20002eb4 	.word	0x20002eb4
 8002e44:	20002e78 	.word	0x20002e78
 8002e48:	20002e82 	.word	0x20002e82
 8002e4c:	20002e84 	.word	0x20002e84
 8002e50:	20002e86 	.word	0x20002e86
 8002e54:	20002e88 	.word	0x20002e88

08002e58 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == (0x2000)){
 8002e62:	88fb      	ldrh	r3, [r7, #6]
 8002e64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e68:	d111      	bne.n	8002e8e <HAL_GPIO_EXTI_Callback+0x36>
		//flag_change_mode = 1;
		if((display_mode < 3) && (display_mode >= 0)){
 8002e6a:	4b95      	ldr	r3, [pc, #596]	; (80030c0 <HAL_GPIO_EXTI_Callback+0x268>)
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d809      	bhi.n	8002e88 <HAL_GPIO_EXTI_Callback+0x30>
 8002e74:	4b92      	ldr	r3, [pc, #584]	; (80030c0 <HAL_GPIO_EXTI_Callback+0x268>)
 8002e76:	781b      	ldrb	r3, [r3, #0]
			display_mode += 1;
 8002e78:	4b91      	ldr	r3, [pc, #580]	; (80030c0 <HAL_GPIO_EXTI_Callback+0x268>)
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	3301      	adds	r3, #1
 8002e80:	b2da      	uxtb	r2, r3
 8002e82:	4b8f      	ldr	r3, [pc, #572]	; (80030c0 <HAL_GPIO_EXTI_Callback+0x268>)
 8002e84:	701a      	strb	r2, [r3, #0]
 8002e86:	e002      	b.n	8002e8e <HAL_GPIO_EXTI_Callback+0x36>
		}
		else{
			display_mode = 0;
 8002e88:	4b8d      	ldr	r3, [pc, #564]	; (80030c0 <HAL_GPIO_EXTI_Callback+0x268>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	701a      	strb	r2, [r3, #0]
		}
	}
	if(GPIO_Pin == GPIO_PIN_8){
 8002e8e:	88fb      	ldrh	r3, [r7, #6]
 8002e90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e94:	f040 8164 	bne.w	8003160 <HAL_GPIO_EXTI_Callback+0x308>
		if (!(GPIOC->IDR & GPIO_PIN_8) && (!(GPIOC->IDR & GPIO_PIN_9))) {
 8002e98:	4b8a      	ldr	r3, [pc, #552]	; (80030c4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d109      	bne.n	8002eb8 <HAL_GPIO_EXTI_Callback+0x60>
 8002ea4:	4b87      	ldr	r3, [pc, #540]	; (80030c4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d103      	bne.n	8002eb8 <HAL_GPIO_EXTI_Callback+0x60>
			status = 0x00;
 8002eb0:	4b85      	ldr	r3, [pc, #532]	; (80030c8 <HAL_GPIO_EXTI_Callback+0x270>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	701a      	strb	r2, [r3, #0]
 8002eb6:	e02e      	b.n	8002f16 <HAL_GPIO_EXTI_Callback+0xbe>
		} else if ((GPIOC->IDR & GPIO_PIN_8) && (!(GPIOC->IDR & GPIO_PIN_9))) {
 8002eb8:	4b82      	ldr	r3, [pc, #520]	; (80030c4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d009      	beq.n	8002ed8 <HAL_GPIO_EXTI_Callback+0x80>
 8002ec4:	4b7f      	ldr	r3, [pc, #508]	; (80030c4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d103      	bne.n	8002ed8 <HAL_GPIO_EXTI_Callback+0x80>
			status = 0x10;
 8002ed0:	4b7d      	ldr	r3, [pc, #500]	; (80030c8 <HAL_GPIO_EXTI_Callback+0x270>)
 8002ed2:	2210      	movs	r2, #16
 8002ed4:	701a      	strb	r2, [r3, #0]
 8002ed6:	e01e      	b.n	8002f16 <HAL_GPIO_EXTI_Callback+0xbe>
		} else if ((GPIOC->IDR & GPIO_PIN_8) && (GPIOC->IDR & GPIO_PIN_9)) {
 8002ed8:	4b7a      	ldr	r3, [pc, #488]	; (80030c4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d009      	beq.n	8002ef8 <HAL_GPIO_EXTI_Callback+0xa0>
 8002ee4:	4b77      	ldr	r3, [pc, #476]	; (80030c4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d003      	beq.n	8002ef8 <HAL_GPIO_EXTI_Callback+0xa0>
			status = 0x11;
 8002ef0:	4b75      	ldr	r3, [pc, #468]	; (80030c8 <HAL_GPIO_EXTI_Callback+0x270>)
 8002ef2:	2211      	movs	r2, #17
 8002ef4:	701a      	strb	r2, [r3, #0]
 8002ef6:	e00e      	b.n	8002f16 <HAL_GPIO_EXTI_Callback+0xbe>
		} else if (!(GPIOC->IDR & GPIO_PIN_8) && (GPIOC->IDR & GPIO_PIN_9)) {
 8002ef8:	4b72      	ldr	r3, [pc, #456]	; (80030c4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8002efa:	691b      	ldr	r3, [r3, #16]
 8002efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d108      	bne.n	8002f16 <HAL_GPIO_EXTI_Callback+0xbe>
 8002f04:	4b6f      	ldr	r3, [pc, #444]	; (80030c4 <HAL_GPIO_EXTI_Callback+0x26c>)
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d002      	beq.n	8002f16 <HAL_GPIO_EXTI_Callback+0xbe>
			status = 0x01;
 8002f10:	4b6d      	ldr	r3, [pc, #436]	; (80030c8 <HAL_GPIO_EXTI_Callback+0x270>)
 8002f12:	2201      	movs	r2, #1
 8002f14:	701a      	strb	r2, [r3, #0]
		}

		if (status_old == 0x10 && status == 0x11) {
 8002f16:	4b6d      	ldr	r3, [pc, #436]	; (80030cc <HAL_GPIO_EXTI_Callback+0x274>)
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b10      	cmp	r3, #16
 8002f1e:	d138      	bne.n	8002f92 <HAL_GPIO_EXTI_Callback+0x13a>
 8002f20:	4b69      	ldr	r3, [pc, #420]	; (80030c8 <HAL_GPIO_EXTI_Callback+0x270>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b11      	cmp	r3, #17
 8002f28:	d133      	bne.n	8002f92 <HAL_GPIO_EXTI_Callback+0x13a>
			Time = HAL_GetTick();
 8002f2a:	f001 fe11 	bl	8004b50 <HAL_GetTick>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	4a67      	ldr	r2, [pc, #412]	; (80030d0 <HAL_GPIO_EXTI_Callback+0x278>)
 8002f32:	6013      	str	r3, [r2, #0]
			if (Time - Time_old < reaction) {
 8002f34:	4b66      	ldr	r3, [pc, #408]	; (80030d0 <HAL_GPIO_EXTI_Callback+0x278>)
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	4b66      	ldr	r3, [pc, #408]	; (80030d4 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b09      	cmp	r3, #9
 8002f40:	d811      	bhi.n	8002f66 <HAL_GPIO_EXTI_Callback+0x10e>
				A = A + scroll;
 8002f42:	4b65      	ldr	r3, [pc, #404]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	b25b      	sxtb	r3, r3
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	3332      	adds	r3, #50	; 0x32
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	b25a      	sxtb	r2, r3
 8002f50:	4b61      	ldr	r3, [pc, #388]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002f52:	701a      	strb	r2, [r3, #0]
				if(A > 3){
 8002f54:	4b60      	ldr	r3, [pc, #384]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	b25b      	sxtb	r3, r3
 8002f5a:	2b03      	cmp	r3, #3
 8002f5c:	dd14      	ble.n	8002f88 <HAL_GPIO_EXTI_Callback+0x130>
					A = 3;
 8002f5e:	4b5e      	ldr	r3, [pc, #376]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002f60:	2203      	movs	r2, #3
 8002f62:	701a      	strb	r2, [r3, #0]
 8002f64:	e010      	b.n	8002f88 <HAL_GPIO_EXTI_Callback+0x130>
				}
			} else {
				A = A + 1;
 8002f66:	4b5c      	ldr	r3, [pc, #368]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	b25b      	sxtb	r3, r3
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	3301      	adds	r3, #1
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	b25a      	sxtb	r2, r3
 8002f74:	4b58      	ldr	r3, [pc, #352]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002f76:	701a      	strb	r2, [r3, #0]
				if(A > 3){
 8002f78:	4b57      	ldr	r3, [pc, #348]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	b25b      	sxtb	r3, r3
 8002f7e:	2b03      	cmp	r3, #3
 8002f80:	dd02      	ble.n	8002f88 <HAL_GPIO_EXTI_Callback+0x130>
					A = 3;
 8002f82:	4b55      	ldr	r3, [pc, #340]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002f84:	2203      	movs	r2, #3
 8002f86:	701a      	strb	r2, [r3, #0]
				}
			}
			Time_old = Time;
 8002f88:	4b51      	ldr	r3, [pc, #324]	; (80030d0 <HAL_GPIO_EXTI_Callback+0x278>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a51      	ldr	r2, [pc, #324]	; (80030d4 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002f8e:	6013      	str	r3, [r2, #0]
 8002f90:	e03c      	b.n	800300c <HAL_GPIO_EXTI_Callback+0x1b4>
		} else if (status_old == 0x01 && status == 0x00) {
 8002f92:	4b4e      	ldr	r3, [pc, #312]	; (80030cc <HAL_GPIO_EXTI_Callback+0x274>)
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d137      	bne.n	800300c <HAL_GPIO_EXTI_Callback+0x1b4>
 8002f9c:	4b4a      	ldr	r3, [pc, #296]	; (80030c8 <HAL_GPIO_EXTI_Callback+0x270>)
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d132      	bne.n	800300c <HAL_GPIO_EXTI_Callback+0x1b4>
			Time = HAL_GetTick();
 8002fa6:	f001 fdd3 	bl	8004b50 <HAL_GetTick>
 8002faa:	4603      	mov	r3, r0
 8002fac:	4a48      	ldr	r2, [pc, #288]	; (80030d0 <HAL_GPIO_EXTI_Callback+0x278>)
 8002fae:	6013      	str	r3, [r2, #0]
			if (Time - Time_old < reaction) {
 8002fb0:	4b47      	ldr	r3, [pc, #284]	; (80030d0 <HAL_GPIO_EXTI_Callback+0x278>)
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	4b47      	ldr	r3, [pc, #284]	; (80030d4 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b09      	cmp	r3, #9
 8002fbc:	d811      	bhi.n	8002fe2 <HAL_GPIO_EXTI_Callback+0x18a>
				A = A + scroll;
 8002fbe:	4b46      	ldr	r3, [pc, #280]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	b25b      	sxtb	r3, r3
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	3332      	adds	r3, #50	; 0x32
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	b25a      	sxtb	r2, r3
 8002fcc:	4b42      	ldr	r3, [pc, #264]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002fce:	701a      	strb	r2, [r3, #0]
				if(A > 3){
 8002fd0:	4b41      	ldr	r3, [pc, #260]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	b25b      	sxtb	r3, r3
 8002fd6:	2b03      	cmp	r3, #3
 8002fd8:	dd14      	ble.n	8003004 <HAL_GPIO_EXTI_Callback+0x1ac>
					A = 3;
 8002fda:	4b3f      	ldr	r3, [pc, #252]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002fdc:	2203      	movs	r2, #3
 8002fde:	701a      	strb	r2, [r3, #0]
 8002fe0:	e010      	b.n	8003004 <HAL_GPIO_EXTI_Callback+0x1ac>
				}
			} else {
				A = A + 1;
 8002fe2:	4b3d      	ldr	r3, [pc, #244]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	b25b      	sxtb	r3, r3
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	3301      	adds	r3, #1
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	b25a      	sxtb	r2, r3
 8002ff0:	4b39      	ldr	r3, [pc, #228]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002ff2:	701a      	strb	r2, [r3, #0]
				if(A > 3){
 8002ff4:	4b38      	ldr	r3, [pc, #224]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	b25b      	sxtb	r3, r3
 8002ffa:	2b03      	cmp	r3, #3
 8002ffc:	dd02      	ble.n	8003004 <HAL_GPIO_EXTI_Callback+0x1ac>
					A = 3;
 8002ffe:	4b36      	ldr	r3, [pc, #216]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8003000:	2203      	movs	r2, #3
 8003002:	701a      	strb	r2, [r3, #0]
				}
			}
			Time_old = Time;
 8003004:	4b32      	ldr	r3, [pc, #200]	; (80030d0 <HAL_GPIO_EXTI_Callback+0x278>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a32      	ldr	r2, [pc, #200]	; (80030d4 <HAL_GPIO_EXTI_Callback+0x27c>)
 800300a:	6013      	str	r3, [r2, #0]
		}

		if (status_old == 0x11 && status == 0x10) {
 800300c:	4b2f      	ldr	r3, [pc, #188]	; (80030cc <HAL_GPIO_EXTI_Callback+0x274>)
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b11      	cmp	r3, #17
 8003014:	d108      	bne.n	8003028 <HAL_GPIO_EXTI_Callback+0x1d0>
 8003016:	4b2c      	ldr	r3, [pc, #176]	; (80030c8 <HAL_GPIO_EXTI_Callback+0x270>)
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	b2db      	uxtb	r3, r3
 800301c:	2b10      	cmp	r3, #16
 800301e:	d103      	bne.n	8003028 <HAL_GPIO_EXTI_Callback+0x1d0>
			status_old = 0x10;
 8003020:	4b2a      	ldr	r3, [pc, #168]	; (80030cc <HAL_GPIO_EXTI_Callback+0x274>)
 8003022:	2210      	movs	r2, #16
 8003024:	701a      	strb	r2, [r3, #0]
 8003026:	e096      	b.n	8003156 <HAL_GPIO_EXTI_Callback+0x2fe>

		} else if (status_old == 0x00 && status == 0x01) {
 8003028:	4b28      	ldr	r3, [pc, #160]	; (80030cc <HAL_GPIO_EXTI_Callback+0x274>)
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	b2db      	uxtb	r3, r3
 800302e:	2b00      	cmp	r3, #0
 8003030:	d108      	bne.n	8003044 <HAL_GPIO_EXTI_Callback+0x1ec>
 8003032:	4b25      	ldr	r3, [pc, #148]	; (80030c8 <HAL_GPIO_EXTI_Callback+0x270>)
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b01      	cmp	r3, #1
 800303a:	d103      	bne.n	8003044 <HAL_GPIO_EXTI_Callback+0x1ec>
			status_old = 0x01;
 800303c:	4b23      	ldr	r3, [pc, #140]	; (80030cc <HAL_GPIO_EXTI_Callback+0x274>)
 800303e:	2201      	movs	r2, #1
 8003040:	701a      	strb	r2, [r3, #0]
 8003042:	e088      	b.n	8003156 <HAL_GPIO_EXTI_Callback+0x2fe>

		}

		else if (status_old == 0x10 && status == 0x00) {
 8003044:	4b21      	ldr	r3, [pc, #132]	; (80030cc <HAL_GPIO_EXTI_Callback+0x274>)
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b10      	cmp	r3, #16
 800304c:	d146      	bne.n	80030dc <HAL_GPIO_EXTI_Callback+0x284>
 800304e:	4b1e      	ldr	r3, [pc, #120]	; (80030c8 <HAL_GPIO_EXTI_Callback+0x270>)
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	b2db      	uxtb	r3, r3
 8003054:	2b00      	cmp	r3, #0
 8003056:	d141      	bne.n	80030dc <HAL_GPIO_EXTI_Callback+0x284>
			Time = HAL_GetTick();
 8003058:	f001 fd7a 	bl	8004b50 <HAL_GetTick>
 800305c:	4603      	mov	r3, r0
 800305e:	4a1c      	ldr	r2, [pc, #112]	; (80030d0 <HAL_GPIO_EXTI_Callback+0x278>)
 8003060:	6013      	str	r3, [r2, #0]
			if (Time - Time_old < reaction) {
 8003062:	4b1b      	ldr	r3, [pc, #108]	; (80030d0 <HAL_GPIO_EXTI_Callback+0x278>)
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	4b1b      	ldr	r3, [pc, #108]	; (80030d4 <HAL_GPIO_EXTI_Callback+0x27c>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b09      	cmp	r3, #9
 800306e:	d811      	bhi.n	8003094 <HAL_GPIO_EXTI_Callback+0x23c>
				A = A - scroll;
 8003070:	4b19      	ldr	r3, [pc, #100]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	b25b      	sxtb	r3, r3
 8003076:	b2db      	uxtb	r3, r3
 8003078:	3b32      	subs	r3, #50	; 0x32
 800307a:	b2db      	uxtb	r3, r3
 800307c:	b25a      	sxtb	r2, r3
 800307e:	4b16      	ldr	r3, [pc, #88]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8003080:	701a      	strb	r2, [r3, #0]
				if(A < 0){
 8003082:	4b15      	ldr	r3, [pc, #84]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	b25b      	sxtb	r3, r3
 8003088:	2b00      	cmp	r3, #0
 800308a:	da14      	bge.n	80030b6 <HAL_GPIO_EXTI_Callback+0x25e>
					A = 0;
 800308c:	4b12      	ldr	r3, [pc, #72]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 800308e:	2200      	movs	r2, #0
 8003090:	701a      	strb	r2, [r3, #0]
 8003092:	e010      	b.n	80030b6 <HAL_GPIO_EXTI_Callback+0x25e>
				}
			} else {
				A = A - 1;
 8003094:	4b10      	ldr	r3, [pc, #64]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	b25b      	sxtb	r3, r3
 800309a:	b2db      	uxtb	r3, r3
 800309c:	3b01      	subs	r3, #1
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	b25a      	sxtb	r2, r3
 80030a2:	4b0d      	ldr	r3, [pc, #52]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 80030a4:	701a      	strb	r2, [r3, #0]
				if(A < 0){
 80030a6:	4b0c      	ldr	r3, [pc, #48]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	b25b      	sxtb	r3, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	da02      	bge.n	80030b6 <HAL_GPIO_EXTI_Callback+0x25e>
					A = 0;
 80030b0:	4b09      	ldr	r3, [pc, #36]	; (80030d8 <HAL_GPIO_EXTI_Callback+0x280>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	701a      	strb	r2, [r3, #0]
				}
			}
			Time_old = Time;
 80030b6:	4b06      	ldr	r3, [pc, #24]	; (80030d0 <HAL_GPIO_EXTI_Callback+0x278>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a06      	ldr	r2, [pc, #24]	; (80030d4 <HAL_GPIO_EXTI_Callback+0x27c>)
 80030bc:	6013      	str	r3, [r2, #0]
 80030be:	e04a      	b.n	8003156 <HAL_GPIO_EXTI_Callback+0x2fe>
 80030c0:	20002e8a 	.word	0x20002e8a
 80030c4:	48000800 	.word	0x48000800
 80030c8:	20000a05 	.word	0x20000a05
 80030cc:	20000a06 	.word	0x20000a06
 80030d0:	20000a08 	.word	0x20000a08
 80030d4:	20000a0c 	.word	0x20000a0c
 80030d8:	20000a04 	.word	0x20000a04
		}

		else if (status_old == 0x01 && status == 0x11) {
 80030dc:	4b8e      	ldr	r3, [pc, #568]	; (8003318 <HAL_GPIO_EXTI_Callback+0x4c0>)
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d137      	bne.n	8003156 <HAL_GPIO_EXTI_Callback+0x2fe>
 80030e6:	4b8d      	ldr	r3, [pc, #564]	; (800331c <HAL_GPIO_EXTI_Callback+0x4c4>)
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b11      	cmp	r3, #17
 80030ee:	d132      	bne.n	8003156 <HAL_GPIO_EXTI_Callback+0x2fe>
			Time = HAL_GetTick();
 80030f0:	f001 fd2e 	bl	8004b50 <HAL_GetTick>
 80030f4:	4603      	mov	r3, r0
 80030f6:	4a8a      	ldr	r2, [pc, #552]	; (8003320 <HAL_GPIO_EXTI_Callback+0x4c8>)
 80030f8:	6013      	str	r3, [r2, #0]
			if (Time - Time_old < reaction) {
 80030fa:	4b89      	ldr	r3, [pc, #548]	; (8003320 <HAL_GPIO_EXTI_Callback+0x4c8>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	4b89      	ldr	r3, [pc, #548]	; (8003324 <HAL_GPIO_EXTI_Callback+0x4cc>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b09      	cmp	r3, #9
 8003106:	d811      	bhi.n	800312c <HAL_GPIO_EXTI_Callback+0x2d4>
				A = A - scroll;
 8003108:	4b87      	ldr	r3, [pc, #540]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	b25b      	sxtb	r3, r3
 800310e:	b2db      	uxtb	r3, r3
 8003110:	3b32      	subs	r3, #50	; 0x32
 8003112:	b2db      	uxtb	r3, r3
 8003114:	b25a      	sxtb	r2, r3
 8003116:	4b84      	ldr	r3, [pc, #528]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8003118:	701a      	strb	r2, [r3, #0]
				if(A < 0){
 800311a:	4b83      	ldr	r3, [pc, #524]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	b25b      	sxtb	r3, r3
 8003120:	2b00      	cmp	r3, #0
 8003122:	da14      	bge.n	800314e <HAL_GPIO_EXTI_Callback+0x2f6>
					A = 0;
 8003124:	4b80      	ldr	r3, [pc, #512]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8003126:	2200      	movs	r2, #0
 8003128:	701a      	strb	r2, [r3, #0]
 800312a:	e010      	b.n	800314e <HAL_GPIO_EXTI_Callback+0x2f6>
				}
			} else {
				A = A - 1;
 800312c:	4b7e      	ldr	r3, [pc, #504]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	b25b      	sxtb	r3, r3
 8003132:	b2db      	uxtb	r3, r3
 8003134:	3b01      	subs	r3, #1
 8003136:	b2db      	uxtb	r3, r3
 8003138:	b25a      	sxtb	r2, r3
 800313a:	4b7b      	ldr	r3, [pc, #492]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 800313c:	701a      	strb	r2, [r3, #0]
				if(A < 0){
 800313e:	4b7a      	ldr	r3, [pc, #488]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	b25b      	sxtb	r3, r3
 8003144:	2b00      	cmp	r3, #0
 8003146:	da02      	bge.n	800314e <HAL_GPIO_EXTI_Callback+0x2f6>
					A = 0;
 8003148:	4b77      	ldr	r3, [pc, #476]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 800314a:	2200      	movs	r2, #0
 800314c:	701a      	strb	r2, [r3, #0]
				}
			}
			Time_old = Time;
 800314e:	4b74      	ldr	r3, [pc, #464]	; (8003320 <HAL_GPIO_EXTI_Callback+0x4c8>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a74      	ldr	r2, [pc, #464]	; (8003324 <HAL_GPIO_EXTI_Callback+0x4cc>)
 8003154:	6013      	str	r3, [r2, #0]
		}
		status_old = status;
 8003156:	4b71      	ldr	r3, [pc, #452]	; (800331c <HAL_GPIO_EXTI_Callback+0x4c4>)
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	b2da      	uxtb	r2, r3
 800315c:	4b6e      	ldr	r3, [pc, #440]	; (8003318 <HAL_GPIO_EXTI_Callback+0x4c0>)
 800315e:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == GPIO_PIN_9){
 8003160:	88fb      	ldrh	r3, [r7, #6]
 8003162:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003166:	f040 8163 	bne.w	8003430 <HAL_GPIO_EXTI_Callback+0x5d8>
		if (!(GPIOC->IDR & GPIO_PIN_8) && (!(GPIOC->IDR & GPIO_PIN_9))) {
 800316a:	4b70      	ldr	r3, [pc, #448]	; (800332c <HAL_GPIO_EXTI_Callback+0x4d4>)
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003172:	2b00      	cmp	r3, #0
 8003174:	d109      	bne.n	800318a <HAL_GPIO_EXTI_Callback+0x332>
 8003176:	4b6d      	ldr	r3, [pc, #436]	; (800332c <HAL_GPIO_EXTI_Callback+0x4d4>)
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800317e:	2b00      	cmp	r3, #0
 8003180:	d103      	bne.n	800318a <HAL_GPIO_EXTI_Callback+0x332>
			status = 0x00;
 8003182:	4b66      	ldr	r3, [pc, #408]	; (800331c <HAL_GPIO_EXTI_Callback+0x4c4>)
 8003184:	2200      	movs	r2, #0
 8003186:	701a      	strb	r2, [r3, #0]
 8003188:	e02e      	b.n	80031e8 <HAL_GPIO_EXTI_Callback+0x390>
		} else if ((GPIOC->IDR & GPIO_PIN_8) && (!(GPIOC->IDR & GPIO_PIN_9))) {
 800318a:	4b68      	ldr	r3, [pc, #416]	; (800332c <HAL_GPIO_EXTI_Callback+0x4d4>)
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003192:	2b00      	cmp	r3, #0
 8003194:	d009      	beq.n	80031aa <HAL_GPIO_EXTI_Callback+0x352>
 8003196:	4b65      	ldr	r3, [pc, #404]	; (800332c <HAL_GPIO_EXTI_Callback+0x4d4>)
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d103      	bne.n	80031aa <HAL_GPIO_EXTI_Callback+0x352>
			status = 0x10;
 80031a2:	4b5e      	ldr	r3, [pc, #376]	; (800331c <HAL_GPIO_EXTI_Callback+0x4c4>)
 80031a4:	2210      	movs	r2, #16
 80031a6:	701a      	strb	r2, [r3, #0]
 80031a8:	e01e      	b.n	80031e8 <HAL_GPIO_EXTI_Callback+0x390>
		} else if ((GPIOC->IDR & GPIO_PIN_8) && (GPIOC->IDR & GPIO_PIN_9)) {
 80031aa:	4b60      	ldr	r3, [pc, #384]	; (800332c <HAL_GPIO_EXTI_Callback+0x4d4>)
 80031ac:	691b      	ldr	r3, [r3, #16]
 80031ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d009      	beq.n	80031ca <HAL_GPIO_EXTI_Callback+0x372>
 80031b6:	4b5d      	ldr	r3, [pc, #372]	; (800332c <HAL_GPIO_EXTI_Callback+0x4d4>)
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d003      	beq.n	80031ca <HAL_GPIO_EXTI_Callback+0x372>
			status = 0x11;
 80031c2:	4b56      	ldr	r3, [pc, #344]	; (800331c <HAL_GPIO_EXTI_Callback+0x4c4>)
 80031c4:	2211      	movs	r2, #17
 80031c6:	701a      	strb	r2, [r3, #0]
 80031c8:	e00e      	b.n	80031e8 <HAL_GPIO_EXTI_Callback+0x390>
		} else if (!(GPIOC->IDR & GPIO_PIN_8) && (GPIOC->IDR & GPIO_PIN_9)) {
 80031ca:	4b58      	ldr	r3, [pc, #352]	; (800332c <HAL_GPIO_EXTI_Callback+0x4d4>)
 80031cc:	691b      	ldr	r3, [r3, #16]
 80031ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d108      	bne.n	80031e8 <HAL_GPIO_EXTI_Callback+0x390>
 80031d6:	4b55      	ldr	r3, [pc, #340]	; (800332c <HAL_GPIO_EXTI_Callback+0x4d4>)
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d002      	beq.n	80031e8 <HAL_GPIO_EXTI_Callback+0x390>
			status = 0x01;
 80031e2:	4b4e      	ldr	r3, [pc, #312]	; (800331c <HAL_GPIO_EXTI_Callback+0x4c4>)
 80031e4:	2201      	movs	r2, #1
 80031e6:	701a      	strb	r2, [r3, #0]
		}

		if (status_old == 0x10 && status == 0x11) {
 80031e8:	4b4b      	ldr	r3, [pc, #300]	; (8003318 <HAL_GPIO_EXTI_Callback+0x4c0>)
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b10      	cmp	r3, #16
 80031f0:	d138      	bne.n	8003264 <HAL_GPIO_EXTI_Callback+0x40c>
 80031f2:	4b4a      	ldr	r3, [pc, #296]	; (800331c <HAL_GPIO_EXTI_Callback+0x4c4>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	2b11      	cmp	r3, #17
 80031fa:	d133      	bne.n	8003264 <HAL_GPIO_EXTI_Callback+0x40c>
			Time = HAL_GetTick();
 80031fc:	f001 fca8 	bl	8004b50 <HAL_GetTick>
 8003200:	4603      	mov	r3, r0
 8003202:	4a47      	ldr	r2, [pc, #284]	; (8003320 <HAL_GPIO_EXTI_Callback+0x4c8>)
 8003204:	6013      	str	r3, [r2, #0]
			if (Time - Time_old < reaction) {
 8003206:	4b46      	ldr	r3, [pc, #280]	; (8003320 <HAL_GPIO_EXTI_Callback+0x4c8>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	4b46      	ldr	r3, [pc, #280]	; (8003324 <HAL_GPIO_EXTI_Callback+0x4cc>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	2b09      	cmp	r3, #9
 8003212:	d811      	bhi.n	8003238 <HAL_GPIO_EXTI_Callback+0x3e0>
				A = A + scroll;
 8003214:	4b44      	ldr	r3, [pc, #272]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	b25b      	sxtb	r3, r3
 800321a:	b2db      	uxtb	r3, r3
 800321c:	3332      	adds	r3, #50	; 0x32
 800321e:	b2db      	uxtb	r3, r3
 8003220:	b25a      	sxtb	r2, r3
 8003222:	4b41      	ldr	r3, [pc, #260]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8003224:	701a      	strb	r2, [r3, #0]
				if(A > 3){
 8003226:	4b40      	ldr	r3, [pc, #256]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	b25b      	sxtb	r3, r3
 800322c:	2b03      	cmp	r3, #3
 800322e:	dd14      	ble.n	800325a <HAL_GPIO_EXTI_Callback+0x402>
					A = 3;
 8003230:	4b3d      	ldr	r3, [pc, #244]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8003232:	2203      	movs	r2, #3
 8003234:	701a      	strb	r2, [r3, #0]
 8003236:	e010      	b.n	800325a <HAL_GPIO_EXTI_Callback+0x402>
				}
			} else {
				A = A + 1;
 8003238:	4b3b      	ldr	r3, [pc, #236]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	b25b      	sxtb	r3, r3
 800323e:	b2db      	uxtb	r3, r3
 8003240:	3301      	adds	r3, #1
 8003242:	b2db      	uxtb	r3, r3
 8003244:	b25a      	sxtb	r2, r3
 8003246:	4b38      	ldr	r3, [pc, #224]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8003248:	701a      	strb	r2, [r3, #0]
				if(A > 3){
 800324a:	4b37      	ldr	r3, [pc, #220]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	b25b      	sxtb	r3, r3
 8003250:	2b03      	cmp	r3, #3
 8003252:	dd02      	ble.n	800325a <HAL_GPIO_EXTI_Callback+0x402>
					A = 3;
 8003254:	4b34      	ldr	r3, [pc, #208]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8003256:	2203      	movs	r2, #3
 8003258:	701a      	strb	r2, [r3, #0]
				}
			}
			Time_old = Time;
 800325a:	4b31      	ldr	r3, [pc, #196]	; (8003320 <HAL_GPIO_EXTI_Callback+0x4c8>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a31      	ldr	r2, [pc, #196]	; (8003324 <HAL_GPIO_EXTI_Callback+0x4cc>)
 8003260:	6013      	str	r3, [r2, #0]
 8003262:	e03c      	b.n	80032de <HAL_GPIO_EXTI_Callback+0x486>
		} else if (status_old == 0x01 && status == 0x00) {
 8003264:	4b2c      	ldr	r3, [pc, #176]	; (8003318 <HAL_GPIO_EXTI_Callback+0x4c0>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b01      	cmp	r3, #1
 800326c:	d137      	bne.n	80032de <HAL_GPIO_EXTI_Callback+0x486>
 800326e:	4b2b      	ldr	r3, [pc, #172]	; (800331c <HAL_GPIO_EXTI_Callback+0x4c4>)
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	b2db      	uxtb	r3, r3
 8003274:	2b00      	cmp	r3, #0
 8003276:	d132      	bne.n	80032de <HAL_GPIO_EXTI_Callback+0x486>
			Time = HAL_GetTick();
 8003278:	f001 fc6a 	bl	8004b50 <HAL_GetTick>
 800327c:	4603      	mov	r3, r0
 800327e:	4a28      	ldr	r2, [pc, #160]	; (8003320 <HAL_GPIO_EXTI_Callback+0x4c8>)
 8003280:	6013      	str	r3, [r2, #0]
			if (Time - Time_old < reaction) {
 8003282:	4b27      	ldr	r3, [pc, #156]	; (8003320 <HAL_GPIO_EXTI_Callback+0x4c8>)
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	4b27      	ldr	r3, [pc, #156]	; (8003324 <HAL_GPIO_EXTI_Callback+0x4cc>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	2b09      	cmp	r3, #9
 800328e:	d811      	bhi.n	80032b4 <HAL_GPIO_EXTI_Callback+0x45c>
				A = A + scroll;
 8003290:	4b25      	ldr	r3, [pc, #148]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	b25b      	sxtb	r3, r3
 8003296:	b2db      	uxtb	r3, r3
 8003298:	3332      	adds	r3, #50	; 0x32
 800329a:	b2db      	uxtb	r3, r3
 800329c:	b25a      	sxtb	r2, r3
 800329e:	4b22      	ldr	r3, [pc, #136]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 80032a0:	701a      	strb	r2, [r3, #0]
				if(A > 3){
 80032a2:	4b21      	ldr	r3, [pc, #132]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	b25b      	sxtb	r3, r3
 80032a8:	2b03      	cmp	r3, #3
 80032aa:	dd14      	ble.n	80032d6 <HAL_GPIO_EXTI_Callback+0x47e>
					A = 3;
 80032ac:	4b1e      	ldr	r3, [pc, #120]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 80032ae:	2203      	movs	r2, #3
 80032b0:	701a      	strb	r2, [r3, #0]
 80032b2:	e010      	b.n	80032d6 <HAL_GPIO_EXTI_Callback+0x47e>
				}
			} else {
				A = A + 1;
 80032b4:	4b1c      	ldr	r3, [pc, #112]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	b25b      	sxtb	r3, r3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	3301      	adds	r3, #1
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	b25a      	sxtb	r2, r3
 80032c2:	4b19      	ldr	r3, [pc, #100]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 80032c4:	701a      	strb	r2, [r3, #0]
				if(A > 3){
 80032c6:	4b18      	ldr	r3, [pc, #96]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	b25b      	sxtb	r3, r3
 80032cc:	2b03      	cmp	r3, #3
 80032ce:	dd02      	ble.n	80032d6 <HAL_GPIO_EXTI_Callback+0x47e>
					A = 3;
 80032d0:	4b15      	ldr	r3, [pc, #84]	; (8003328 <HAL_GPIO_EXTI_Callback+0x4d0>)
 80032d2:	2203      	movs	r2, #3
 80032d4:	701a      	strb	r2, [r3, #0]
				}
			}
			Time_old = Time;
 80032d6:	4b12      	ldr	r3, [pc, #72]	; (8003320 <HAL_GPIO_EXTI_Callback+0x4c8>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a12      	ldr	r2, [pc, #72]	; (8003324 <HAL_GPIO_EXTI_Callback+0x4cc>)
 80032dc:	6013      	str	r3, [r2, #0]
		}

		if (status_old == 0x11 && status == 0x10) {
 80032de:	4b0e      	ldr	r3, [pc, #56]	; (8003318 <HAL_GPIO_EXTI_Callback+0x4c0>)
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	2b11      	cmp	r3, #17
 80032e6:	d108      	bne.n	80032fa <HAL_GPIO_EXTI_Callback+0x4a2>
 80032e8:	4b0c      	ldr	r3, [pc, #48]	; (800331c <HAL_GPIO_EXTI_Callback+0x4c4>)
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	2b10      	cmp	r3, #16
 80032f0:	d103      	bne.n	80032fa <HAL_GPIO_EXTI_Callback+0x4a2>
			status_old = 0x10;
 80032f2:	4b09      	ldr	r3, [pc, #36]	; (8003318 <HAL_GPIO_EXTI_Callback+0x4c0>)
 80032f4:	2210      	movs	r2, #16
 80032f6:	701a      	strb	r2, [r3, #0]
 80032f8:	e095      	b.n	8003426 <HAL_GPIO_EXTI_Callback+0x5ce>

		} else if (status_old == 0x00 && status == 0x01) {
 80032fa:	4b07      	ldr	r3, [pc, #28]	; (8003318 <HAL_GPIO_EXTI_Callback+0x4c0>)
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	2b00      	cmp	r3, #0
 8003302:	d115      	bne.n	8003330 <HAL_GPIO_EXTI_Callback+0x4d8>
 8003304:	4b05      	ldr	r3, [pc, #20]	; (800331c <HAL_GPIO_EXTI_Callback+0x4c4>)
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b01      	cmp	r3, #1
 800330c:	d110      	bne.n	8003330 <HAL_GPIO_EXTI_Callback+0x4d8>
			status_old = 0x01;
 800330e:	4b02      	ldr	r3, [pc, #8]	; (8003318 <HAL_GPIO_EXTI_Callback+0x4c0>)
 8003310:	2201      	movs	r2, #1
 8003312:	701a      	strb	r2, [r3, #0]
 8003314:	e087      	b.n	8003426 <HAL_GPIO_EXTI_Callback+0x5ce>
 8003316:	bf00      	nop
 8003318:	20000a06 	.word	0x20000a06
 800331c:	20000a05 	.word	0x20000a05
 8003320:	20000a08 	.word	0x20000a08
 8003324:	20000a0c 	.word	0x20000a0c
 8003328:	20000a04 	.word	0x20000a04
 800332c:	48000800 	.word	0x48000800

		}

		else if (status_old == 0x10 && status == 0x00) {
 8003330:	4b41      	ldr	r3, [pc, #260]	; (8003438 <HAL_GPIO_EXTI_Callback+0x5e0>)
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b10      	cmp	r3, #16
 8003338:	d138      	bne.n	80033ac <HAL_GPIO_EXTI_Callback+0x554>
 800333a:	4b40      	ldr	r3, [pc, #256]	; (800343c <HAL_GPIO_EXTI_Callback+0x5e4>)
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	b2db      	uxtb	r3, r3
 8003340:	2b00      	cmp	r3, #0
 8003342:	d133      	bne.n	80033ac <HAL_GPIO_EXTI_Callback+0x554>
			Time = HAL_GetTick();
 8003344:	f001 fc04 	bl	8004b50 <HAL_GetTick>
 8003348:	4603      	mov	r3, r0
 800334a:	4a3d      	ldr	r2, [pc, #244]	; (8003440 <HAL_GPIO_EXTI_Callback+0x5e8>)
 800334c:	6013      	str	r3, [r2, #0]
			if (Time - Time_old < reaction) {
 800334e:	4b3c      	ldr	r3, [pc, #240]	; (8003440 <HAL_GPIO_EXTI_Callback+0x5e8>)
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	4b3c      	ldr	r3, [pc, #240]	; (8003444 <HAL_GPIO_EXTI_Callback+0x5ec>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b09      	cmp	r3, #9
 800335a:	d811      	bhi.n	8003380 <HAL_GPIO_EXTI_Callback+0x528>
				A = A - scroll;
 800335c:	4b3a      	ldr	r3, [pc, #232]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	b25b      	sxtb	r3, r3
 8003362:	b2db      	uxtb	r3, r3
 8003364:	3b32      	subs	r3, #50	; 0x32
 8003366:	b2db      	uxtb	r3, r3
 8003368:	b25a      	sxtb	r2, r3
 800336a:	4b37      	ldr	r3, [pc, #220]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 800336c:	701a      	strb	r2, [r3, #0]
				if(A < 0){
 800336e:	4b36      	ldr	r3, [pc, #216]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	b25b      	sxtb	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	da14      	bge.n	80033a2 <HAL_GPIO_EXTI_Callback+0x54a>
					A = 0;
 8003378:	4b33      	ldr	r3, [pc, #204]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 800337a:	2200      	movs	r2, #0
 800337c:	701a      	strb	r2, [r3, #0]
 800337e:	e010      	b.n	80033a2 <HAL_GPIO_EXTI_Callback+0x54a>
				}
			} else {
				A = A - 1;
 8003380:	4b31      	ldr	r3, [pc, #196]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	b25b      	sxtb	r3, r3
 8003386:	b2db      	uxtb	r3, r3
 8003388:	3b01      	subs	r3, #1
 800338a:	b2db      	uxtb	r3, r3
 800338c:	b25a      	sxtb	r2, r3
 800338e:	4b2e      	ldr	r3, [pc, #184]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 8003390:	701a      	strb	r2, [r3, #0]
				if(A < 0){
 8003392:	4b2d      	ldr	r3, [pc, #180]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	b25b      	sxtb	r3, r3
 8003398:	2b00      	cmp	r3, #0
 800339a:	da02      	bge.n	80033a2 <HAL_GPIO_EXTI_Callback+0x54a>
					A = 0;
 800339c:	4b2a      	ldr	r3, [pc, #168]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 800339e:	2200      	movs	r2, #0
 80033a0:	701a      	strb	r2, [r3, #0]
				}
			}
			Time_old = Time;
 80033a2:	4b27      	ldr	r3, [pc, #156]	; (8003440 <HAL_GPIO_EXTI_Callback+0x5e8>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a27      	ldr	r2, [pc, #156]	; (8003444 <HAL_GPIO_EXTI_Callback+0x5ec>)
 80033a8:	6013      	str	r3, [r2, #0]
 80033aa:	e03c      	b.n	8003426 <HAL_GPIO_EXTI_Callback+0x5ce>
		}

		else if (status_old == 0x01 && status == 0x11) {
 80033ac:	4b22      	ldr	r3, [pc, #136]	; (8003438 <HAL_GPIO_EXTI_Callback+0x5e0>)
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d137      	bne.n	8003426 <HAL_GPIO_EXTI_Callback+0x5ce>
 80033b6:	4b21      	ldr	r3, [pc, #132]	; (800343c <HAL_GPIO_EXTI_Callback+0x5e4>)
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b11      	cmp	r3, #17
 80033be:	d132      	bne.n	8003426 <HAL_GPIO_EXTI_Callback+0x5ce>
			Time = HAL_GetTick();
 80033c0:	f001 fbc6 	bl	8004b50 <HAL_GetTick>
 80033c4:	4603      	mov	r3, r0
 80033c6:	4a1e      	ldr	r2, [pc, #120]	; (8003440 <HAL_GPIO_EXTI_Callback+0x5e8>)
 80033c8:	6013      	str	r3, [r2, #0]
			if (Time - Time_old < reaction) {
 80033ca:	4b1d      	ldr	r3, [pc, #116]	; (8003440 <HAL_GPIO_EXTI_Callback+0x5e8>)
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	4b1d      	ldr	r3, [pc, #116]	; (8003444 <HAL_GPIO_EXTI_Callback+0x5ec>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	2b09      	cmp	r3, #9
 80033d6:	d811      	bhi.n	80033fc <HAL_GPIO_EXTI_Callback+0x5a4>
				A = A - scroll;
 80033d8:	4b1b      	ldr	r3, [pc, #108]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	b25b      	sxtb	r3, r3
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	3b32      	subs	r3, #50	; 0x32
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	b25a      	sxtb	r2, r3
 80033e6:	4b18      	ldr	r3, [pc, #96]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 80033e8:	701a      	strb	r2, [r3, #0]
				if(A < 0){
 80033ea:	4b17      	ldr	r3, [pc, #92]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	b25b      	sxtb	r3, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	da14      	bge.n	800341e <HAL_GPIO_EXTI_Callback+0x5c6>
					A = 0;
 80033f4:	4b14      	ldr	r3, [pc, #80]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	701a      	strb	r2, [r3, #0]
 80033fa:	e010      	b.n	800341e <HAL_GPIO_EXTI_Callback+0x5c6>
				}
			} else {
				A = A - 1;
 80033fc:	4b12      	ldr	r3, [pc, #72]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	b25b      	sxtb	r3, r3
 8003402:	b2db      	uxtb	r3, r3
 8003404:	3b01      	subs	r3, #1
 8003406:	b2db      	uxtb	r3, r3
 8003408:	b25a      	sxtb	r2, r3
 800340a:	4b0f      	ldr	r3, [pc, #60]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 800340c:	701a      	strb	r2, [r3, #0]
				if(A < 0){
 800340e:	4b0e      	ldr	r3, [pc, #56]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	b25b      	sxtb	r3, r3
 8003414:	2b00      	cmp	r3, #0
 8003416:	da02      	bge.n	800341e <HAL_GPIO_EXTI_Callback+0x5c6>
					A = 0;
 8003418:	4b0b      	ldr	r3, [pc, #44]	; (8003448 <HAL_GPIO_EXTI_Callback+0x5f0>)
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]
				}
			}
			Time_old = Time;
 800341e:	4b08      	ldr	r3, [pc, #32]	; (8003440 <HAL_GPIO_EXTI_Callback+0x5e8>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a08      	ldr	r2, [pc, #32]	; (8003444 <HAL_GPIO_EXTI_Callback+0x5ec>)
 8003424:	6013      	str	r3, [r2, #0]
		}
		status_old = status;
 8003426:	4b05      	ldr	r3, [pc, #20]	; (800343c <HAL_GPIO_EXTI_Callback+0x5e4>)
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	b2da      	uxtb	r2, r3
 800342c:	4b02      	ldr	r3, [pc, #8]	; (8003438 <HAL_GPIO_EXTI_Callback+0x5e0>)
 800342e:	701a      	strb	r2, [r3, #0]
	}

}
 8003430:	bf00      	nop
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	20000a06 	.word	0x20000a06
 800343c:	20000a05 	.word	0x20000a05
 8003440:	20000a08 	.word	0x20000a08
 8003444:	20000a0c 	.word	0x20000a0c
 8003448:	20000a04 	.word	0x20000a04

0800344c <mode_change_func>:


void mode_change_func(){
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
	if(flag_change_mode){
 8003450:	4b11      	ldr	r3, [pc, #68]	; (8003498 <mode_change_func+0x4c>)
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	d01c      	beq.n	8003494 <mode_change_func+0x48>
		GMG12864_Clean_Frame_buffer();
 800345a:	f7fd fc93 	bl	8000d84 <GMG12864_Clean_Frame_buffer>
		flag_change_mode = 0;
 800345e:	4b0e      	ldr	r3, [pc, #56]	; (8003498 <mode_change_func+0x4c>)
 8003460:	2200      	movs	r2, #0
 8003462:	701a      	strb	r2, [r3, #0]
		high_charge_off();
 8003464:	4b0d      	ldr	r3, [pc, #52]	; (800349c <mode_change_func+0x50>)
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	4a0c      	ldr	r2, [pc, #48]	; (800349c <mode_change_func+0x50>)
 800346a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800346e:	6193      	str	r3, [r2, #24]
		low_charge_off();
 8003470:	4b0a      	ldr	r3, [pc, #40]	; (800349c <mode_change_func+0x50>)
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	4a09      	ldr	r2, [pc, #36]	; (800349c <mode_change_func+0x50>)
 8003476:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800347a:	6193      	str	r3, [r2, #24]
		discharge_off();
 800347c:	4b07      	ldr	r3, [pc, #28]	; (800349c <mode_change_func+0x50>)
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	4a06      	ldr	r2, [pc, #24]	; (800349c <mode_change_func+0x50>)
 8003482:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003486:	6193      	str	r3, [r2, #24]
		A = 0;
 8003488:	4b05      	ldr	r3, [pc, #20]	; (80034a0 <mode_change_func+0x54>)
 800348a:	2200      	movs	r2, #0
 800348c:	701a      	strb	r2, [r3, #0]
		Prev_Mode = DISCHARGE;
 800348e:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <mode_change_func+0x58>)
 8003490:	2202      	movs	r2, #2
 8003492:	701a      	strb	r2, [r3, #0]
	}
}
 8003494:	bf00      	nop
 8003496:	bd80      	pop	{r7, pc}
 8003498:	20002ea1 	.word	0x20002ea1
 800349c:	48000800 	.word	0x48000800
 80034a0:	20000a04 	.word	0x20000a04
 80034a4:	20000008 	.word	0x20000008

080034a8 <button_mode_func>:

void button_mode_func(){
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
	if(!(READ_BIT(GPIOC->IDR, GPIO_IDR_7))){
 80034ac:	4b08      	ldr	r3, [pc, #32]	; (80034d0 <button_mode_func+0x28>)
 80034ae:	691b      	ldr	r3, [r3, #16]
 80034b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d103      	bne.n	80034c0 <button_mode_func+0x18>
		control_mode = 0;
 80034b8:	4b06      	ldr	r3, [pc, #24]	; (80034d4 <button_mode_func+0x2c>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	701a      	strb	r2, [r3, #0]
	}
	else{
		control_mode = 1;
	}
}
 80034be:	e002      	b.n	80034c6 <button_mode_func+0x1e>
		control_mode = 1;
 80034c0:	4b04      	ldr	r3, [pc, #16]	; (80034d4 <button_mode_func+0x2c>)
 80034c2:	2201      	movs	r2, #1
 80034c4:	701a      	strb	r2, [r3, #0]
}
 80034c6:	bf00      	nop
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	48000800 	.word	0x48000800
 80034d4:	20000003 	.word	0x20000003

080034d8 <button_mode_led_delay>:

void button_mode_led_delay(){
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
	if(control_mode){
 80034dc:	4b28      	ldr	r3, [pc, #160]	; (8003580 <button_mode_led_delay+0xa8>)
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d049      	beq.n	800357a <button_mode_led_delay+0xa2>
		static uint16_t i = 0;
		static bool flag = 0;
		if((i <= 999) && (!flag) && (HAL_GetTick() - t_button_mode_led > 10)){
 80034e6:	4b27      	ldr	r3, [pc, #156]	; (8003584 <button_mode_led_delay+0xac>)
 80034e8:	881b      	ldrh	r3, [r3, #0]
 80034ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80034ee:	d224      	bcs.n	800353a <button_mode_led_delay+0x62>
 80034f0:	4b25      	ldr	r3, [pc, #148]	; (8003588 <button_mode_led_delay+0xb0>)
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	f083 0301 	eor.w	r3, r3, #1
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d01d      	beq.n	800353a <button_mode_led_delay+0x62>
 80034fe:	f001 fb27 	bl	8004b50 <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	4b21      	ldr	r3, [pc, #132]	; (800358c <button_mode_led_delay+0xb4>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b0a      	cmp	r3, #10
 800350c:	d915      	bls.n	800353a <button_mode_led_delay+0x62>
			t_button_mode_led = HAL_GetTick();
 800350e:	f001 fb1f 	bl	8004b50 <HAL_GetTick>
 8003512:	4603      	mov	r3, r0
 8003514:	4a1d      	ldr	r2, [pc, #116]	; (800358c <button_mode_led_delay+0xb4>)
 8003516:	6013      	str	r3, [r2, #0]
			i = 1000;
 8003518:	4b1a      	ldr	r3, [pc, #104]	; (8003584 <button_mode_led_delay+0xac>)
 800351a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800351e:	801a      	strh	r2, [r3, #0]
			TIM3->CCR1 = i;
 8003520:	4b18      	ldr	r3, [pc, #96]	; (8003584 <button_mode_led_delay+0xac>)
 8003522:	881a      	ldrh	r2, [r3, #0]
 8003524:	4b1a      	ldr	r3, [pc, #104]	; (8003590 <button_mode_led_delay+0xb8>)
 8003526:	635a      	str	r2, [r3, #52]	; 0x34
			if(i == 1000){
 8003528:	4b16      	ldr	r3, [pc, #88]	; (8003584 <button_mode_led_delay+0xac>)
 800352a:	881b      	ldrh	r3, [r3, #0]
 800352c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003530:	d123      	bne.n	800357a <button_mode_led_delay+0xa2>
				flag = 1;
 8003532:	4b15      	ldr	r3, [pc, #84]	; (8003588 <button_mode_led_delay+0xb0>)
 8003534:	2201      	movs	r2, #1
 8003536:	701a      	strb	r2, [r3, #0]
			if(i == 1000){
 8003538:	e01f      	b.n	800357a <button_mode_led_delay+0xa2>
			}
		}
		else if((flag == 1) && (HAL_GetTick() - t_button_mode_led > 10)){
 800353a:	4b13      	ldr	r3, [pc, #76]	; (8003588 <button_mode_led_delay+0xb0>)
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d01b      	beq.n	800357a <button_mode_led_delay+0xa2>
 8003542:	f001 fb05 	bl	8004b50 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	4b10      	ldr	r3, [pc, #64]	; (800358c <button_mode_led_delay+0xb4>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	2b0a      	cmp	r3, #10
 8003550:	d913      	bls.n	800357a <button_mode_led_delay+0xa2>
			t_button_mode_led = HAL_GetTick();
 8003552:	f001 fafd 	bl	8004b50 <HAL_GetTick>
 8003556:	4603      	mov	r3, r0
 8003558:	4a0c      	ldr	r2, [pc, #48]	; (800358c <button_mode_led_delay+0xb4>)
 800355a:	6013      	str	r3, [r2, #0]
			i = 0;
 800355c:	4b09      	ldr	r3, [pc, #36]	; (8003584 <button_mode_led_delay+0xac>)
 800355e:	2200      	movs	r2, #0
 8003560:	801a      	strh	r2, [r3, #0]
			TIM3->CCR1 = i;
 8003562:	4b08      	ldr	r3, [pc, #32]	; (8003584 <button_mode_led_delay+0xac>)
 8003564:	881a      	ldrh	r2, [r3, #0]
 8003566:	4b0a      	ldr	r3, [pc, #40]	; (8003590 <button_mode_led_delay+0xb8>)
 8003568:	635a      	str	r2, [r3, #52]	; 0x34
			if(i <= 1){
 800356a:	4b06      	ldr	r3, [pc, #24]	; (8003584 <button_mode_led_delay+0xac>)
 800356c:	881b      	ldrh	r3, [r3, #0]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d803      	bhi.n	800357a <button_mode_led_delay+0xa2>
				flag = 0;
 8003572:	4b05      	ldr	r3, [pc, #20]	; (8003588 <button_mode_led_delay+0xb0>)
 8003574:	2200      	movs	r2, #0
 8003576:	701a      	strb	r2, [r3, #0]
			}
		}

	}
}
 8003578:	e7ff      	b.n	800357a <button_mode_led_delay+0xa2>
 800357a:	bf00      	nop
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	20000003 	.word	0x20000003
 8003584:	20002ebc 	.word	0x20002ebc
 8003588:	20002ebe 	.word	0x20002ebe
 800358c:	20002e98 	.word	0x20002e98
 8003590:	40000400 	.word	0x40000400

08003594 <read_state_of_relays>:

void read_state_of_relays(){
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
	state_high_charge = read_state_of_high_charge();
 8003598:	4b1e      	ldr	r3, [pc, #120]	; (8003614 <read_state_of_relays+0x80>)
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	bf14      	ite	ne
 80035a4:	2301      	movne	r3, #1
 80035a6:	2300      	moveq	r3, #0
 80035a8:	b2da      	uxtb	r2, r3
 80035aa:	4b1b      	ldr	r3, [pc, #108]	; (8003618 <read_state_of_relays+0x84>)
 80035ac:	701a      	strb	r2, [r3, #0]
	state_low_charge = read_state_of_low_charge();
 80035ae:	4b19      	ldr	r3, [pc, #100]	; (8003614 <read_state_of_relays+0x80>)
 80035b0:	691b      	ldr	r3, [r3, #16]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	bf14      	ite	ne
 80035ba:	2301      	movne	r3, #1
 80035bc:	2300      	moveq	r3, #0
 80035be:	b2da      	uxtb	r2, r3
 80035c0:	4b16      	ldr	r3, [pc, #88]	; (800361c <read_state_of_relays+0x88>)
 80035c2:	701a      	strb	r2, [r3, #0]
	state_discharge = read_state_of_discharge();
 80035c4:	4b13      	ldr	r3, [pc, #76]	; (8003614 <read_state_of_relays+0x80>)
 80035c6:	691b      	ldr	r3, [r3, #16]
 80035c8:	f003 0304 	and.w	r3, r3, #4
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	bf14      	ite	ne
 80035d0:	2301      	movne	r3, #1
 80035d2:	2300      	moveq	r3, #0
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	4b12      	ldr	r3, [pc, #72]	; (8003620 <read_state_of_relays+0x8c>)
 80035d8:	701a      	strb	r2, [r3, #0]
	if(state_high_charge){
 80035da:	4b0f      	ldr	r3, [pc, #60]	; (8003618 <read_state_of_relays+0x84>)
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <read_state_of_relays+0x56>
		Current_Mode = HIGH_CHARGE;
 80035e2:	4b10      	ldr	r3, [pc, #64]	; (8003624 <read_state_of_relays+0x90>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	701a      	strb	r2, [r3, #0]
		Current_Mode = LOW_CHARGE;
	}
	else if(state_discharge){
		Current_Mode = DISCHARGE;
	}
}
 80035e8:	e00e      	b.n	8003608 <read_state_of_relays+0x74>
	else if(state_low_charge){
 80035ea:	4b0c      	ldr	r3, [pc, #48]	; (800361c <read_state_of_relays+0x88>)
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d003      	beq.n	80035fa <read_state_of_relays+0x66>
		Current_Mode = LOW_CHARGE;
 80035f2:	4b0c      	ldr	r3, [pc, #48]	; (8003624 <read_state_of_relays+0x90>)
 80035f4:	2201      	movs	r2, #1
 80035f6:	701a      	strb	r2, [r3, #0]
}
 80035f8:	e006      	b.n	8003608 <read_state_of_relays+0x74>
	else if(state_discharge){
 80035fa:	4b09      	ldr	r3, [pc, #36]	; (8003620 <read_state_of_relays+0x8c>)
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d002      	beq.n	8003608 <read_state_of_relays+0x74>
		Current_Mode = DISCHARGE;
 8003602:	4b08      	ldr	r3, [pc, #32]	; (8003624 <read_state_of_relays+0x90>)
 8003604:	2202      	movs	r2, #2
 8003606:	701a      	strb	r2, [r3, #0]
}
 8003608:	bf00      	nop
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	48000800 	.word	0x48000800
 8003618:	20002e9c 	.word	0x20002e9c
 800361c:	20002e9d 	.word	0x20002e9d
 8003620:	20002e9e 	.word	0x20002e9e
 8003624:	20002eb8 	.word	0x20002eb8

08003628 <print_gmg12864_level_1>:

void print_gmg12864_level_1(){
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
	if(((HAL_GetTick() - t_gmg12864) > 300) && (display_mode == 0)){
 800362c:	f001 fa90 	bl	8004b50 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	4b41      	ldr	r3, [pc, #260]	; (8003738 <print_gmg12864_level_1+0x110>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800363c:	d922      	bls.n	8003684 <print_gmg12864_level_1+0x5c>
 800363e:	4b3f      	ldr	r3, [pc, #252]	; (800373c <print_gmg12864_level_1+0x114>)
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	b2db      	uxtb	r3, r3
 8003644:	2b00      	cmp	r3, #0
 8003646:	d11d      	bne.n	8003684 <print_gmg12864_level_1+0x5c>
		t_gmg12864 = HAL_GetTick();
 8003648:	f001 fa82 	bl	8004b50 <HAL_GetTick>
 800364c:	4603      	mov	r3, r0
 800364e:	4a3a      	ldr	r2, [pc, #232]	; (8003738 <print_gmg12864_level_1+0x110>)
 8003650:	6013      	str	r3, [r2, #0]
		GMG12864_first_line_level_1(0, 0);
 8003652:	2100      	movs	r1, #0
 8003654:	2000      	movs	r0, #0
 8003656:	f000 f873 	bl	8003740 <GMG12864_first_line_level_1>
		GMG12864_second_line_level_1(0, 10);
 800365a:	210a      	movs	r1, #10
 800365c:	2000      	movs	r0, #0
 800365e:	f000 f893 	bl	8003788 <GMG12864_second_line_level_1>
		GMG12864_third_line_level_1(0, 20);
 8003662:	2114      	movs	r1, #20
 8003664:	2000      	movs	r0, #0
 8003666:	f000 f8b7 	bl	80037d8 <GMG12864_third_line_level_1>
		GMG12864_fourth_line_level_1(0, 30);
 800366a:	211e      	movs	r1, #30
 800366c:	2000      	movs	r0, #0
 800366e:	f000 f8d7 	bl	8003820 <GMG12864_fourth_line_level_1>
		GMG12864_fifth_line_level_1(0, 40);
 8003672:	2128      	movs	r1, #40	; 0x28
 8003674:	2000      	movs	r0, #0
 8003676:	f000 f8f7 	bl	8003868 <GMG12864_fifth_line_level_1>
		GMG12864_sixth_line_level_1(0, 50);
 800367a:	2132      	movs	r1, #50	; 0x32
 800367c:	2000      	movs	r0, #0
 800367e:	f000 f917 	bl	80038b0 <GMG12864_sixth_line_level_1>
 8003682:	e057      	b.n	8003734 <print_gmg12864_level_1+0x10c>
	}
	else if(((HAL_GetTick() - t_gmg12864) > 300) && (display_mode == 1)){
 8003684:	f001 fa64 	bl	8004b50 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	4b2b      	ldr	r3, [pc, #172]	; (8003738 <print_gmg12864_level_1+0x110>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003694:	d922      	bls.n	80036dc <print_gmg12864_level_1+0xb4>
 8003696:	4b29      	ldr	r3, [pc, #164]	; (800373c <print_gmg12864_level_1+0x114>)
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b01      	cmp	r3, #1
 800369e:	d11d      	bne.n	80036dc <print_gmg12864_level_1+0xb4>
		t_gmg12864 = HAL_GetTick();
 80036a0:	f001 fa56 	bl	8004b50 <HAL_GetTick>
 80036a4:	4603      	mov	r3, r0
 80036a6:	4a24      	ldr	r2, [pc, #144]	; (8003738 <print_gmg12864_level_1+0x110>)
 80036a8:	6013      	str	r3, [r2, #0]
		GMG12864_first_line_level_2(0, 0);
 80036aa:	2100      	movs	r1, #0
 80036ac:	2000      	movs	r0, #0
 80036ae:	f000 f92d 	bl	800390c <GMG12864_first_line_level_2>
		GMG12864_second_line_level_2(0, 10);
 80036b2:	210a      	movs	r1, #10
 80036b4:	2000      	movs	r0, #0
 80036b6:	f000 f947 	bl	8003948 <GMG12864_second_line_level_2>
		GMG12864_third_line_level_2(0, 20);
 80036ba:	2114      	movs	r1, #20
 80036bc:	2000      	movs	r0, #0
 80036be:	f000 f967 	bl	8003990 <GMG12864_third_line_level_2>
		GMG12864_fourth_line_level_2(0, 30);
 80036c2:	211e      	movs	r1, #30
 80036c4:	2000      	movs	r0, #0
 80036c6:	f000 f987 	bl	80039d8 <GMG12864_fourth_line_level_2>
		GMG12864_fifth_line_level_2(0, 40);
 80036ca:	2128      	movs	r1, #40	; 0x28
 80036cc:	2000      	movs	r0, #0
 80036ce:	f000 f9a1 	bl	8003a14 <GMG12864_fifth_line_level_2>
		GMG12864_sixth_line_level_2(0, 50);
 80036d2:	2132      	movs	r1, #50	; 0x32
 80036d4:	2000      	movs	r0, #0
 80036d6:	f000 f9bb 	bl	8003a50 <GMG12864_sixth_line_level_2>
 80036da:	e02b      	b.n	8003734 <print_gmg12864_level_1+0x10c>
	}
	else if(((HAL_GetTick() - t_gmg12864) > 300) && (display_mode == 2)){
 80036dc:	f001 fa38 	bl	8004b50 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	4b15      	ldr	r3, [pc, #84]	; (8003738 <print_gmg12864_level_1+0x110>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80036ec:	d922      	bls.n	8003734 <print_gmg12864_level_1+0x10c>
 80036ee:	4b13      	ldr	r3, [pc, #76]	; (800373c <print_gmg12864_level_1+0x114>)
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d11d      	bne.n	8003734 <print_gmg12864_level_1+0x10c>
		t_gmg12864 = HAL_GetTick();
 80036f8:	f001 fa2a 	bl	8004b50 <HAL_GetTick>
 80036fc:	4603      	mov	r3, r0
 80036fe:	4a0e      	ldr	r2, [pc, #56]	; (8003738 <print_gmg12864_level_1+0x110>)
 8003700:	6013      	str	r3, [r2, #0]
		GMG12864_first_line_level_3(0, 0);
 8003702:	2100      	movs	r1, #0
 8003704:	2000      	movs	r0, #0
 8003706:	f000 f9d1 	bl	8003aac <GMG12864_first_line_level_3>
		GMG12864_second_line_level_3(0, 10);
 800370a:	210a      	movs	r1, #10
 800370c:	2000      	movs	r0, #0
 800370e:	f000 f9eb 	bl	8003ae8 <GMG12864_second_line_level_3>
		GMG12864_third_line_level_3(0, 20);
 8003712:	2114      	movs	r1, #20
 8003714:	2000      	movs	r0, #0
 8003716:	f000 fa15 	bl	8003b44 <GMG12864_third_line_level_3>
		GMG12864_fourth_line_level_3(0, 30);
 800371a:	211e      	movs	r1, #30
 800371c:	2000      	movs	r0, #0
 800371e:	f000 fa39 	bl	8003b94 <GMG12864_fourth_line_level_3>
		GMG12864_fifth_line_level_3(0, 40);
 8003722:	2128      	movs	r1, #40	; 0x28
 8003724:	2000      	movs	r0, #0
 8003726:	f000 fa59 	bl	8003bdc <GMG12864_fifth_line_level_3>
		GMG12864_sixth_line_level_3(0, 50);
 800372a:	2132      	movs	r1, #50	; 0x32
 800372c:	2000      	movs	r0, #0
 800372e:	f000 fa79 	bl	8003c24 <GMG12864_sixth_line_level_3>
	}
}
 8003732:	e7ff      	b.n	8003734 <print_gmg12864_level_1+0x10c>
 8003734:	bf00      	nop
 8003736:	bd80      	pop	{r7, pc}
 8003738:	20002e90 	.word	0x20002e90
 800373c:	20002e8a 	.word	0x20002e8a

08003740 <GMG12864_first_line_level_1>:

void GMG12864_first_line_level_1(uint8_t x, uint8_t y){
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af02      	add	r7, sp, #8
 8003746:	4603      	mov	r3, r0
 8003748:	460a      	mov	r2, r1
 800374a:	71fb      	strb	r3, [r7, #7]
 800374c:	4613      	mov	r3, r2
 800374e:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "Voltage is %d mV         ", v_bus);
 8003750:	4b0a      	ldr	r3, [pc, #40]	; (800377c <GMG12864_first_line_level_1+0x3c>)
 8003752:	881b      	ldrh	r3, [r3, #0]
 8003754:	461a      	mov	r2, r3
 8003756:	490a      	ldr	r1, [pc, #40]	; (8003780 <GMG12864_first_line_level_1+0x40>)
 8003758:	480a      	ldr	r0, [pc, #40]	; (8003784 <GMG12864_first_line_level_1+0x44>)
 800375a:	f00d fba7 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 800375e:	79b9      	ldrb	r1, [r7, #6]
 8003760:	79f8      	ldrb	r0, [r7, #7]
 8003762:	4b08      	ldr	r3, [pc, #32]	; (8003784 <GMG12864_first_line_level_1+0x44>)
 8003764:	9300      	str	r3, [sp, #0]
 8003766:	2300      	movs	r3, #0
 8003768:	2201      	movs	r2, #1
 800376a:	f7fd fd6d 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 800376e:	f7fd fbd7 	bl	8000f20 <GMG12864_Update>
}
 8003772:	bf00      	nop
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	20002e82 	.word	0x20002e82
 8003780:	08013458 	.word	0x08013458
 8003784:	20000218 	.word	0x20000218

08003788 <GMG12864_second_line_level_1>:

void GMG12864_second_line_level_1(uint8_t x, uint8_t y){
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af02      	add	r7, sp, #8
 800378e:	4603      	mov	r3, r0
 8003790:	460a      	mov	r2, r1
 8003792:	71fb      	strb	r3, [r7, #7]
 8003794:	4613      	mov	r3, r2
 8003796:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "Current is %.1f A    ", Current_ASC712);
 8003798:	4b0c      	ldr	r3, [pc, #48]	; (80037cc <GMG12864_second_line_level_1+0x44>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4618      	mov	r0, r3
 800379e:	f7fc fedb 	bl	8000558 <__aeabi_f2d>
 80037a2:	4602      	mov	r2, r0
 80037a4:	460b      	mov	r3, r1
 80037a6:	490a      	ldr	r1, [pc, #40]	; (80037d0 <GMG12864_second_line_level_1+0x48>)
 80037a8:	480a      	ldr	r0, [pc, #40]	; (80037d4 <GMG12864_second_line_level_1+0x4c>)
 80037aa:	f00d fb7f 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 80037ae:	79b9      	ldrb	r1, [r7, #6]
 80037b0:	79f8      	ldrb	r0, [r7, #7]
 80037b2:	4b08      	ldr	r3, [pc, #32]	; (80037d4 <GMG12864_second_line_level_1+0x4c>)
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	2300      	movs	r3, #0
 80037b8:	2201      	movs	r2, #1
 80037ba:	f7fd fd45 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 80037be:	f7fd fbaf 	bl	8000f20 <GMG12864_Update>
}
 80037c2:	bf00      	nop
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	20002eb0 	.word	0x20002eb0
 80037d0:	08013474 	.word	0x08013474
 80037d4:	20000218 	.word	0x20000218

080037d8 <GMG12864_third_line_level_1>:

void GMG12864_third_line_level_1(uint8_t x, uint8_t y){
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af02      	add	r7, sp, #8
 80037de:	4603      	mov	r3, r0
 80037e0:	460a      	mov	r2, r1
 80037e2:	71fb      	strb	r3, [r7, #7]
 80037e4:	4613      	mov	r3, r2
 80037e6:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "discharge %d         ", state_discharge);
 80037e8:	4b0a      	ldr	r3, [pc, #40]	; (8003814 <GMG12864_third_line_level_1+0x3c>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	461a      	mov	r2, r3
 80037ee:	490a      	ldr	r1, [pc, #40]	; (8003818 <GMG12864_third_line_level_1+0x40>)
 80037f0:	480a      	ldr	r0, [pc, #40]	; (800381c <GMG12864_third_line_level_1+0x44>)
 80037f2:	f00d fb5b 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 80037f6:	79b9      	ldrb	r1, [r7, #6]
 80037f8:	79f8      	ldrb	r0, [r7, #7]
 80037fa:	4b08      	ldr	r3, [pc, #32]	; (800381c <GMG12864_third_line_level_1+0x44>)
 80037fc:	9300      	str	r3, [sp, #0]
 80037fe:	2300      	movs	r3, #0
 8003800:	2201      	movs	r2, #1
 8003802:	f7fd fd21 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003806:	f7fd fb8b 	bl	8000f20 <GMG12864_Update>
}
 800380a:	bf00      	nop
 800380c:	3708      	adds	r7, #8
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	20002e9e 	.word	0x20002e9e
 8003818:	0801348c 	.word	0x0801348c
 800381c:	20000218 	.word	0x20000218

08003820 <GMG12864_fourth_line_level_1>:

void GMG12864_fourth_line_level_1(uint8_t x, uint8_t y){
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af02      	add	r7, sp, #8
 8003826:	4603      	mov	r3, r0
 8003828:	460a      	mov	r2, r1
 800382a:	71fb      	strb	r3, [r7, #7]
 800382c:	4613      	mov	r3, r2
 800382e:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "low charge %d         ", state_low_charge);
 8003830:	4b0a      	ldr	r3, [pc, #40]	; (800385c <GMG12864_fourth_line_level_1+0x3c>)
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	461a      	mov	r2, r3
 8003836:	490a      	ldr	r1, [pc, #40]	; (8003860 <GMG12864_fourth_line_level_1+0x40>)
 8003838:	480a      	ldr	r0, [pc, #40]	; (8003864 <GMG12864_fourth_line_level_1+0x44>)
 800383a:	f00d fb37 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 800383e:	79b9      	ldrb	r1, [r7, #6]
 8003840:	79f8      	ldrb	r0, [r7, #7]
 8003842:	4b08      	ldr	r3, [pc, #32]	; (8003864 <GMG12864_fourth_line_level_1+0x44>)
 8003844:	9300      	str	r3, [sp, #0]
 8003846:	2300      	movs	r3, #0
 8003848:	2201      	movs	r2, #1
 800384a:	f7fd fcfd 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 800384e:	f7fd fb67 	bl	8000f20 <GMG12864_Update>
}
 8003852:	bf00      	nop
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	20002e9d 	.word	0x20002e9d
 8003860:	080134a4 	.word	0x080134a4
 8003864:	20000218 	.word	0x20000218

08003868 <GMG12864_fifth_line_level_1>:

void GMG12864_fifth_line_level_1(uint8_t x, uint8_t y){
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af02      	add	r7, sp, #8
 800386e:	4603      	mov	r3, r0
 8003870:	460a      	mov	r2, r1
 8003872:	71fb      	strb	r3, [r7, #7]
 8003874:	4613      	mov	r3, r2
 8003876:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "high charge %d         ", state_high_charge);
 8003878:	4b0a      	ldr	r3, [pc, #40]	; (80038a4 <GMG12864_fifth_line_level_1+0x3c>)
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	461a      	mov	r2, r3
 800387e:	490a      	ldr	r1, [pc, #40]	; (80038a8 <GMG12864_fifth_line_level_1+0x40>)
 8003880:	480a      	ldr	r0, [pc, #40]	; (80038ac <GMG12864_fifth_line_level_1+0x44>)
 8003882:	f00d fb13 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 8003886:	79b9      	ldrb	r1, [r7, #6]
 8003888:	79f8      	ldrb	r0, [r7, #7]
 800388a:	4b08      	ldr	r3, [pc, #32]	; (80038ac <GMG12864_fifth_line_level_1+0x44>)
 800388c:	9300      	str	r3, [sp, #0]
 800388e:	2300      	movs	r3, #0
 8003890:	2201      	movs	r2, #1
 8003892:	f7fd fcd9 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003896:	f7fd fb43 	bl	8000f20 <GMG12864_Update>
}
 800389a:	bf00      	nop
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	20002e9c 	.word	0x20002e9c
 80038a8:	080134bc 	.word	0x080134bc
 80038ac:	20000218 	.word	0x20000218

080038b0 <GMG12864_sixth_line_level_1>:

void GMG12864_sixth_line_level_1(uint8_t x, uint8_t y){
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af02      	add	r7, sp, #8
 80038b6:	4603      	mov	r3, r0
 80038b8:	460a      	mov	r2, r1
 80038ba:	71fb      	strb	r3, [r7, #7]
 80038bc:	4613      	mov	r3, r2
 80038be:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "Time is %d :%d :%d          ", Hours, Minutes, Seconds);
 80038c0:	4b0d      	ldr	r3, [pc, #52]	; (80038f8 <GMG12864_sixth_line_level_1+0x48>)
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	461a      	mov	r2, r3
 80038c6:	4b0d      	ldr	r3, [pc, #52]	; (80038fc <GMG12864_sixth_line_level_1+0x4c>)
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	4619      	mov	r1, r3
 80038cc:	4b0c      	ldr	r3, [pc, #48]	; (8003900 <GMG12864_sixth_line_level_1+0x50>)
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	9300      	str	r3, [sp, #0]
 80038d2:	460b      	mov	r3, r1
 80038d4:	490b      	ldr	r1, [pc, #44]	; (8003904 <GMG12864_sixth_line_level_1+0x54>)
 80038d6:	480c      	ldr	r0, [pc, #48]	; (8003908 <GMG12864_sixth_line_level_1+0x58>)
 80038d8:	f00d fae8 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 80038dc:	79b9      	ldrb	r1, [r7, #6]
 80038de:	79f8      	ldrb	r0, [r7, #7]
 80038e0:	4b09      	ldr	r3, [pc, #36]	; (8003908 <GMG12864_sixth_line_level_1+0x58>)
 80038e2:	9300      	str	r3, [sp, #0]
 80038e4:	2300      	movs	r3, #0
 80038e6:	2201      	movs	r2, #1
 80038e8:	f7fd fcae 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 80038ec:	f7fd fb18 	bl	8000f20 <GMG12864_Update>
}
 80038f0:	bf00      	nop
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	20002ec1 	.word	0x20002ec1
 80038fc:	20002ec0 	.word	0x20002ec0
 8003900:	20002ebf 	.word	0x20002ebf
 8003904:	080134d4 	.word	0x080134d4
 8003908:	20000218 	.word	0x20000218

0800390c <GMG12864_first_line_level_2>:

void GMG12864_first_line_level_2(uint8_t x, uint8_t y){
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af02      	add	r7, sp, #8
 8003912:	4603      	mov	r3, r0
 8003914:	460a      	mov	r2, r1
 8003916:	71fb      	strb	r3, [r7, #7]
 8003918:	4613      	mov	r3, r2
 800391a:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "SD CARD Parameters     ");
 800391c:	4908      	ldr	r1, [pc, #32]	; (8003940 <GMG12864_first_line_level_2+0x34>)
 800391e:	4809      	ldr	r0, [pc, #36]	; (8003944 <GMG12864_first_line_level_2+0x38>)
 8003920:	f00d fac4 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 8003924:	79b9      	ldrb	r1, [r7, #6]
 8003926:	79f8      	ldrb	r0, [r7, #7]
 8003928:	4b06      	ldr	r3, [pc, #24]	; (8003944 <GMG12864_first_line_level_2+0x38>)
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	2300      	movs	r3, #0
 800392e:	2201      	movs	r2, #1
 8003930:	f7fd fc8a 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003934:	f7fd faf4 	bl	8000f20 <GMG12864_Update>
}
 8003938:	bf00      	nop
 800393a:	3708      	adds	r7, #8
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	080134f4 	.word	0x080134f4
 8003944:	20000218 	.word	0x20000218

08003948 <GMG12864_second_line_level_2>:

void GMG12864_second_line_level_2(uint8_t x, uint8_t y){
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af02      	add	r7, sp, #8
 800394e:	4603      	mov	r3, r0
 8003950:	460a      	mov	r2, r1
 8003952:	71fb      	strb	r3, [r7, #7]
 8003954:	4613      	mov	r3, r2
 8003956:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "Counter SD %d          ", counter_sd_card);
 8003958:	4b0a      	ldr	r3, [pc, #40]	; (8003984 <GMG12864_second_line_level_2+0x3c>)
 800395a:	881b      	ldrh	r3, [r3, #0]
 800395c:	461a      	mov	r2, r3
 800395e:	490a      	ldr	r1, [pc, #40]	; (8003988 <GMG12864_second_line_level_2+0x40>)
 8003960:	480a      	ldr	r0, [pc, #40]	; (800398c <GMG12864_second_line_level_2+0x44>)
 8003962:	f00d faa3 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 8003966:	79b9      	ldrb	r1, [r7, #6]
 8003968:	79f8      	ldrb	r0, [r7, #7]
 800396a:	4b08      	ldr	r3, [pc, #32]	; (800398c <GMG12864_second_line_level_2+0x44>)
 800396c:	9300      	str	r3, [sp, #0]
 800396e:	2300      	movs	r3, #0
 8003970:	2201      	movs	r2, #1
 8003972:	f7fd fc69 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003976:	f7fd fad3 	bl	8000f20 <GMG12864_Update>
}
 800397a:	bf00      	nop
 800397c:	3708      	adds	r7, #8
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	20002e74 	.word	0x20002e74
 8003988:	0801350c 	.word	0x0801350c
 800398c:	20000218 	.word	0x20000218

08003990 <GMG12864_third_line_level_2>:

void GMG12864_third_line_level_2(uint8_t x, uint8_t y){
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af02      	add	r7, sp, #8
 8003996:	4603      	mov	r3, r0
 8003998:	460a      	mov	r2, r1
 800399a:	71fb      	strb	r3, [r7, #7]
 800399c:	4613      	mov	r3, r2
 800399e:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "Timer low charge %d", tim7_counter);
 80039a0:	4b0a      	ldr	r3, [pc, #40]	; (80039cc <GMG12864_third_line_level_2+0x3c>)
 80039a2:	881b      	ldrh	r3, [r3, #0]
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	461a      	mov	r2, r3
 80039a8:	4909      	ldr	r1, [pc, #36]	; (80039d0 <GMG12864_third_line_level_2+0x40>)
 80039aa:	480a      	ldr	r0, [pc, #40]	; (80039d4 <GMG12864_third_line_level_2+0x44>)
 80039ac:	f00d fa7e 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 80039b0:	79b9      	ldrb	r1, [r7, #6]
 80039b2:	79f8      	ldrb	r0, [r7, #7]
 80039b4:	4b07      	ldr	r3, [pc, #28]	; (80039d4 <GMG12864_third_line_level_2+0x44>)
 80039b6:	9300      	str	r3, [sp, #0]
 80039b8:	2300      	movs	r3, #0
 80039ba:	2201      	movs	r2, #1
 80039bc:	f7fd fc44 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 80039c0:	f7fd faae 	bl	8000f20 <GMG12864_Update>
}
 80039c4:	bf00      	nop
 80039c6:	3708      	adds	r7, #8
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}
 80039cc:	20002eba 	.word	0x20002eba
 80039d0:	08013524 	.word	0x08013524
 80039d4:	20000218 	.word	0x20000218

080039d8 <GMG12864_fourth_line_level_2>:

void GMG12864_fourth_line_level_2(uint8_t x, uint8_t y){
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af02      	add	r7, sp, #8
 80039de:	4603      	mov	r3, r0
 80039e0:	460a      	mov	r2, r1
 80039e2:	71fb      	strb	r3, [r7, #7]
 80039e4:	4613      	mov	r3, r2
 80039e6:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "                     ");
 80039e8:	4908      	ldr	r1, [pc, #32]	; (8003a0c <GMG12864_fourth_line_level_2+0x34>)
 80039ea:	4809      	ldr	r0, [pc, #36]	; (8003a10 <GMG12864_fourth_line_level_2+0x38>)
 80039ec:	f00d fa5e 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 80039f0:	79b9      	ldrb	r1, [r7, #6]
 80039f2:	79f8      	ldrb	r0, [r7, #7]
 80039f4:	4b06      	ldr	r3, [pc, #24]	; (8003a10 <GMG12864_fourth_line_level_2+0x38>)
 80039f6:	9300      	str	r3, [sp, #0]
 80039f8:	2300      	movs	r3, #0
 80039fa:	2201      	movs	r2, #1
 80039fc:	f7fd fc24 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003a00:	f7fd fa8e 	bl	8000f20 <GMG12864_Update>
}
 8003a04:	bf00      	nop
 8003a06:	3708      	adds	r7, #8
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	08013538 	.word	0x08013538
 8003a10:	20000218 	.word	0x20000218

08003a14 <GMG12864_fifth_line_level_2>:

void GMG12864_fifth_line_level_2(uint8_t x, uint8_t y){
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af02      	add	r7, sp, #8
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	460a      	mov	r2, r1
 8003a1e:	71fb      	strb	r3, [r7, #7]
 8003a20:	4613      	mov	r3, r2
 8003a22:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "                      ");
 8003a24:	4908      	ldr	r1, [pc, #32]	; (8003a48 <GMG12864_fifth_line_level_2+0x34>)
 8003a26:	4809      	ldr	r0, [pc, #36]	; (8003a4c <GMG12864_fifth_line_level_2+0x38>)
 8003a28:	f00d fa40 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 8003a2c:	79b9      	ldrb	r1, [r7, #6]
 8003a2e:	79f8      	ldrb	r0, [r7, #7]
 8003a30:	4b06      	ldr	r3, [pc, #24]	; (8003a4c <GMG12864_fifth_line_level_2+0x38>)
 8003a32:	9300      	str	r3, [sp, #0]
 8003a34:	2300      	movs	r3, #0
 8003a36:	2201      	movs	r2, #1
 8003a38:	f7fd fc06 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003a3c:	f7fd fa70 	bl	8000f20 <GMG12864_Update>
}
 8003a40:	bf00      	nop
 8003a42:	3708      	adds	r7, #8
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	08013550 	.word	0x08013550
 8003a4c:	20000218 	.word	0x20000218

08003a50 <GMG12864_sixth_line_level_2>:

void GMG12864_sixth_line_level_2(uint8_t x, uint8_t y){
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af02      	add	r7, sp, #8
 8003a56:	4603      	mov	r3, r0
 8003a58:	460a      	mov	r2, r1
 8003a5a:	71fb      	strb	r3, [r7, #7]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "Time is %d : %d : %d                ", Hours, Minutes, Seconds);
 8003a60:	4b0d      	ldr	r3, [pc, #52]	; (8003a98 <GMG12864_sixth_line_level_2+0x48>)
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	461a      	mov	r2, r3
 8003a66:	4b0d      	ldr	r3, [pc, #52]	; (8003a9c <GMG12864_sixth_line_level_2+0x4c>)
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	4b0c      	ldr	r3, [pc, #48]	; (8003aa0 <GMG12864_sixth_line_level_2+0x50>)
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	9300      	str	r3, [sp, #0]
 8003a72:	460b      	mov	r3, r1
 8003a74:	490b      	ldr	r1, [pc, #44]	; (8003aa4 <GMG12864_sixth_line_level_2+0x54>)
 8003a76:	480c      	ldr	r0, [pc, #48]	; (8003aa8 <GMG12864_sixth_line_level_2+0x58>)
 8003a78:	f00d fa18 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 8003a7c:	79b9      	ldrb	r1, [r7, #6]
 8003a7e:	79f8      	ldrb	r0, [r7, #7]
 8003a80:	4b09      	ldr	r3, [pc, #36]	; (8003aa8 <GMG12864_sixth_line_level_2+0x58>)
 8003a82:	9300      	str	r3, [sp, #0]
 8003a84:	2300      	movs	r3, #0
 8003a86:	2201      	movs	r2, #1
 8003a88:	f7fd fbde 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003a8c:	f7fd fa48 	bl	8000f20 <GMG12864_Update>
}
 8003a90:	bf00      	nop
 8003a92:	3708      	adds	r7, #8
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	20002ec1 	.word	0x20002ec1
 8003a9c:	20002ec0 	.word	0x20002ec0
 8003aa0:	20002ebf 	.word	0x20002ebf
 8003aa4:	08013568 	.word	0x08013568
 8003aa8:	20000218 	.word	0x20000218

08003aac <GMG12864_first_line_level_3>:

void GMG12864_first_line_level_3(uint8_t x, uint8_t y){
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af02      	add	r7, sp, #8
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	460a      	mov	r2, r1
 8003ab6:	71fb      	strb	r3, [r7, #7]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "DS3231 Parameters            ");
 8003abc:	4908      	ldr	r1, [pc, #32]	; (8003ae0 <GMG12864_first_line_level_3+0x34>)
 8003abe:	4809      	ldr	r0, [pc, #36]	; (8003ae4 <GMG12864_first_line_level_3+0x38>)
 8003ac0:	f00d f9f4 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 8003ac4:	79b9      	ldrb	r1, [r7, #6]
 8003ac6:	79f8      	ldrb	r0, [r7, #7]
 8003ac8:	4b06      	ldr	r3, [pc, #24]	; (8003ae4 <GMG12864_first_line_level_3+0x38>)
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	2300      	movs	r3, #0
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f7fd fbba 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003ad4:	f7fd fa24 	bl	8000f20 <GMG12864_Update>
}
 8003ad8:	bf00      	nop
 8003ada:	3708      	adds	r7, #8
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	08013590 	.word	0x08013590
 8003ae4:	20000218 	.word	0x20000218

08003ae8 <GMG12864_second_line_level_3>:

void GMG12864_second_line_level_3(uint8_t x, uint8_t y){
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af02      	add	r7, sp, #8
 8003aee:	4603      	mov	r3, r0
 8003af0:	460a      	mov	r2, r1
 8003af2:	71fb      	strb	r3, [r7, #7]
 8003af4:	4613      	mov	r3, r2
 8003af6:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "Time is %d : %d : %d                ", Hours, Minutes, Seconds);
 8003af8:	4b0d      	ldr	r3, [pc, #52]	; (8003b30 <GMG12864_second_line_level_3+0x48>)
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	461a      	mov	r2, r3
 8003afe:	4b0d      	ldr	r3, [pc, #52]	; (8003b34 <GMG12864_second_line_level_3+0x4c>)
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	4619      	mov	r1, r3
 8003b04:	4b0c      	ldr	r3, [pc, #48]	; (8003b38 <GMG12864_second_line_level_3+0x50>)
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	490b      	ldr	r1, [pc, #44]	; (8003b3c <GMG12864_second_line_level_3+0x54>)
 8003b0e:	480c      	ldr	r0, [pc, #48]	; (8003b40 <GMG12864_second_line_level_3+0x58>)
 8003b10:	f00d f9cc 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 8003b14:	79b9      	ldrb	r1, [r7, #6]
 8003b16:	79f8      	ldrb	r0, [r7, #7]
 8003b18:	4b09      	ldr	r3, [pc, #36]	; (8003b40 <GMG12864_second_line_level_3+0x58>)
 8003b1a:	9300      	str	r3, [sp, #0]
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f7fd fb92 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003b24:	f7fd f9fc 	bl	8000f20 <GMG12864_Update>
}
 8003b28:	bf00      	nop
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	20002ec1 	.word	0x20002ec1
 8003b34:	20002ec0 	.word	0x20002ec0
 8003b38:	20002ebf 	.word	0x20002ebf
 8003b3c:	08013568 	.word	0x08013568
 8003b40:	20000218 	.word	0x20000218

08003b44 <GMG12864_third_line_level_3>:

void GMG12864_third_line_level_3(uint8_t x, uint8_t y){
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af02      	add	r7, sp, #8
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	460a      	mov	r2, r1
 8003b4e:	71fb      	strb	r3, [r7, #7]
 8003b50:	4613      	mov	r3, r2
 8003b52:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "Temp. DS3231 %.1f                ", max_ds3231_temp);
 8003b54:	4b0c      	ldr	r3, [pc, #48]	; (8003b88 <GMG12864_third_line_level_3+0x44>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7fc fcfd 	bl	8000558 <__aeabi_f2d>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	460b      	mov	r3, r1
 8003b62:	490a      	ldr	r1, [pc, #40]	; (8003b8c <GMG12864_third_line_level_3+0x48>)
 8003b64:	480a      	ldr	r0, [pc, #40]	; (8003b90 <GMG12864_third_line_level_3+0x4c>)
 8003b66:	f00d f9a1 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 8003b6a:	79b9      	ldrb	r1, [r7, #6]
 8003b6c:	79f8      	ldrb	r0, [r7, #7]
 8003b6e:	4b08      	ldr	r3, [pc, #32]	; (8003b90 <GMG12864_third_line_level_3+0x4c>)
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	2300      	movs	r3, #0
 8003b74:	2201      	movs	r2, #1
 8003b76:	f7fd fb67 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003b7a:	f7fd f9d1 	bl	8000f20 <GMG12864_Update>
}
 8003b7e:	bf00      	nop
 8003b80:	3708      	adds	r7, #8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	20002ec8 	.word	0x20002ec8
 8003b8c:	080135b0 	.word	0x080135b0
 8003b90:	20000218 	.word	0x20000218

08003b94 <GMG12864_fourth_line_level_3>:

void GMG12864_fourth_line_level_3(uint8_t x, uint8_t y){
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af02      	add	r7, sp, #8
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	460a      	mov	r2, r1
 8003b9e:	71fb      	strb	r3, [r7, #7]
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "Day %d                ", Day);
 8003ba4:	4b0a      	ldr	r3, [pc, #40]	; (8003bd0 <GMG12864_fourth_line_level_3+0x3c>)
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	461a      	mov	r2, r3
 8003baa:	490a      	ldr	r1, [pc, #40]	; (8003bd4 <GMG12864_fourth_line_level_3+0x40>)
 8003bac:	480a      	ldr	r0, [pc, #40]	; (8003bd8 <GMG12864_fourth_line_level_3+0x44>)
 8003bae:	f00d f97d 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 8003bb2:	79b9      	ldrb	r1, [r7, #6]
 8003bb4:	79f8      	ldrb	r0, [r7, #7]
 8003bb6:	4b08      	ldr	r3, [pc, #32]	; (8003bd8 <GMG12864_fourth_line_level_3+0x44>)
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	2300      	movs	r3, #0
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f7fd fb43 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003bc2:	f7fd f9ad 	bl	8000f20 <GMG12864_Update>
}
 8003bc6:	bf00      	nop
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	20002ec2 	.word	0x20002ec2
 8003bd4:	080135d4 	.word	0x080135d4
 8003bd8:	20000218 	.word	0x20000218

08003bdc <GMG12864_fifth_line_level_3>:

void GMG12864_fifth_line_level_3(uint8_t x, uint8_t y){
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af02      	add	r7, sp, #8
 8003be2:	4603      	mov	r3, r0
 8003be4:	460a      	mov	r2, r1
 8003be6:	71fb      	strb	r3, [r7, #7]
 8003be8:	4613      	mov	r3, r2
 8003bea:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "Date %d              ", Date);
 8003bec:	4b0a      	ldr	r3, [pc, #40]	; (8003c18 <GMG12864_fifth_line_level_3+0x3c>)
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	490a      	ldr	r1, [pc, #40]	; (8003c1c <GMG12864_fifth_line_level_3+0x40>)
 8003bf4:	480a      	ldr	r0, [pc, #40]	; (8003c20 <GMG12864_fifth_line_level_3+0x44>)
 8003bf6:	f00d f959 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 8003bfa:	79b9      	ldrb	r1, [r7, #6]
 8003bfc:	79f8      	ldrb	r0, [r7, #7]
 8003bfe:	4b08      	ldr	r3, [pc, #32]	; (8003c20 <GMG12864_fifth_line_level_3+0x44>)
 8003c00:	9300      	str	r3, [sp, #0]
 8003c02:	2300      	movs	r3, #0
 8003c04:	2201      	movs	r2, #1
 8003c06:	f7fd fb1f 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003c0a:	f7fd f989 	bl	8000f20 <GMG12864_Update>
}
 8003c0e:	bf00      	nop
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	20002ec3 	.word	0x20002ec3
 8003c1c:	080135ec 	.word	0x080135ec
 8003c20:	20000218 	.word	0x20000218

08003c24 <GMG12864_sixth_line_level_3>:

void GMG12864_sixth_line_level_3(uint8_t x, uint8_t y){
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af02      	add	r7, sp, #8
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	460a      	mov	r2, r1
 8003c2e:	71fb      	strb	r3, [r7, #7]
 8003c30:	4613      	mov	r3, r2
 8003c32:	71bb      	strb	r3, [r7, #6]
	sprintf(tx_buffer, "Month %d             ", Month);
 8003c34:	4b0a      	ldr	r3, [pc, #40]	; (8003c60 <GMG12864_sixth_line_level_3+0x3c>)
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	461a      	mov	r2, r3
 8003c3a:	490a      	ldr	r1, [pc, #40]	; (8003c64 <GMG12864_sixth_line_level_3+0x40>)
 8003c3c:	480a      	ldr	r0, [pc, #40]	; (8003c68 <GMG12864_sixth_line_level_3+0x44>)
 8003c3e:	f00d f935 	bl	8010eac <siprintf>
	GMG12864_Decode_UTF8(x, y, 1, inversion_off, tx_buffer);
 8003c42:	79b9      	ldrb	r1, [r7, #6]
 8003c44:	79f8      	ldrb	r0, [r7, #7]
 8003c46:	4b08      	ldr	r3, [pc, #32]	; (8003c68 <GMG12864_sixth_line_level_3+0x44>)
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f7fd fafb 	bl	8001248 <GMG12864_Decode_UTF8>
	GMG12864_Update();
 8003c52:	f7fd f965 	bl	8000f20 <GMG12864_Update>
}
 8003c56:	bf00      	nop
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	20002ec4 	.word	0x20002ec4
 8003c64:	08013604 	.word	0x08013604
 8003c68:	20000218 	.word	0x20000218

08003c6c <sd_card_write>:

void sd_card_write(){
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
	if(HAL_GetTick() - t_sd_card > 1000){
 8003c70:	f000 ff6e 	bl	8004b50 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	4b3c      	ldr	r3, [pc, #240]	; (8003d68 <sd_card_write+0xfc>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c80:	d96f      	bls.n	8003d62 <sd_card_write+0xf6>
		if((fresult = f_open(&fil, "parameters.txt", FA_OPEN_ALWAYS | FA_WRITE)) == FR_OK){
 8003c82:	2212      	movs	r2, #18
 8003c84:	4939      	ldr	r1, [pc, #228]	; (8003d6c <sd_card_write+0x100>)
 8003c86:	483a      	ldr	r0, [pc, #232]	; (8003d70 <sd_card_write+0x104>)
 8003c88:	f00b f9fc 	bl	800f084 <f_open>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	461a      	mov	r2, r3
 8003c90:	4b38      	ldr	r3, [pc, #224]	; (8003d74 <sd_card_write+0x108>)
 8003c92:	701a      	strb	r2, [r3, #0]
 8003c94:	4b37      	ldr	r3, [pc, #220]	; (8003d74 <sd_card_write+0x108>)
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d132      	bne.n	8003d02 <sd_card_write+0x96>
			t_sd_card = HAL_GetTick();
 8003c9c:	f000 ff58 	bl	8004b50 <HAL_GetTick>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	4a31      	ldr	r2, [pc, #196]	; (8003d68 <sd_card_write+0xfc>)
 8003ca4:	6013      	str	r3, [r2, #0]
			sprintf(buffer_sd_card, "SD CARD OK!         ");
 8003ca6:	4934      	ldr	r1, [pc, #208]	; (8003d78 <sd_card_write+0x10c>)
 8003ca8:	4834      	ldr	r0, [pc, #208]	; (8003d7c <sd_card_write+0x110>)
 8003caa:	f00d f8ff 	bl	8010eac <siprintf>
			fresult = f_lseek(&fil, fil.fsize);
 8003cae:	4b30      	ldr	r3, [pc, #192]	; (8003d70 <sd_card_write+0x104>)
 8003cb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	482d      	ldr	r0, [pc, #180]	; (8003d70 <sd_card_write+0x104>)
 8003cba:	f00c f82d 	bl	800fd18 <f_lseek>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	4b2c      	ldr	r3, [pc, #176]	; (8003d74 <sd_card_write+0x108>)
 8003cc4:	701a      	strb	r2, [r3, #0]
			fresult = f_puts("DATA!!!/n", &fil);
 8003cc6:	492a      	ldr	r1, [pc, #168]	; (8003d70 <sd_card_write+0x104>)
 8003cc8:	482d      	ldr	r0, [pc, #180]	; (8003d80 <sd_card_write+0x114>)
 8003cca:	f00c fb53 	bl	8010374 <f_puts>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	b2da      	uxtb	r2, r3
 8003cd2:	4b28      	ldr	r3, [pc, #160]	; (8003d74 <sd_card_write+0x108>)
 8003cd4:	701a      	strb	r2, [r3, #0]
			fresult = f_close(&fil);
 8003cd6:	4826      	ldr	r0, [pc, #152]	; (8003d70 <sd_card_write+0x104>)
 8003cd8:	f00b fff3 	bl	800fcc2 <f_close>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	461a      	mov	r2, r3
 8003ce0:	4b24      	ldr	r3, [pc, #144]	; (8003d74 <sd_card_write+0x108>)
 8003ce2:	701a      	strb	r2, [r3, #0]
			counter_sd_card += 1;
 8003ce4:	4b27      	ldr	r3, [pc, #156]	; (8003d84 <sd_card_write+0x118>)
 8003ce6:	881b      	ldrh	r3, [r3, #0]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	4b25      	ldr	r3, [pc, #148]	; (8003d84 <sd_card_write+0x118>)
 8003cee:	801a      	strh	r2, [r3, #0]
			SET_BIT(GPIOA->BSRR, GPIO_BSRR_BR_5);
 8003cf0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8003cfa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003cfe:	6193      	str	r3, [r2, #24]
			t_sd_card = HAL_GetTick();
			sprintf(buffer_sd_card, "SD CARD not communicate!!!    ");
			SET_BIT(GPIOA->BSRR, GPIO_BSRR_BS_5);
		}
	}
}
 8003d00:	e02f      	b.n	8003d62 <sd_card_write+0xf6>
		else if((fresult = f_open(&fil, "parameters.txt", FA_OPEN_ALWAYS | FA_WRITE)) == FR_DISK_ERR){
 8003d02:	2212      	movs	r2, #18
 8003d04:	4919      	ldr	r1, [pc, #100]	; (8003d6c <sd_card_write+0x100>)
 8003d06:	481a      	ldr	r0, [pc, #104]	; (8003d70 <sd_card_write+0x104>)
 8003d08:	f00b f9bc 	bl	800f084 <f_open>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	461a      	mov	r2, r3
 8003d10:	4b18      	ldr	r3, [pc, #96]	; (8003d74 <sd_card_write+0x108>)
 8003d12:	701a      	strb	r2, [r3, #0]
 8003d14:	4b17      	ldr	r3, [pc, #92]	; (8003d74 <sd_card_write+0x108>)
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d111      	bne.n	8003d40 <sd_card_write+0xd4>
			t_sd_card = HAL_GetTick();
 8003d1c:	f000 ff18 	bl	8004b50 <HAL_GetTick>
 8003d20:	4603      	mov	r3, r0
 8003d22:	4a11      	ldr	r2, [pc, #68]	; (8003d68 <sd_card_write+0xfc>)
 8003d24:	6013      	str	r3, [r2, #0]
			sprintf(buffer_sd_card, "SD CARD not detected!     ");
 8003d26:	4918      	ldr	r1, [pc, #96]	; (8003d88 <sd_card_write+0x11c>)
 8003d28:	4814      	ldr	r0, [pc, #80]	; (8003d7c <sd_card_write+0x110>)
 8003d2a:	f00d f8bf 	bl	8010eac <siprintf>
			SET_BIT(GPIOA->BSRR, GPIO_BSRR_BS_5);
 8003d2e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8003d38:	f043 0320 	orr.w	r3, r3, #32
 8003d3c:	6193      	str	r3, [r2, #24]
}
 8003d3e:	e010      	b.n	8003d62 <sd_card_write+0xf6>
			t_sd_card = HAL_GetTick();
 8003d40:	f000 ff06 	bl	8004b50 <HAL_GetTick>
 8003d44:	4603      	mov	r3, r0
 8003d46:	4a08      	ldr	r2, [pc, #32]	; (8003d68 <sd_card_write+0xfc>)
 8003d48:	6013      	str	r3, [r2, #0]
			sprintf(buffer_sd_card, "SD CARD not communicate!!!    ");
 8003d4a:	4910      	ldr	r1, [pc, #64]	; (8003d8c <sd_card_write+0x120>)
 8003d4c:	480b      	ldr	r0, [pc, #44]	; (8003d7c <sd_card_write+0x110>)
 8003d4e:	f00d f8ad 	bl	8010eac <siprintf>
			SET_BIT(GPIOA->BSRR, GPIO_BSRR_BS_5);
 8003d52:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8003d5c:	f043 0320 	orr.w	r3, r3, #32
 8003d60:	6193      	str	r3, [r2, #24]
}
 8003d62:	bf00      	nop
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	20002e94 	.word	0x20002e94
 8003d6c:	0801361c 	.word	0x0801361c
 8003d70:	20001a44 	.word	0x20001a44
 8003d74:	20002a70 	.word	0x20002a70
 8003d78:	0801362c 	.word	0x0801362c
 8003d7c:	20002a74 	.word	0x20002a74
 8003d80:	08013644 	.word	0x08013644
 8003d84:	20002e74 	.word	0x20002e74
 8003d88:	08013650 	.word	0x08013650
 8003d8c:	0801366c 	.word	0x0801366c

08003d90 <ds3231_get_time_and_temp>:

void ds3231_get_time_and_temp(){
 8003d90:	b580      	push	{r7, lr}
 8003d92:	af00      	add	r7, sp, #0
	if(HAL_GetTick() - t_ds3231 > 1000){
 8003d94:	f000 fedc 	bl	8004b50 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	4b08      	ldr	r3, [pc, #32]	; (8003dbc <ds3231_get_time_and_temp+0x2c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003da4:	d908      	bls.n	8003db8 <ds3231_get_time_and_temp+0x28>
		t_ds3231 = HAL_GetTick();
 8003da6:	f000 fed3 	bl	8004b50 <HAL_GetTick>
 8003daa:	4603      	mov	r3, r0
 8003dac:	4a03      	ldr	r2, [pc, #12]	; (8003dbc <ds3231_get_time_and_temp+0x2c>)
 8003dae:	6013      	str	r3, [r2, #0]
		max_ds3231_get_time();
 8003db0:	f000 f8b4 	bl	8003f1c <max_ds3231_get_time>
		max_ds3231_get_temperature();
 8003db4:	f000 f958 	bl	8004068 <max_ds3231_get_temperature>
	}
}
 8003db8:	bf00      	nop
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	20002ea4 	.word	0x20002ea4

08003dc0 <get_current_ASC712>:

float get_current_ASC712(){
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
	if(adc_flag){
 8003dc6:	4b3b      	ldr	r3, [pc, #236]	; (8003eb4 <get_current_ASC712+0xf4>)
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d066      	beq.n	8003e9c <get_current_ASC712+0xdc>
		if((state_high_charge == 0) && (state_low_charge == 0) && (state_discharge == 0)){
 8003dce:	4b3a      	ldr	r3, [pc, #232]	; (8003eb8 <get_current_ASC712+0xf8>)
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	f083 0301 	eor.w	r3, r3, #1
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d036      	beq.n	8003e4a <get_current_ASC712+0x8a>
 8003ddc:	4b37      	ldr	r3, [pc, #220]	; (8003ebc <get_current_ASC712+0xfc>)
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	f083 0301 	eor.w	r3, r3, #1
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d02f      	beq.n	8003e4a <get_current_ASC712+0x8a>
 8003dea:	4b35      	ldr	r3, [pc, #212]	; (8003ec0 <get_current_ASC712+0x100>)
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	f083 0301 	eor.w	r3, r3, #1
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d028      	beq.n	8003e4a <get_current_ASC712+0x8a>
			adc_flag = 0;
 8003df8:	4b2e      	ldr	r3, [pc, #184]	; (8003eb4 <get_current_ASC712+0xf4>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	701a      	strb	r2, [r3, #0]
			float Current = 0.0f;
 8003dfe:	f04f 0300 	mov.w	r3, #0
 8003e02:	607b      	str	r3, [r7, #4]
			RawVoltage = (float)ADC_SMA_Data_1 * 3.4f * 2.0f / (float)ADC_MAX;
 8003e04:	4b2f      	ldr	r3, [pc, #188]	; (8003ec4 <get_current_ASC712+0x104>)
 8003e06:	881b      	ldrh	r3, [r3, #0]
 8003e08:	ee07 3a90 	vmov	s15, r3
 8003e0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e10:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8003ec8 <get_current_ASC712+0x108>
 8003e14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e18:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003e1c:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8003ecc <get_current_ASC712+0x10c>
 8003e20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e24:	4b2a      	ldr	r3, [pc, #168]	; (8003ed0 <get_current_ASC712+0x110>)
 8003e26:	edc3 7a00 	vstr	s15, [r3]
			return Current = (RawVoltage - 2.43f) / Sensitivity;
 8003e2a:	4b29      	ldr	r3, [pc, #164]	; (8003ed0 <get_current_ASC712+0x110>)
 8003e2c:	edd3 7a00 	vldr	s15, [r3]
 8003e30:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003ed4 <get_current_ASC712+0x114>
 8003e34:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8003e38:	4b27      	ldr	r3, [pc, #156]	; (8003ed8 <get_current_ASC712+0x118>)
 8003e3a:	ed93 7a00 	vldr	s14, [r3]
 8003e3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e42:	edc7 7a01 	vstr	s15, [r7, #4]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	e02a      	b.n	8003ea0 <get_current_ASC712+0xe0>
		}
		else{
			adc_flag = 0;
 8003e4a:	4b1a      	ldr	r3, [pc, #104]	; (8003eb4 <get_current_ASC712+0xf4>)
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	701a      	strb	r2, [r3, #0]
			float Current = 0.0f;
 8003e50:	f04f 0300 	mov.w	r3, #0
 8003e54:	603b      	str	r3, [r7, #0]
			RawVoltage = (float)ADC_SMA_Data_1 * 3.4f * 2.0f / (float)ADC_MAX;
 8003e56:	4b1b      	ldr	r3, [pc, #108]	; (8003ec4 <get_current_ASC712+0x104>)
 8003e58:	881b      	ldrh	r3, [r3, #0]
 8003e5a:	ee07 3a90 	vmov	s15, r3
 8003e5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e62:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003ec8 <get_current_ASC712+0x108>
 8003e66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e6a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003e6e:	eddf 6a17 	vldr	s13, [pc, #92]	; 8003ecc <get_current_ASC712+0x10c>
 8003e72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e76:	4b16      	ldr	r3, [pc, #88]	; (8003ed0 <get_current_ASC712+0x110>)
 8003e78:	edc3 7a00 	vstr	s15, [r3]
			return Current = (RawVoltage - 2.37f) / Sensitivity;
 8003e7c:	4b14      	ldr	r3, [pc, #80]	; (8003ed0 <get_current_ASC712+0x110>)
 8003e7e:	edd3 7a00 	vldr	s15, [r3]
 8003e82:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003edc <get_current_ASC712+0x11c>
 8003e86:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8003e8a:	4b13      	ldr	r3, [pc, #76]	; (8003ed8 <get_current_ASC712+0x118>)
 8003e8c:	ed93 7a00 	vldr	s14, [r3]
 8003e90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e94:	edc7 7a00 	vstr	s15, [r7]
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	e001      	b.n	8003ea0 <get_current_ASC712+0xe0>
		}
	}
	else{
		return 0;
 8003e9c:	f04f 0300 	mov.w	r3, #0
	}
}
 8003ea0:	ee07 3a90 	vmov	s15, r3
 8003ea4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	20002fd4 	.word	0x20002fd4
 8003eb8:	20002e9c 	.word	0x20002e9c
 8003ebc:	20002e9d 	.word	0x20002e9d
 8003ec0:	20002e9e 	.word	0x20002e9e
 8003ec4:	20002fcc 	.word	0x20002fcc
 8003ec8:	4059999a 	.word	0x4059999a
 8003ecc:	457ff000 	.word	0x457ff000
 8003ed0:	20002eac 	.word	0x20002eac
 8003ed4:	401b851f 	.word	0x401b851f
 8003ed8:	20000004 	.word	0x20000004
 8003edc:	4017ae14 	.word	0x4017ae14

08003ee0 <tim7_start>:

void tim7_start(){
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim7);
 8003ee4:	4802      	ldr	r0, [pc, #8]	; (8003ef0 <tim7_start+0x10>)
 8003ee6:	f006 fd81 	bl	800a9ec <HAL_TIM_Base_Start_IT>
}
 8003eea:	bf00      	nop
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	20000934 	.word	0x20000934

08003ef4 <tim7_stop>:

void tim7_stop(){
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim7);
 8003ef8:	4803      	ldr	r0, [pc, #12]	; (8003f08 <tim7_stop+0x14>)
 8003efa:	f006 fde7 	bl	800aacc <HAL_TIM_Base_Stop_IT>
	TIM7->CNT = 0;
 8003efe:	4b03      	ldr	r3, [pc, #12]	; (8003f0c <tim7_stop+0x18>)
 8003f00:	2200      	movs	r2, #0
 8003f02:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003f04:	bf00      	nop
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	20000934 	.word	0x20000934
 8003f0c:	40001400 	.word	0x40001400

08003f10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f14:	b672      	cpsid	i
}
 8003f16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003f18:	e7fe      	b.n	8003f18 <Error_Handler+0x8>
	...

08003f1c <max_ds3231_get_time>:

/*-------------------------------------Глобальные переменные----------------------------------*/

/*--------------------------------Функция запроса данных о времени----------------------------*/

void max_ds3231_get_time(void) {
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af02      	add	r7, sp, #8
	///Функция запроса данных о времени/
	///(См. Datasheet DS3231. Cтр.11, табл. 1).
	///Считываем регистры с 0x00 по 0x06 включительно.
	uint8_t tx_buffer = 0x00;
 8003f22:	2300      	movs	r3, #0
 8003f24:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_buffer[7] = { 0, };
 8003f26:	2300      	movs	r3, #0
 8003f28:	603b      	str	r3, [r7, #0]
 8003f2a:	1d3b      	adds	r3, r7, #4
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	460a      	mov	r2, r1
 8003f30:	801a      	strh	r2, [r3, #0]
 8003f32:	460a      	mov	r2, r1
 8003f34:	709a      	strb	r2, [r3, #2]

	HAL_I2C_Master_Transmit(&hi2c2, Adress, &tx_buffer, 1, 10);
 8003f36:	1dfa      	adds	r2, r7, #7
 8003f38:	230a      	movs	r3, #10
 8003f3a:	9300      	str	r3, [sp, #0]
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	21d0      	movs	r1, #208	; 0xd0
 8003f40:	4840      	ldr	r0, [pc, #256]	; (8004044 <max_ds3231_get_time+0x128>)
 8003f42:	f002 fbd1 	bl	80066e8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, Adress, rx_buffer, 7, 10);
 8003f46:	463a      	mov	r2, r7
 8003f48:	230a      	movs	r3, #10
 8003f4a:	9300      	str	r3, [sp, #0]
 8003f4c:	2307      	movs	r3, #7
 8003f4e:	21d0      	movs	r1, #208	; 0xd0
 8003f50:	483c      	ldr	r0, [pc, #240]	; (8004044 <max_ds3231_get_time+0x128>)
 8003f52:	f002 fcbd 	bl	80068d0 <HAL_I2C_Master_Receive>

	Seconds = (rx_buffer[0] >> 4) * 10 + (rx_buffer[0] & 0x0F);
 8003f56:	783b      	ldrb	r3, [r7, #0]
 8003f58:	091b      	lsrs	r3, r3, #4
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	0092      	lsls	r2, r2, #2
 8003f60:	4413      	add	r3, r2
 8003f62:	005b      	lsls	r3, r3, #1
 8003f64:	b2da      	uxtb	r2, r3
 8003f66:	783b      	ldrb	r3, [r7, #0]
 8003f68:	f003 030f 	and.w	r3, r3, #15
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	4413      	add	r3, r2
 8003f70:	b2da      	uxtb	r2, r3
 8003f72:	4b35      	ldr	r3, [pc, #212]	; (8004048 <max_ds3231_get_time+0x12c>)
 8003f74:	701a      	strb	r2, [r3, #0]
	Minutes = (rx_buffer[1] >> 4) * 10 + (rx_buffer[1] & 0x0F);
 8003f76:	787b      	ldrb	r3, [r7, #1]
 8003f78:	091b      	lsrs	r3, r3, #4
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	0092      	lsls	r2, r2, #2
 8003f80:	4413      	add	r3, r2
 8003f82:	005b      	lsls	r3, r3, #1
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	787b      	ldrb	r3, [r7, #1]
 8003f88:	f003 030f 	and.w	r3, r3, #15
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	4413      	add	r3, r2
 8003f90:	b2da      	uxtb	r2, r3
 8003f92:	4b2e      	ldr	r3, [pc, #184]	; (800404c <max_ds3231_get_time+0x130>)
 8003f94:	701a      	strb	r2, [r3, #0]
	Hours = (rx_buffer[2] >> 4) * 10 + (rx_buffer[2] & 0x0F);
 8003f96:	78bb      	ldrb	r3, [r7, #2]
 8003f98:	091b      	lsrs	r3, r3, #4
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	0092      	lsls	r2, r2, #2
 8003fa0:	4413      	add	r3, r2
 8003fa2:	005b      	lsls	r3, r3, #1
 8003fa4:	b2da      	uxtb	r2, r3
 8003fa6:	78bb      	ldrb	r3, [r7, #2]
 8003fa8:	f003 030f 	and.w	r3, r3, #15
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	4413      	add	r3, r2
 8003fb0:	b2da      	uxtb	r2, r3
 8003fb2:	4b27      	ldr	r3, [pc, #156]	; (8004050 <max_ds3231_get_time+0x134>)
 8003fb4:	701a      	strb	r2, [r3, #0]
	Day = rx_buffer[3];
 8003fb6:	78fa      	ldrb	r2, [r7, #3]
 8003fb8:	4b26      	ldr	r3, [pc, #152]	; (8004054 <max_ds3231_get_time+0x138>)
 8003fba:	701a      	strb	r2, [r3, #0]
	Date = (rx_buffer[4] >> 4) * 10 + (rx_buffer[4] & 0x0F);
 8003fbc:	793b      	ldrb	r3, [r7, #4]
 8003fbe:	091b      	lsrs	r3, r3, #4
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	0092      	lsls	r2, r2, #2
 8003fc6:	4413      	add	r3, r2
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	b2da      	uxtb	r2, r3
 8003fcc:	793b      	ldrb	r3, [r7, #4]
 8003fce:	f003 030f 	and.w	r3, r3, #15
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	4413      	add	r3, r2
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	4b1f      	ldr	r3, [pc, #124]	; (8004058 <max_ds3231_get_time+0x13c>)
 8003fda:	701a      	strb	r2, [r3, #0]
	Month = ((rx_buffer[5] >> 4) & 0x07) * 10 + (rx_buffer[5] & 0x0F);
 8003fdc:	797b      	ldrb	r3, [r7, #5]
 8003fde:	091b      	lsrs	r3, r3, #4
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	f003 0307 	and.w	r3, r3, #7
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	461a      	mov	r2, r3
 8003fea:	0092      	lsls	r2, r2, #2
 8003fec:	4413      	add	r3, r2
 8003fee:	005b      	lsls	r3, r3, #1
 8003ff0:	b2da      	uxtb	r2, r3
 8003ff2:	797b      	ldrb	r3, [r7, #5]
 8003ff4:	f003 030f 	and.w	r3, r3, #15
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	4413      	add	r3, r2
 8003ffc:	b2da      	uxtb	r2, r3
 8003ffe:	4b17      	ldr	r3, [pc, #92]	; (800405c <max_ds3231_get_time+0x140>)
 8004000:	701a      	strb	r2, [r3, #0]
	Cuntury = 20 + (rx_buffer[5] >> 7);
 8004002:	797b      	ldrb	r3, [r7, #5]
 8004004:	09db      	lsrs	r3, r3, #7
 8004006:	b2db      	uxtb	r3, r3
 8004008:	3314      	adds	r3, #20
 800400a:	b2da      	uxtb	r2, r3
 800400c:	4b14      	ldr	r3, [pc, #80]	; (8004060 <max_ds3231_get_time+0x144>)
 800400e:	701a      	strb	r2, [r3, #0]
	Year = 2000 + (rx_buffer[6] >> 4) * 10 + (rx_buffer[6] & 0x0F);
 8004010:	79bb      	ldrb	r3, [r7, #6]
 8004012:	091b      	lsrs	r3, r3, #4
 8004014:	b2db      	uxtb	r3, r3
 8004016:	b29b      	uxth	r3, r3
 8004018:	461a      	mov	r2, r3
 800401a:	0092      	lsls	r2, r2, #2
 800401c:	4413      	add	r3, r2
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	b29a      	uxth	r2, r3
 8004022:	79bb      	ldrb	r3, [r7, #6]
 8004024:	b29b      	uxth	r3, r3
 8004026:	f003 030f 	and.w	r3, r3, #15
 800402a:	b29b      	uxth	r3, r3
 800402c:	4413      	add	r3, r2
 800402e:	b29b      	uxth	r3, r3
 8004030:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8004034:	b29a      	uxth	r2, r3
 8004036:	4b0b      	ldr	r3, [pc, #44]	; (8004064 <max_ds3231_get_time+0x148>)
 8004038:	801a      	strh	r2, [r3, #0]
	//printf("Moscow time:\r\n");
	//printf("%02d:%02d:%02d\r\n", Hours, Minutes, Seconds);
	//printf("%02d:%02d:%d\r\n", Date, Month, Year);
	//printf("Cuntury = %d\r\n", Cuntury);
	/*-----------------------Если включена отладка по SWO-------------------------------------*/
}
 800403a:	bf00      	nop
 800403c:	3708      	adds	r7, #8
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	20000788 	.word	0x20000788
 8004048:	20002ebf 	.word	0x20002ebf
 800404c:	20002ec0 	.word	0x20002ec0
 8004050:	20002ec1 	.word	0x20002ec1
 8004054:	20002ec2 	.word	0x20002ec2
 8004058:	20002ec3 	.word	0x20002ec3
 800405c:	20002ec4 	.word	0x20002ec4
 8004060:	20002ec5 	.word	0x20002ec5
 8004064:	20002ec6 	.word	0x20002ec6

08004068 <max_ds3231_get_temperature>:

/*--------------------------------Функция запроса данных о времени----------------------------*/

/*------------------------------Функция запроса данных о температуре--------------------------*/

void max_ds3231_get_temperature(void) {
 8004068:	b580      	push	{r7, lr}
 800406a:	b086      	sub	sp, #24
 800406c:	af02      	add	r7, sp, #8
	///Функция запроса данных о времени/
	///(См. Datasheet DS3231. Cтр.11, табл. 1).
	///Считываем регистры с 0x11 по 0x12 включительно.
	uint8_t rx_buffer[2] = { 0, };
 800406e:	2300      	movs	r3, #0
 8004070:	813b      	strh	r3, [r7, #8]
	uint8_t tx_buffer = 0x11;
 8004072:	2311      	movs	r3, #17
 8004074:	71fb      	strb	r3, [r7, #7]
	float temp_fractional_part = 0.0f;
 8004076:	f04f 0300 	mov.w	r3, #0
 800407a:	60fb      	str	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c2, Adress, &tx_buffer, 1, 10);
 800407c:	1dfa      	adds	r2, r7, #7
 800407e:	230a      	movs	r3, #10
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	2301      	movs	r3, #1
 8004084:	21d0      	movs	r1, #208	; 0xd0
 8004086:	4828      	ldr	r0, [pc, #160]	; (8004128 <max_ds3231_get_temperature+0xc0>)
 8004088:	f002 fb2e 	bl	80066e8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, Adress, rx_buffer, 2, 10);
 800408c:	f107 0208 	add.w	r2, r7, #8
 8004090:	230a      	movs	r3, #10
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	2302      	movs	r3, #2
 8004096:	21d0      	movs	r1, #208	; 0xd0
 8004098:	4823      	ldr	r0, [pc, #140]	; (8004128 <max_ds3231_get_temperature+0xc0>)
 800409a:	f002 fc19 	bl	80068d0 <HAL_I2C_Master_Receive>

	max_ds3231_temp = 0.0f;
 800409e:	4b23      	ldr	r3, [pc, #140]	; (800412c <max_ds3231_get_temperature+0xc4>)
 80040a0:	f04f 0200 	mov.w	r2, #0
 80040a4:	601a      	str	r2, [r3, #0]
	temp_fractional_part = 0.0f;
 80040a6:	f04f 0300 	mov.w	r3, #0
 80040aa:	60fb      	str	r3, [r7, #12]

	if (rx_buffer[1] == 0x00) {
 80040ac:	7a7b      	ldrb	r3, [r7, #9]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d103      	bne.n	80040ba <max_ds3231_get_temperature+0x52>
		temp_fractional_part = 0.0f;
 80040b2:	f04f 0300 	mov.w	r3, #0
 80040b6:	60fb      	str	r3, [r7, #12]
 80040b8:	e013      	b.n	80040e2 <max_ds3231_get_temperature+0x7a>
	} else if (rx_buffer[1] == 0x40) {
 80040ba:	7a7b      	ldrb	r3, [r7, #9]
 80040bc:	2b40      	cmp	r3, #64	; 0x40
 80040be:	d103      	bne.n	80040c8 <max_ds3231_get_temperature+0x60>
		temp_fractional_part = 0.25f;
 80040c0:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	e00c      	b.n	80040e2 <max_ds3231_get_temperature+0x7a>
	} else if (rx_buffer[1] == 0x80) {
 80040c8:	7a7b      	ldrb	r3, [r7, #9]
 80040ca:	2b80      	cmp	r3, #128	; 0x80
 80040cc:	d103      	bne.n	80040d6 <max_ds3231_get_temperature+0x6e>
		temp_fractional_part = 0.5f;
 80040ce:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80040d2:	60fb      	str	r3, [r7, #12]
 80040d4:	e005      	b.n	80040e2 <max_ds3231_get_temperature+0x7a>
	} else if (rx_buffer[1] == 0xC0) {
 80040d6:	7a7b      	ldrb	r3, [r7, #9]
 80040d8:	2bc0      	cmp	r3, #192	; 0xc0
 80040da:	d102      	bne.n	80040e2 <max_ds3231_get_temperature+0x7a>
		temp_fractional_part = 0.75f;
 80040dc:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 80040e0:	60fb      	str	r3, [r7, #12]
	}

	if (rx_buffer[0] < 0x80) {
 80040e2:	7a3b      	ldrb	r3, [r7, #8]
 80040e4:	b25b      	sxtb	r3, r3
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	db0c      	blt.n	8004104 <max_ds3231_get_temperature+0x9c>
		max_ds3231_temp = rx_buffer[0] + temp_fractional_part;
 80040ea:	7a3b      	ldrb	r3, [r7, #8]
 80040ec:	ee07 3a90 	vmov	s15, r3
 80040f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80040f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80040f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040fc:	4b0b      	ldr	r3, [pc, #44]	; (800412c <max_ds3231_get_temperature+0xc4>)
 80040fe:	edc3 7a00 	vstr	s15, [r3]
		max_ds3231_temp = (rx_buffer[0] + temp_fractional_part) * (-1);
	}
	/*-----------------------Если включена отладка по SWO-------------------------------------*/
	//printf("Temperature: %.2f\r\n", max_ds3231_temp);
	/*-----------------------Если включена отладка по SWO-------------------------------------*/
}
 8004102:	e00d      	b.n	8004120 <max_ds3231_get_temperature+0xb8>
		max_ds3231_temp = (rx_buffer[0] + temp_fractional_part) * (-1);
 8004104:	7a3b      	ldrb	r3, [r7, #8]
 8004106:	ee07 3a90 	vmov	s15, r3
 800410a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800410e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004112:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004116:	eef1 7a67 	vneg.f32	s15, s15
 800411a:	4b04      	ldr	r3, [pc, #16]	; (800412c <max_ds3231_get_temperature+0xc4>)
 800411c:	edc3 7a00 	vstr	s15, [r3]
}
 8004120:	bf00      	nop
 8004122:	3710      	adds	r7, #16
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	20000788 	.word	0x20000788
 800412c:	20002ec8 	.word	0x20002ec8

08004130 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004136:	4b0f      	ldr	r3, [pc, #60]	; (8004174 <HAL_MspInit+0x44>)
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	4a0e      	ldr	r2, [pc, #56]	; (8004174 <HAL_MspInit+0x44>)
 800413c:	f043 0301 	orr.w	r3, r3, #1
 8004140:	6193      	str	r3, [r2, #24]
 8004142:	4b0c      	ldr	r3, [pc, #48]	; (8004174 <HAL_MspInit+0x44>)
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	607b      	str	r3, [r7, #4]
 800414c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800414e:	4b09      	ldr	r3, [pc, #36]	; (8004174 <HAL_MspInit+0x44>)
 8004150:	69db      	ldr	r3, [r3, #28]
 8004152:	4a08      	ldr	r2, [pc, #32]	; (8004174 <HAL_MspInit+0x44>)
 8004154:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004158:	61d3      	str	r3, [r2, #28]
 800415a:	4b06      	ldr	r3, [pc, #24]	; (8004174 <HAL_MspInit+0x44>)
 800415c:	69db      	ldr	r3, [r3, #28]
 800415e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004162:	603b      	str	r3, [r7, #0]
 8004164:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004166:	2007      	movs	r0, #7
 8004168:	f001 fe34 	bl	8005dd4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800416c:	bf00      	nop
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	40021000 	.word	0x40021000

08004178 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b08a      	sub	sp, #40	; 0x28
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004180:	f107 0314 	add.w	r3, r7, #20
 8004184:	2200      	movs	r2, #0
 8004186:	601a      	str	r2, [r3, #0]
 8004188:	605a      	str	r2, [r3, #4]
 800418a:	609a      	str	r2, [r3, #8]
 800418c:	60da      	str	r2, [r3, #12]
 800418e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004198:	d14c      	bne.n	8004234 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800419a:	4b28      	ldr	r3, [pc, #160]	; (800423c <HAL_ADC_MspInit+0xc4>)
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	4a27      	ldr	r2, [pc, #156]	; (800423c <HAL_ADC_MspInit+0xc4>)
 80041a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041a4:	6153      	str	r3, [r2, #20]
 80041a6:	4b25      	ldr	r3, [pc, #148]	; (800423c <HAL_ADC_MspInit+0xc4>)
 80041a8:	695b      	ldr	r3, [r3, #20]
 80041aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041ae:	613b      	str	r3, [r7, #16]
 80041b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041b2:	4b22      	ldr	r3, [pc, #136]	; (800423c <HAL_ADC_MspInit+0xc4>)
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	4a21      	ldr	r2, [pc, #132]	; (800423c <HAL_ADC_MspInit+0xc4>)
 80041b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041bc:	6153      	str	r3, [r2, #20]
 80041be:	4b1f      	ldr	r3, [pc, #124]	; (800423c <HAL_ADC_MspInit+0xc4>)
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041c6:	60fb      	str	r3, [r7, #12]
 80041c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB11     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80041ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80041ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041d0:	2303      	movs	r3, #3
 80041d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d4:	2300      	movs	r3, #0
 80041d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041d8:	f107 0314 	add.w	r3, r7, #20
 80041dc:	4619      	mov	r1, r3
 80041de:	4818      	ldr	r0, [pc, #96]	; (8004240 <HAL_ADC_MspInit+0xc8>)
 80041e0:	f002 f838 	bl	8006254 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80041e4:	4b17      	ldr	r3, [pc, #92]	; (8004244 <HAL_ADC_MspInit+0xcc>)
 80041e6:	4a18      	ldr	r2, [pc, #96]	; (8004248 <HAL_ADC_MspInit+0xd0>)
 80041e8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041ea:	4b16      	ldr	r3, [pc, #88]	; (8004244 <HAL_ADC_MspInit+0xcc>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80041f0:	4b14      	ldr	r3, [pc, #80]	; (8004244 <HAL_ADC_MspInit+0xcc>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80041f6:	4b13      	ldr	r3, [pc, #76]	; (8004244 <HAL_ADC_MspInit+0xcc>)
 80041f8:	2280      	movs	r2, #128	; 0x80
 80041fa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80041fc:	4b11      	ldr	r3, [pc, #68]	; (8004244 <HAL_ADC_MspInit+0xcc>)
 80041fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004202:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004204:	4b0f      	ldr	r3, [pc, #60]	; (8004244 <HAL_ADC_MspInit+0xcc>)
 8004206:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800420a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800420c:	4b0d      	ldr	r3, [pc, #52]	; (8004244 <HAL_ADC_MspInit+0xcc>)
 800420e:	2220      	movs	r2, #32
 8004210:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004212:	4b0c      	ldr	r3, [pc, #48]	; (8004244 <HAL_ADC_MspInit+0xcc>)
 8004214:	2200      	movs	r2, #0
 8004216:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004218:	480a      	ldr	r0, [pc, #40]	; (8004244 <HAL_ADC_MspInit+0xcc>)
 800421a:	f001 fe1c 	bl	8005e56 <HAL_DMA_Init>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d001      	beq.n	8004228 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8004224:	f7ff fe74 	bl	8003f10 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a06      	ldr	r2, [pc, #24]	; (8004244 <HAL_ADC_MspInit+0xcc>)
 800422c:	639a      	str	r2, [r3, #56]	; 0x38
 800422e:	4a05      	ldr	r2, [pc, #20]	; (8004244 <HAL_ADC_MspInit+0xcc>)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004234:	bf00      	nop
 8004236:	3728      	adds	r7, #40	; 0x28
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	40021000 	.word	0x40021000
 8004240:	48000400 	.word	0x48000400
 8004244:	200006f8 	.word	0x200006f8
 8004248:	40020008 	.word	0x40020008

0800424c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b08c      	sub	sp, #48	; 0x30
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004254:	f107 031c 	add.w	r3, r7, #28
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	605a      	str	r2, [r3, #4]
 800425e:	609a      	str	r2, [r3, #8]
 8004260:	60da      	str	r2, [r3, #12]
 8004262:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a46      	ldr	r2, [pc, #280]	; (8004384 <HAL_I2C_MspInit+0x138>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d146      	bne.n	80042fc <HAL_I2C_MspInit+0xb0>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800426e:	4b46      	ldr	r3, [pc, #280]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	4a45      	ldr	r2, [pc, #276]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 8004274:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004278:	6153      	str	r3, [r2, #20]
 800427a:	4b43      	ldr	r3, [pc, #268]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004282:	61bb      	str	r3, [r7, #24]
 8004284:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004286:	4b40      	ldr	r3, [pc, #256]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	4a3f      	ldr	r2, [pc, #252]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 800428c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004290:	6153      	str	r3, [r2, #20]
 8004292:	4b3d      	ldr	r3, [pc, #244]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800429a:	617b      	str	r3, [r7, #20]
 800429c:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800429e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042a4:	2312      	movs	r3, #18
 80042a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a8:	2300      	movs	r3, #0
 80042aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042ac:	2303      	movs	r3, #3
 80042ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80042b0:	2304      	movs	r3, #4
 80042b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042b4:	f107 031c 	add.w	r3, r7, #28
 80042b8:	4619      	mov	r1, r3
 80042ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80042be:	f001 ffc9 	bl	8006254 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80042c2:	2380      	movs	r3, #128	; 0x80
 80042c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042c6:	2312      	movs	r3, #18
 80042c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ca:	2300      	movs	r3, #0
 80042cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042ce:	2303      	movs	r3, #3
 80042d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80042d2:	2304      	movs	r3, #4
 80042d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042d6:	f107 031c 	add.w	r3, r7, #28
 80042da:	4619      	mov	r1, r3
 80042dc:	482b      	ldr	r0, [pc, #172]	; (800438c <HAL_I2C_MspInit+0x140>)
 80042de:	f001 ffb9 	bl	8006254 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80042e2:	4b29      	ldr	r3, [pc, #164]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 80042e4:	69db      	ldr	r3, [r3, #28]
 80042e6:	4a28      	ldr	r2, [pc, #160]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 80042e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80042ec:	61d3      	str	r3, [r2, #28]
 80042ee:	4b26      	ldr	r3, [pc, #152]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 80042f0:	69db      	ldr	r3, [r3, #28]
 80042f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042f6:	613b      	str	r3, [r7, #16]
 80042f8:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80042fa:	e03e      	b.n	800437a <HAL_I2C_MspInit+0x12e>
  else if(hi2c->Instance==I2C2)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a23      	ldr	r2, [pc, #140]	; (8004390 <HAL_I2C_MspInit+0x144>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d139      	bne.n	800437a <HAL_I2C_MspInit+0x12e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004306:	4b20      	ldr	r3, [pc, #128]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	4a1f      	ldr	r2, [pc, #124]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 800430c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004310:	6153      	str	r3, [r2, #20]
 8004312:	4b1d      	ldr	r3, [pc, #116]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800431a:	60fb      	str	r3, [r7, #12]
 800431c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800431e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004322:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004324:	2312      	movs	r3, #18
 8004326:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004328:	2300      	movs	r3, #0
 800432a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800432c:	2303      	movs	r3, #3
 800432e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004330:	2304      	movs	r3, #4
 8004332:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004334:	f107 031c 	add.w	r3, r7, #28
 8004338:	4619      	mov	r1, r3
 800433a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800433e:	f001 ff89 	bl	8006254 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004342:	4b11      	ldr	r3, [pc, #68]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 8004344:	69db      	ldr	r3, [r3, #28]
 8004346:	4a10      	ldr	r2, [pc, #64]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 8004348:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800434c:	61d3      	str	r3, [r2, #28]
 800434e:	4b0e      	ldr	r3, [pc, #56]	; (8004388 <HAL_I2C_MspInit+0x13c>)
 8004350:	69db      	ldr	r3, [r3, #28]
 8004352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004356:	60bb      	str	r3, [r7, #8]
 8004358:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800435a:	2200      	movs	r2, #0
 800435c:	2100      	movs	r1, #0
 800435e:	2021      	movs	r0, #33	; 0x21
 8004360:	f001 fd43 	bl	8005dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8004364:	2021      	movs	r0, #33	; 0x21
 8004366:	f001 fd5c 	bl	8005e22 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 800436a:	2200      	movs	r2, #0
 800436c:	2100      	movs	r1, #0
 800436e:	2022      	movs	r0, #34	; 0x22
 8004370:	f001 fd3b 	bl	8005dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8004374:	2022      	movs	r0, #34	; 0x22
 8004376:	f001 fd54 	bl	8005e22 <HAL_NVIC_EnableIRQ>
}
 800437a:	bf00      	nop
 800437c:	3730      	adds	r7, #48	; 0x30
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	40005400 	.word	0x40005400
 8004388:	40021000 	.word	0x40021000
 800438c:	48000400 	.word	0x48000400
 8004390:	40005800 	.word	0x40005800

08004394 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b08c      	sub	sp, #48	; 0x30
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800439c:	f107 031c 	add.w	r3, r7, #28
 80043a0:	2200      	movs	r2, #0
 80043a2:	601a      	str	r2, [r3, #0]
 80043a4:	605a      	str	r2, [r3, #4]
 80043a6:	609a      	str	r2, [r3, #8]
 80043a8:	60da      	str	r2, [r3, #12]
 80043aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a45      	ldr	r2, [pc, #276]	; (80044c8 <HAL_SPI_MspInit+0x134>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d14d      	bne.n	8004452 <HAL_SPI_MspInit+0xbe>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043b6:	4b45      	ldr	r3, [pc, #276]	; (80044cc <HAL_SPI_MspInit+0x138>)
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	4a44      	ldr	r2, [pc, #272]	; (80044cc <HAL_SPI_MspInit+0x138>)
 80043bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80043c0:	6193      	str	r3, [r2, #24]
 80043c2:	4b42      	ldr	r3, [pc, #264]	; (80044cc <HAL_SPI_MspInit+0x138>)
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043ca:	61bb      	str	r3, [r7, #24]
 80043cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043ce:	4b3f      	ldr	r3, [pc, #252]	; (80044cc <HAL_SPI_MspInit+0x138>)
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	4a3e      	ldr	r2, [pc, #248]	; (80044cc <HAL_SPI_MspInit+0x138>)
 80043d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043d8:	6153      	str	r3, [r2, #20]
 80043da:	4b3c      	ldr	r3, [pc, #240]	; (80044cc <HAL_SPI_MspInit+0x138>)
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e2:	617b      	str	r3, [r7, #20]
 80043e4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043e6:	4b39      	ldr	r3, [pc, #228]	; (80044cc <HAL_SPI_MspInit+0x138>)
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	4a38      	ldr	r2, [pc, #224]	; (80044cc <HAL_SPI_MspInit+0x138>)
 80043ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043f0:	6153      	str	r3, [r2, #20]
 80043f2:	4b36      	ldr	r3, [pc, #216]	; (80044cc <HAL_SPI_MspInit+0x138>)
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043fa:	613b      	str	r3, [r7, #16]
 80043fc:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80043fe:	2380      	movs	r3, #128	; 0x80
 8004400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004402:	2302      	movs	r3, #2
 8004404:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004406:	2300      	movs	r3, #0
 8004408:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800440a:	2303      	movs	r3, #3
 800440c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800440e:	2305      	movs	r3, #5
 8004410:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004412:	f107 031c 	add.w	r3, r7, #28
 8004416:	4619      	mov	r1, r3
 8004418:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800441c:	f001 ff1a 	bl	8006254 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004420:	2308      	movs	r3, #8
 8004422:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004424:	2302      	movs	r3, #2
 8004426:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004428:	2300      	movs	r3, #0
 800442a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800442c:	2303      	movs	r3, #3
 800442e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004430:	2305      	movs	r3, #5
 8004432:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004434:	f107 031c 	add.w	r3, r7, #28
 8004438:	4619      	mov	r1, r3
 800443a:	4825      	ldr	r0, [pc, #148]	; (80044d0 <HAL_SPI_MspInit+0x13c>)
 800443c:	f001 ff0a 	bl	8006254 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004440:	2200      	movs	r2, #0
 8004442:	2100      	movs	r1, #0
 8004444:	2023      	movs	r0, #35	; 0x23
 8004446:	f001 fcd0 	bl	8005dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800444a:	2023      	movs	r0, #35	; 0x23
 800444c:	f001 fce9 	bl	8005e22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004450:	e035      	b.n	80044be <HAL_SPI_MspInit+0x12a>
  else if(hspi->Instance==SPI2)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a1f      	ldr	r2, [pc, #124]	; (80044d4 <HAL_SPI_MspInit+0x140>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d130      	bne.n	80044be <HAL_SPI_MspInit+0x12a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800445c:	4b1b      	ldr	r3, [pc, #108]	; (80044cc <HAL_SPI_MspInit+0x138>)
 800445e:	69db      	ldr	r3, [r3, #28]
 8004460:	4a1a      	ldr	r2, [pc, #104]	; (80044cc <HAL_SPI_MspInit+0x138>)
 8004462:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004466:	61d3      	str	r3, [r2, #28]
 8004468:	4b18      	ldr	r3, [pc, #96]	; (80044cc <HAL_SPI_MspInit+0x138>)
 800446a:	69db      	ldr	r3, [r3, #28]
 800446c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004470:	60fb      	str	r3, [r7, #12]
 8004472:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004474:	4b15      	ldr	r3, [pc, #84]	; (80044cc <HAL_SPI_MspInit+0x138>)
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	4a14      	ldr	r2, [pc, #80]	; (80044cc <HAL_SPI_MspInit+0x138>)
 800447a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800447e:	6153      	str	r3, [r2, #20]
 8004480:	4b12      	ldr	r3, [pc, #72]	; (80044cc <HAL_SPI_MspInit+0x138>)
 8004482:	695b      	ldr	r3, [r3, #20]
 8004484:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004488:	60bb      	str	r3, [r7, #8]
 800448a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800448c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004490:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004492:	2302      	movs	r3, #2
 8004494:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004496:	2300      	movs	r3, #0
 8004498:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800449a:	2303      	movs	r3, #3
 800449c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800449e:	2305      	movs	r3, #5
 80044a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044a2:	f107 031c 	add.w	r3, r7, #28
 80044a6:	4619      	mov	r1, r3
 80044a8:	4809      	ldr	r0, [pc, #36]	; (80044d0 <HAL_SPI_MspInit+0x13c>)
 80044aa:	f001 fed3 	bl	8006254 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80044ae:	2200      	movs	r2, #0
 80044b0:	2100      	movs	r1, #0
 80044b2:	2024      	movs	r0, #36	; 0x24
 80044b4:	f001 fc99 	bl	8005dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80044b8:	2024      	movs	r0, #36	; 0x24
 80044ba:	f001 fcb2 	bl	8005e22 <HAL_NVIC_EnableIRQ>
}
 80044be:	bf00      	nop
 80044c0:	3730      	adds	r7, #48	; 0x30
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	40013000 	.word	0x40013000
 80044cc:	40021000 	.word	0x40021000
 80044d0:	48000400 	.word	0x48000400
 80044d4:	40003800 	.word	0x40003800

080044d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b086      	sub	sp, #24
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a23      	ldr	r2, [pc, #140]	; (8004574 <HAL_TIM_Base_MspInit+0x9c>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d10c      	bne.n	8004504 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80044ea:	4b23      	ldr	r3, [pc, #140]	; (8004578 <HAL_TIM_Base_MspInit+0xa0>)
 80044ec:	69db      	ldr	r3, [r3, #28]
 80044ee:	4a22      	ldr	r2, [pc, #136]	; (8004578 <HAL_TIM_Base_MspInit+0xa0>)
 80044f0:	f043 0302 	orr.w	r3, r3, #2
 80044f4:	61d3      	str	r3, [r2, #28]
 80044f6:	4b20      	ldr	r3, [pc, #128]	; (8004578 <HAL_TIM_Base_MspInit+0xa0>)
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	617b      	str	r3, [r7, #20]
 8004500:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8004502:	e032      	b.n	800456a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a1c      	ldr	r2, [pc, #112]	; (800457c <HAL_TIM_Base_MspInit+0xa4>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d114      	bne.n	8004538 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800450e:	4b1a      	ldr	r3, [pc, #104]	; (8004578 <HAL_TIM_Base_MspInit+0xa0>)
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	4a19      	ldr	r2, [pc, #100]	; (8004578 <HAL_TIM_Base_MspInit+0xa0>)
 8004514:	f043 0310 	orr.w	r3, r3, #16
 8004518:	61d3      	str	r3, [r2, #28]
 800451a:	4b17      	ldr	r3, [pc, #92]	; (8004578 <HAL_TIM_Base_MspInit+0xa0>)
 800451c:	69db      	ldr	r3, [r3, #28]
 800451e:	f003 0310 	and.w	r3, r3, #16
 8004522:	613b      	str	r3, [r7, #16]
 8004524:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004526:	2200      	movs	r2, #0
 8004528:	2100      	movs	r1, #0
 800452a:	2036      	movs	r0, #54	; 0x36
 800452c:	f001 fc5d 	bl	8005dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004530:	2036      	movs	r0, #54	; 0x36
 8004532:	f001 fc76 	bl	8005e22 <HAL_NVIC_EnableIRQ>
}
 8004536:	e018      	b.n	800456a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a10      	ldr	r2, [pc, #64]	; (8004580 <HAL_TIM_Base_MspInit+0xa8>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d113      	bne.n	800456a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004542:	4b0d      	ldr	r3, [pc, #52]	; (8004578 <HAL_TIM_Base_MspInit+0xa0>)
 8004544:	69db      	ldr	r3, [r3, #28]
 8004546:	4a0c      	ldr	r2, [pc, #48]	; (8004578 <HAL_TIM_Base_MspInit+0xa0>)
 8004548:	f043 0320 	orr.w	r3, r3, #32
 800454c:	61d3      	str	r3, [r2, #28]
 800454e:	4b0a      	ldr	r3, [pc, #40]	; (8004578 <HAL_TIM_Base_MspInit+0xa0>)
 8004550:	69db      	ldr	r3, [r3, #28]
 8004552:	f003 0320 	and.w	r3, r3, #32
 8004556:	60fb      	str	r3, [r7, #12]
 8004558:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800455a:	2200      	movs	r2, #0
 800455c:	2100      	movs	r1, #0
 800455e:	2037      	movs	r0, #55	; 0x37
 8004560:	f001 fc43 	bl	8005dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004564:	2037      	movs	r0, #55	; 0x37
 8004566:	f001 fc5c 	bl	8005e22 <HAL_NVIC_EnableIRQ>
}
 800456a:	bf00      	nop
 800456c:	3718      	adds	r7, #24
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	40000400 	.word	0x40000400
 8004578:	40021000 	.word	0x40021000
 800457c:	40001000 	.word	0x40001000
 8004580:	40001400 	.word	0x40001400

08004584 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b088      	sub	sp, #32
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800458c:	f107 030c 	add.w	r3, r7, #12
 8004590:	2200      	movs	r2, #0
 8004592:	601a      	str	r2, [r3, #0]
 8004594:	605a      	str	r2, [r3, #4]
 8004596:	609a      	str	r2, [r3, #8]
 8004598:	60da      	str	r2, [r3, #12]
 800459a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a11      	ldr	r2, [pc, #68]	; (80045e8 <HAL_TIM_MspPostInit+0x64>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d11b      	bne.n	80045de <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045a6:	4b11      	ldr	r3, [pc, #68]	; (80045ec <HAL_TIM_MspPostInit+0x68>)
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	4a10      	ldr	r2, [pc, #64]	; (80045ec <HAL_TIM_MspPostInit+0x68>)
 80045ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045b0:	6153      	str	r3, [r2, #20]
 80045b2:	4b0e      	ldr	r3, [pc, #56]	; (80045ec <HAL_TIM_MspPostInit+0x68>)
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045ba:	60bb      	str	r3, [r7, #8]
 80045bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80045be:	2330      	movs	r3, #48	; 0x30
 80045c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045c2:	2302      	movs	r3, #2
 80045c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ca:	2300      	movs	r3, #0
 80045cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80045ce:	2302      	movs	r3, #2
 80045d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045d2:	f107 030c 	add.w	r3, r7, #12
 80045d6:	4619      	mov	r1, r3
 80045d8:	4805      	ldr	r0, [pc, #20]	; (80045f0 <HAL_TIM_MspPostInit+0x6c>)
 80045da:	f001 fe3b 	bl	8006254 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80045de:	bf00      	nop
 80045e0:	3720      	adds	r7, #32
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	40000400 	.word	0x40000400
 80045ec:	40021000 	.word	0x40021000
 80045f0:	48000400 	.word	0x48000400

080045f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b08a      	sub	sp, #40	; 0x28
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045fc:	f107 0314 	add.w	r3, r7, #20
 8004600:	2200      	movs	r2, #0
 8004602:	601a      	str	r2, [r3, #0]
 8004604:	605a      	str	r2, [r3, #4]
 8004606:	609a      	str	r2, [r3, #8]
 8004608:	60da      	str	r2, [r3, #12]
 800460a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a17      	ldr	r2, [pc, #92]	; (8004670 <HAL_UART_MspInit+0x7c>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d128      	bne.n	8004668 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004616:	4b17      	ldr	r3, [pc, #92]	; (8004674 <HAL_UART_MspInit+0x80>)
 8004618:	69db      	ldr	r3, [r3, #28]
 800461a:	4a16      	ldr	r2, [pc, #88]	; (8004674 <HAL_UART_MspInit+0x80>)
 800461c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004620:	61d3      	str	r3, [r2, #28]
 8004622:	4b14      	ldr	r3, [pc, #80]	; (8004674 <HAL_UART_MspInit+0x80>)
 8004624:	69db      	ldr	r3, [r3, #28]
 8004626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800462a:	613b      	str	r3, [r7, #16]
 800462c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800462e:	4b11      	ldr	r3, [pc, #68]	; (8004674 <HAL_UART_MspInit+0x80>)
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	4a10      	ldr	r2, [pc, #64]	; (8004674 <HAL_UART_MspInit+0x80>)
 8004634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004638:	6153      	str	r3, [r2, #20]
 800463a:	4b0e      	ldr	r3, [pc, #56]	; (8004674 <HAL_UART_MspInit+0x80>)
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004642:	60fb      	str	r3, [r7, #12]
 8004644:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004646:	230c      	movs	r3, #12
 8004648:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800464a:	2302      	movs	r3, #2
 800464c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800464e:	2300      	movs	r3, #0
 8004650:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004652:	2300      	movs	r3, #0
 8004654:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004656:	2307      	movs	r3, #7
 8004658:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800465a:	f107 0314 	add.w	r3, r7, #20
 800465e:	4619      	mov	r1, r3
 8004660:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004664:	f001 fdf6 	bl	8006254 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004668:	bf00      	nop
 800466a:	3728      	adds	r7, #40	; 0x28
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40004400 	.word	0x40004400
 8004674:	40021000 	.word	0x40021000

08004678 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 800467c:	4b0e      	ldr	r3, [pc, #56]	; (80046b8 <SDTimer_Handler+0x40>)
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d006      	beq.n	8004694 <SDTimer_Handler+0x1c>
    Timer1--;
 8004686:	4b0c      	ldr	r3, [pc, #48]	; (80046b8 <SDTimer_Handler+0x40>)
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	b2db      	uxtb	r3, r3
 800468c:	3b01      	subs	r3, #1
 800468e:	b2da      	uxtb	r2, r3
 8004690:	4b09      	ldr	r3, [pc, #36]	; (80046b8 <SDTimer_Handler+0x40>)
 8004692:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 8004694:	4b09      	ldr	r3, [pc, #36]	; (80046bc <SDTimer_Handler+0x44>)
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d006      	beq.n	80046ac <SDTimer_Handler+0x34>
    Timer2--;
 800469e:	4b07      	ldr	r3, [pc, #28]	; (80046bc <SDTimer_Handler+0x44>)
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	3b01      	subs	r3, #1
 80046a6:	b2da      	uxtb	r2, r3
 80046a8:	4b04      	ldr	r3, [pc, #16]	; (80046bc <SDTimer_Handler+0x44>)
 80046aa:	701a      	strb	r2, [r3, #0]
}
 80046ac:	bf00      	nop
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	20002fd6 	.word	0x20002fd6
 80046bc:	20002fd7 	.word	0x20002fd7

080046c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80046c0:	b480      	push	{r7}
 80046c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80046c4:	e7fe      	b.n	80046c4 <NMI_Handler+0x4>

080046c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80046c6:	b480      	push	{r7}
 80046c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80046ca:	e7fe      	b.n	80046ca <HardFault_Handler+0x4>

080046cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80046cc:	b480      	push	{r7}
 80046ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80046d0:	e7fe      	b.n	80046d0 <MemManage_Handler+0x4>

080046d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80046d2:	b480      	push	{r7}
 80046d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80046d6:	e7fe      	b.n	80046d6 <BusFault_Handler+0x4>

080046d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80046d8:	b480      	push	{r7}
 80046da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80046dc:	e7fe      	b.n	80046dc <UsageFault_Handler+0x4>

080046de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80046de:	b480      	push	{r7}
 80046e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80046e2:	bf00      	nop
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80046ec:	b480      	push	{r7}
 80046ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80046f0:	bf00      	nop
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80046fa:	b480      	push	{r7}
 80046fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80046fe:	bf00      	nop
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 800470c:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <SysTick_Handler+0x30>)
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	b2db      	uxtb	r3, r3
 8004712:	3301      	adds	r3, #1
 8004714:	b2da      	uxtb	r2, r3
 8004716:	4b08      	ldr	r3, [pc, #32]	; (8004738 <SysTick_Handler+0x30>)
 8004718:	701a      	strb	r2, [r3, #0]
	  if(FatFsCnt >= 10)
 800471a:	4b07      	ldr	r3, [pc, #28]	; (8004738 <SysTick_Handler+0x30>)
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b09      	cmp	r3, #9
 8004722:	d904      	bls.n	800472e <SysTick_Handler+0x26>
	  {
	    FatFsCnt = 0;
 8004724:	4b04      	ldr	r3, [pc, #16]	; (8004738 <SysTick_Handler+0x30>)
 8004726:	2200      	movs	r2, #0
 8004728:	701a      	strb	r2, [r3, #0]
	    SDTimer_Handler();
 800472a:	f7ff ffa5 	bl	8004678 <SDTimer_Handler>
	  }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800472e:	f000 f9fb 	bl	8004b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004732:	bf00      	nop
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	20002fd5 	.word	0x20002fd5

0800473c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004740:	4814      	ldr	r0, [pc, #80]	; (8004794 <DMA1_Channel1_IRQHandler+0x58>)
 8004742:	f001 fc6c 	bl	800601e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  Counter_DMA_IT++;
 8004746:	4b14      	ldr	r3, [pc, #80]	; (8004798 <DMA1_Channel1_IRQHandler+0x5c>)
 8004748:	881b      	ldrh	r3, [r3, #0]
 800474a:	3301      	adds	r3, #1
 800474c:	b29a      	uxth	r2, r3
 800474e:	4b12      	ldr	r3, [pc, #72]	; (8004798 <DMA1_Channel1_IRQHandler+0x5c>)
 8004750:	801a      	strh	r2, [r3, #0]
  if(Counter_DMA_IT == 1200){
 8004752:	4b11      	ldr	r3, [pc, #68]	; (8004798 <DMA1_Channel1_IRQHandler+0x5c>)
 8004754:	881b      	ldrh	r3, [r3, #0]
 8004756:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800475a:	d118      	bne.n	800478e <DMA1_Channel1_IRQHandler+0x52>
	  Counter_DMA_IT = 0;
 800475c:	4b0e      	ldr	r3, [pc, #56]	; (8004798 <DMA1_Channel1_IRQHandler+0x5c>)
 800475e:	2200      	movs	r2, #0
 8004760:	801a      	strh	r2, [r3, #0]
	  ADC_SMA_Data_1 = SMA_FILTER_Get_Value(SMA_Filter_Buffer_1, &ADC_RAW_Data_1);
 8004762:	490e      	ldr	r1, [pc, #56]	; (800479c <DMA1_Channel1_IRQHandler+0x60>)
 8004764:	480e      	ldr	r0, [pc, #56]	; (80047a0 <DMA1_Channel1_IRQHandler+0x64>)
 8004766:	f7fd f87d 	bl	8001864 <SMA_FILTER_Get_Value>
 800476a:	4603      	mov	r3, r0
 800476c:	461a      	mov	r2, r3
 800476e:	4b0d      	ldr	r3, [pc, #52]	; (80047a4 <DMA1_Channel1_IRQHandler+0x68>)
 8004770:	801a      	strh	r2, [r3, #0]
	  ADC_SMA_Data_2 = SMA_FILTER_Get_Value(SMA_Filter_Buffer_2, &v_bus);
 8004772:	490d      	ldr	r1, [pc, #52]	; (80047a8 <DMA1_Channel1_IRQHandler+0x6c>)
 8004774:	480d      	ldr	r0, [pc, #52]	; (80047ac <DMA1_Channel1_IRQHandler+0x70>)
 8004776:	f7fd f875 	bl	8001864 <SMA_FILTER_Get_Value>
 800477a:	4603      	mov	r3, r0
 800477c:	461a      	mov	r2, r3
 800477e:	4b0c      	ldr	r3, [pc, #48]	; (80047b0 <DMA1_Channel1_IRQHandler+0x74>)
 8004780:	801a      	strh	r2, [r3, #0]
	  adc_flag = 1;
 8004782:	4b0c      	ldr	r3, [pc, #48]	; (80047b4 <DMA1_Channel1_IRQHandler+0x78>)
 8004784:	2201      	movs	r2, #1
 8004786:	701a      	strb	r2, [r3, #0]
	  ina219_flag = 1;
 8004788:	4b0b      	ldr	r3, [pc, #44]	; (80047b8 <DMA1_Channel1_IRQHandler+0x7c>)
 800478a:	2201      	movs	r2, #1
 800478c:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800478e:	bf00      	nop
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	200006f8 	.word	0x200006f8
 8004798:	20002fd2 	.word	0x20002fd2
 800479c:	20002fce 	.word	0x20002fce
 80047a0:	20002ecc 	.word	0x20002ecc
 80047a4:	20002fcc 	.word	0x20002fcc
 80047a8:	20002e82 	.word	0x20002e82
 80047ac:	20002f4c 	.word	0x20002f4c
 80047b0:	20002fd0 	.word	0x20002fd0
 80047b4:	20002fd4 	.word	0x20002fd4
 80047b8:	20002e80 	.word	0x20002e80

080047bc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80047c0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80047c4:	f001 fee8 	bl	8006598 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80047c8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80047cc:	f001 fee4 	bl	8006598 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80047d0:	bf00      	nop
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event global interrupt / I2C2 wake-up interrupt through EXTI line 24.
  */
void I2C2_EV_IRQHandler(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80047d8:	4802      	ldr	r0, [pc, #8]	; (80047e4 <I2C2_EV_IRQHandler+0x10>)
 80047da:	f002 fca4 	bl	8007126 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80047de:	bf00      	nop
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	20000788 	.word	0x20000788

080047e8 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80047ec:	4802      	ldr	r0, [pc, #8]	; (80047f8 <I2C2_ER_IRQHandler+0x10>)
 80047ee:	f002 fcb4 	bl	800715a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80047f2:	bf00      	nop
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	20000788 	.word	0x20000788

080047fc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004800:	4803      	ldr	r0, [pc, #12]	; (8004810 <SPI1_IRQHandler+0x14>)
 8004802:	f005 fe09 	bl	800a418 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */
  ERROR_GMG12864 = 1;
 8004806:	4b03      	ldr	r3, [pc, #12]	; (8004814 <SPI1_IRQHandler+0x18>)
 8004808:	2201      	movs	r2, #1
 800480a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SPI1_IRQn 1 */
}
 800480c:	bf00      	nop
 800480e:	bd80      	pop	{r7, pc}
 8004810:	200007d4 	.word	0x200007d4
 8004814:	20000a10 	.word	0x20000a10

08004818 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800481c:	4803      	ldr	r0, [pc, #12]	; (800482c <SPI2_IRQHandler+0x14>)
 800481e:	f005 fdfb 	bl	800a418 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */
  ERROR_SD_CARD = 1;
 8004822:	4b03      	ldr	r3, [pc, #12]	; (8004830 <SPI2_IRQHandler+0x18>)
 8004824:	2201      	movs	r2, #1
 8004826:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SPI2_IRQn 1 */
}
 8004828:	bf00      	nop
 800482a:	bd80      	pop	{r7, pc}
 800482c:	20000838 	.word	0x20000838
 8004830:	20000a11 	.word	0x20000a11

08004834 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(user_button_Pin);
 8004838:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800483c:	f001 feac 	bl	8006598 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004840:	bf00      	nop
 8004842:	bd80      	pop	{r7, pc}

08004844 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004848:	4806      	ldr	r0, [pc, #24]	; (8004864 <TIM6_DAC_IRQHandler+0x20>)
 800484a:	f006 fadb 	bl	800ae04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  HAL_ADC_Start_DMA(&hadc1, &ADC_RAW_Data_1, 1);
 800484e:	2201      	movs	r2, #1
 8004850:	4905      	ldr	r1, [pc, #20]	; (8004868 <TIM6_DAC_IRQHandler+0x24>)
 8004852:	4806      	ldr	r0, [pc, #24]	; (800486c <TIM6_DAC_IRQHandler+0x28>)
 8004854:	f000 fbc4 	bl	8004fe0 <HAL_ADC_Start_DMA>
  ina219_flag = 1;
 8004858:	4b05      	ldr	r3, [pc, #20]	; (8004870 <TIM6_DAC_IRQHandler+0x2c>)
 800485a:	2201      	movs	r2, #1
 800485c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800485e:	bf00      	nop
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	200008e8 	.word	0x200008e8
 8004868:	20002fce 	.word	0x20002fce
 800486c:	200006a8 	.word	0x200006a8
 8004870:	20002e80 	.word	0x20002e80

08004874 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004878:	4805      	ldr	r0, [pc, #20]	; (8004890 <TIM7_IRQHandler+0x1c>)
 800487a:	f006 fac3 	bl	800ae04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  tim7_counter += 1;
 800487e:	4b05      	ldr	r3, [pc, #20]	; (8004894 <TIM7_IRQHandler+0x20>)
 8004880:	881b      	ldrh	r3, [r3, #0]
 8004882:	b29b      	uxth	r3, r3
 8004884:	3301      	adds	r3, #1
 8004886:	b29a      	uxth	r2, r3
 8004888:	4b02      	ldr	r3, [pc, #8]	; (8004894 <TIM7_IRQHandler+0x20>)
 800488a:	801a      	strh	r2, [r3, #0]
  /* USER CODE END TIM7_IRQn 1 */
}
 800488c:	bf00      	nop
 800488e:	bd80      	pop	{r7, pc}
 8004890:	20000934 	.word	0x20000934
 8004894:	20002eba 	.word	0x20002eba

08004898 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0
	return 1;
 800489c:	2301      	movs	r3, #1
}
 800489e:	4618      	mov	r0, r3
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <_kill>:

int _kill(int pid, int sig)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80048b2:	f00b fe5f 	bl	8010574 <__errno>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2216      	movs	r2, #22
 80048ba:	601a      	str	r2, [r3, #0]
	return -1;
 80048bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3708      	adds	r7, #8
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <_exit>:

void _exit (int status)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80048d0:	f04f 31ff 	mov.w	r1, #4294967295
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f7ff ffe7 	bl	80048a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80048da:	e7fe      	b.n	80048da <_exit+0x12>

080048dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048e8:	2300      	movs	r3, #0
 80048ea:	617b      	str	r3, [r7, #20]
 80048ec:	e00a      	b.n	8004904 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80048ee:	f3af 8000 	nop.w
 80048f2:	4601      	mov	r1, r0
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	1c5a      	adds	r2, r3, #1
 80048f8:	60ba      	str	r2, [r7, #8]
 80048fa:	b2ca      	uxtb	r2, r1
 80048fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	3301      	adds	r3, #1
 8004902:	617b      	str	r3, [r7, #20]
 8004904:	697a      	ldr	r2, [r7, #20]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	429a      	cmp	r2, r3
 800490a:	dbf0      	blt.n	80048ee <_read+0x12>
	}

return len;
 800490c:	687b      	ldr	r3, [r7, #4]
}
 800490e:	4618      	mov	r0, r3
 8004910:	3718      	adds	r7, #24
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b086      	sub	sp, #24
 800491a:	af00      	add	r7, sp, #0
 800491c:	60f8      	str	r0, [r7, #12]
 800491e:	60b9      	str	r1, [r7, #8]
 8004920:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004922:	2300      	movs	r3, #0
 8004924:	617b      	str	r3, [r7, #20]
 8004926:	e009      	b.n	800493c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	60ba      	str	r2, [r7, #8]
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	4618      	mov	r0, r3
 8004932:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	3301      	adds	r3, #1
 800493a:	617b      	str	r3, [r7, #20]
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	429a      	cmp	r2, r3
 8004942:	dbf1      	blt.n	8004928 <_write+0x12>
	}
	return len;
 8004944:	687b      	ldr	r3, [r7, #4]
}
 8004946:	4618      	mov	r0, r3
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <_close>:

int _close(int file)
{
 800494e:	b480      	push	{r7}
 8004950:	b083      	sub	sp, #12
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
	return -1;
 8004956:	f04f 33ff 	mov.w	r3, #4294967295
}
 800495a:	4618      	mov	r0, r3
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr

08004966 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004966:	b480      	push	{r7}
 8004968:	b083      	sub	sp, #12
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
 800496e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004976:	605a      	str	r2, [r3, #4]
	return 0;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr

08004986 <_isatty>:

int _isatty(int file)
{
 8004986:	b480      	push	{r7}
 8004988:	b083      	sub	sp, #12
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
	return 1;
 800498e:	2301      	movs	r3, #1
}
 8004990:	4618      	mov	r0, r3
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800499c:	b480      	push	{r7}
 800499e:	b085      	sub	sp, #20
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	607a      	str	r2, [r7, #4]
	return 0;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3714      	adds	r7, #20
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
	...

080049b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b086      	sub	sp, #24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80049c0:	4a14      	ldr	r2, [pc, #80]	; (8004a14 <_sbrk+0x5c>)
 80049c2:	4b15      	ldr	r3, [pc, #84]	; (8004a18 <_sbrk+0x60>)
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80049cc:	4b13      	ldr	r3, [pc, #76]	; (8004a1c <_sbrk+0x64>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d102      	bne.n	80049da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80049d4:	4b11      	ldr	r3, [pc, #68]	; (8004a1c <_sbrk+0x64>)
 80049d6:	4a12      	ldr	r2, [pc, #72]	; (8004a20 <_sbrk+0x68>)
 80049d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80049da:	4b10      	ldr	r3, [pc, #64]	; (8004a1c <_sbrk+0x64>)
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4413      	add	r3, r2
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d207      	bcs.n	80049f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80049e8:	f00b fdc4 	bl	8010574 <__errno>
 80049ec:	4603      	mov	r3, r0
 80049ee:	220c      	movs	r2, #12
 80049f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80049f2:	f04f 33ff 	mov.w	r3, #4294967295
 80049f6:	e009      	b.n	8004a0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80049f8:	4b08      	ldr	r3, [pc, #32]	; (8004a1c <_sbrk+0x64>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80049fe:	4b07      	ldr	r3, [pc, #28]	; (8004a1c <_sbrk+0x64>)
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4413      	add	r3, r2
 8004a06:	4a05      	ldr	r2, [pc, #20]	; (8004a1c <_sbrk+0x64>)
 8004a08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3718      	adds	r7, #24
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	20010000 	.word	0x20010000
 8004a18:	00000400 	.word	0x00000400
 8004a1c:	20002fd8 	.word	0x20002fd8
 8004a20:	20003228 	.word	0x20003228

08004a24 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004a24:	b480      	push	{r7}
 8004a26:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a28:	4b06      	ldr	r3, [pc, #24]	; (8004a44 <SystemInit+0x20>)
 8004a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a2e:	4a05      	ldr	r2, [pc, #20]	; (8004a44 <SystemInit+0x20>)
 8004a30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004a38:	bf00      	nop
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	e000ed00 	.word	0xe000ed00

08004a48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004a48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004a80 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004a4c:	480d      	ldr	r0, [pc, #52]	; (8004a84 <LoopForever+0x6>)
  ldr r1, =_edata
 8004a4e:	490e      	ldr	r1, [pc, #56]	; (8004a88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004a50:	4a0e      	ldr	r2, [pc, #56]	; (8004a8c <LoopForever+0xe>)
  movs r3, #0
 8004a52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004a54:	e002      	b.n	8004a5c <LoopCopyDataInit>

08004a56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004a56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004a58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004a5a:	3304      	adds	r3, #4

08004a5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004a5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004a5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004a60:	d3f9      	bcc.n	8004a56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004a62:	4a0b      	ldr	r2, [pc, #44]	; (8004a90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004a64:	4c0b      	ldr	r4, [pc, #44]	; (8004a94 <LoopForever+0x16>)
  movs r3, #0
 8004a66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004a68:	e001      	b.n	8004a6e <LoopFillZerobss>

08004a6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004a6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004a6c:	3204      	adds	r2, #4

08004a6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004a6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004a70:	d3fb      	bcc.n	8004a6a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004a72:	f7ff ffd7 	bl	8004a24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004a76:	f00b fd83 	bl	8010580 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004a7a:	f7fd fc07 	bl	800228c <main>

08004a7e <LoopForever>:

LoopForever:
    b LoopForever
 8004a7e:	e7fe      	b.n	8004a7e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004a80:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8004a84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004a88:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8004a8c:	080146c4 	.word	0x080146c4
  ldr r2, =_sbss
 8004a90:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8004a94:	20003224 	.word	0x20003224

08004a98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004a98:	e7fe      	b.n	8004a98 <ADC1_2_IRQHandler>
	...

08004a9c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004aa0:	4b08      	ldr	r3, [pc, #32]	; (8004ac4 <HAL_Init+0x28>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a07      	ldr	r2, [pc, #28]	; (8004ac4 <HAL_Init+0x28>)
 8004aa6:	f043 0310 	orr.w	r3, r3, #16
 8004aaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004aac:	2003      	movs	r0, #3
 8004aae:	f001 f991 	bl	8005dd4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ab2:	2000      	movs	r0, #0
 8004ab4:	f000 f808 	bl	8004ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ab8:	f7ff fb3a 	bl	8004130 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	40022000 	.word	0x40022000

08004ac8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ad0:	4b12      	ldr	r3, [pc, #72]	; (8004b1c <HAL_InitTick+0x54>)
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	4b12      	ldr	r3, [pc, #72]	; (8004b20 <HAL_InitTick+0x58>)
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	4619      	mov	r1, r3
 8004ada:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8004ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f001 f9a9 	bl	8005e3e <HAL_SYSTICK_Config>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e00e      	b.n	8004b14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2b0f      	cmp	r3, #15
 8004afa:	d80a      	bhi.n	8004b12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004afc:	2200      	movs	r2, #0
 8004afe:	6879      	ldr	r1, [r7, #4]
 8004b00:	f04f 30ff 	mov.w	r0, #4294967295
 8004b04:	f001 f971 	bl	8005dea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004b08:	4a06      	ldr	r2, [pc, #24]	; (8004b24 <HAL_InitTick+0x5c>)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	e000      	b.n	8004b14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3708      	adds	r7, #8
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	2000000c 	.word	0x2000000c
 8004b20:	20000014 	.word	0x20000014
 8004b24:	20000010 	.word	0x20000010

08004b28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004b2c:	4b06      	ldr	r3, [pc, #24]	; (8004b48 <HAL_IncTick+0x20>)
 8004b2e:	781b      	ldrb	r3, [r3, #0]
 8004b30:	461a      	mov	r2, r3
 8004b32:	4b06      	ldr	r3, [pc, #24]	; (8004b4c <HAL_IncTick+0x24>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4413      	add	r3, r2
 8004b38:	4a04      	ldr	r2, [pc, #16]	; (8004b4c <HAL_IncTick+0x24>)
 8004b3a:	6013      	str	r3, [r2, #0]
}
 8004b3c:	bf00      	nop
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	20000014 	.word	0x20000014
 8004b4c:	20002fdc 	.word	0x20002fdc

08004b50 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b50:	b480      	push	{r7}
 8004b52:	af00      	add	r7, sp, #0
  return uwTick;  
 8004b54:	4b03      	ldr	r3, [pc, #12]	; (8004b64 <HAL_GetTick+0x14>)
 8004b56:	681b      	ldr	r3, [r3, #0]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	20002fdc 	.word	0x20002fdc

08004b68 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b70:	f7ff ffee 	bl	8004b50 <HAL_GetTick>
 8004b74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b80:	d005      	beq.n	8004b8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b82:	4b0a      	ldr	r3, [pc, #40]	; (8004bac <HAL_Delay+0x44>)
 8004b84:	781b      	ldrb	r3, [r3, #0]
 8004b86:	461a      	mov	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004b8e:	bf00      	nop
 8004b90:	f7ff ffde 	bl	8004b50 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d8f7      	bhi.n	8004b90 <HAL_Delay+0x28>
  {
  }
}
 8004ba0:	bf00      	nop
 8004ba2:	bf00      	nop
 8004ba4:	3710      	adds	r7, #16
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	20000014 	.word	0x20000014

08004bb0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004bb8:	bf00      	nop
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b09a      	sub	sp, #104	; 0x68
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d101      	bne.n	8004c0c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e1e3      	b.n	8004fd4 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c16:	f003 0310 	and.w	r3, r3, #16
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d176      	bne.n	8004d0c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d152      	bne.n	8004ccc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f7ff fa99 	bl	8004178 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d13b      	bne.n	8004ccc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 ff87 	bl	8005b68 <ADC_Disable>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c64:	f003 0310 	and.w	r3, r3, #16
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d12f      	bne.n	8004ccc <HAL_ADC_Init+0xe0>
 8004c6c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d12b      	bne.n	8004ccc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c78:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004c7c:	f023 0302 	bic.w	r3, r3, #2
 8004c80:	f043 0202 	orr.w	r2, r3, #2
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	689a      	ldr	r2, [r3, #8]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004c96:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	689a      	ldr	r2, [r3, #8]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004ca6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004ca8:	4b92      	ldr	r3, [pc, #584]	; (8004ef4 <HAL_ADC_Init+0x308>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a92      	ldr	r2, [pc, #584]	; (8004ef8 <HAL_ADC_Init+0x30c>)
 8004cae:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb2:	0c9a      	lsrs	r2, r3, #18
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4413      	add	r3, r2
 8004cba:	005b      	lsls	r3, r3, #1
 8004cbc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004cbe:	e002      	b.n	8004cc6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	3b01      	subs	r3, #1
 8004cc4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1f9      	bne.n	8004cc0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d007      	beq.n	8004cea <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004ce4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ce8:	d110      	bne.n	8004d0c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cee:	f023 0312 	bic.w	r3, r3, #18
 8004cf2:	f043 0210 	orr.w	r2, r3, #16
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cfe:	f043 0201 	orr.w	r2, r3, #1
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d10:	f003 0310 	and.w	r3, r3, #16
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	f040 8150 	bne.w	8004fba <HAL_ADC_Init+0x3ce>
 8004d1a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	f040 814b 	bne.w	8004fba <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	f040 8143 	bne.w	8004fba <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d38:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004d3c:	f043 0202 	orr.w	r2, r3, #2
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004d4c:	d004      	beq.n	8004d58 <HAL_ADC_Init+0x16c>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a6a      	ldr	r2, [pc, #424]	; (8004efc <HAL_ADC_Init+0x310>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d101      	bne.n	8004d5c <HAL_ADC_Init+0x170>
 8004d58:	4b69      	ldr	r3, [pc, #420]	; (8004f00 <HAL_ADC_Init+0x314>)
 8004d5a:	e000      	b.n	8004d5e <HAL_ADC_Init+0x172>
 8004d5c:	4b69      	ldr	r3, [pc, #420]	; (8004f04 <HAL_ADC_Init+0x318>)
 8004d5e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004d68:	d102      	bne.n	8004d70 <HAL_ADC_Init+0x184>
 8004d6a:	4b64      	ldr	r3, [pc, #400]	; (8004efc <HAL_ADC_Init+0x310>)
 8004d6c:	60fb      	str	r3, [r7, #12]
 8004d6e:	e01a      	b.n	8004da6 <HAL_ADC_Init+0x1ba>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a61      	ldr	r2, [pc, #388]	; (8004efc <HAL_ADC_Init+0x310>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d103      	bne.n	8004d82 <HAL_ADC_Init+0x196>
 8004d7a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004d7e:	60fb      	str	r3, [r7, #12]
 8004d80:	e011      	b.n	8004da6 <HAL_ADC_Init+0x1ba>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a60      	ldr	r2, [pc, #384]	; (8004f08 <HAL_ADC_Init+0x31c>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d102      	bne.n	8004d92 <HAL_ADC_Init+0x1a6>
 8004d8c:	4b5f      	ldr	r3, [pc, #380]	; (8004f0c <HAL_ADC_Init+0x320>)
 8004d8e:	60fb      	str	r3, [r7, #12]
 8004d90:	e009      	b.n	8004da6 <HAL_ADC_Init+0x1ba>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a5d      	ldr	r2, [pc, #372]	; (8004f0c <HAL_ADC_Init+0x320>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d102      	bne.n	8004da2 <HAL_ADC_Init+0x1b6>
 8004d9c:	4b5a      	ldr	r3, [pc, #360]	; (8004f08 <HAL_ADC_Init+0x31c>)
 8004d9e:	60fb      	str	r3, [r7, #12]
 8004da0:	e001      	b.n	8004da6 <HAL_ADC_Init+0x1ba>
 8004da2:	2300      	movs	r3, #0
 8004da4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f003 0303 	and.w	r3, r3, #3
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d108      	bne.n	8004dc6 <HAL_ADC_Init+0x1da>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d101      	bne.n	8004dc6 <HAL_ADC_Init+0x1da>
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e000      	b.n	8004dc8 <HAL_ADC_Init+0x1dc>
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d11c      	bne.n	8004e06 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004dcc:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d010      	beq.n	8004df4 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d107      	bne.n	8004dee <HAL_ADC_Init+0x202>
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d101      	bne.n	8004dee <HAL_ADC_Init+0x202>
 8004dea:	2301      	movs	r3, #1
 8004dec:	e000      	b.n	8004df0 <HAL_ADC_Init+0x204>
 8004dee:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d108      	bne.n	8004e06 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8004df4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	431a      	orrs	r2, r3
 8004e02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e04:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	7e5b      	ldrb	r3, [r3, #25]
 8004e0a:	035b      	lsls	r3, r3, #13
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e10:	2a01      	cmp	r2, #1
 8004e12:	d002      	beq.n	8004e1a <HAL_ADC_Init+0x22e>
 8004e14:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004e18:	e000      	b.n	8004e1c <HAL_ADC_Init+0x230>
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	431a      	orrs	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	431a      	orrs	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d11b      	bne.n	8004e72 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	7e5b      	ldrb	r3, [r3, #25]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d109      	bne.n	8004e56 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e46:	3b01      	subs	r3, #1
 8004e48:	045a      	lsls	r2, r3, #17
 8004e4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e52:	663b      	str	r3, [r7, #96]	; 0x60
 8004e54:	e00d      	b.n	8004e72 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004e5e:	f043 0220 	orr.w	r2, r3, #32
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e6a:	f043 0201 	orr.w	r2, r3, #1
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d054      	beq.n	8004f24 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a22      	ldr	r2, [pc, #136]	; (8004f08 <HAL_ADC_Init+0x31c>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d004      	beq.n	8004e8e <HAL_ADC_Init+0x2a2>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a20      	ldr	r2, [pc, #128]	; (8004f0c <HAL_ADC_Init+0x320>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d140      	bne.n	8004f10 <HAL_ADC_Init+0x324>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e92:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8004e96:	d02a      	beq.n	8004eee <HAL_ADC_Init+0x302>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ea0:	d022      	beq.n	8004ee8 <HAL_ADC_Init+0x2fc>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea6:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8004eaa:	d01a      	beq.n	8004ee2 <HAL_ADC_Init+0x2f6>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb0:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8004eb4:	d012      	beq.n	8004edc <HAL_ADC_Init+0x2f0>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eba:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8004ebe:	d00a      	beq.n	8004ed6 <HAL_ADC_Init+0x2ea>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec4:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8004ec8:	d002      	beq.n	8004ed0 <HAL_ADC_Init+0x2e4>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ece:	e023      	b.n	8004f18 <HAL_ADC_Init+0x32c>
 8004ed0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004ed4:	e020      	b.n	8004f18 <HAL_ADC_Init+0x32c>
 8004ed6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8004eda:	e01d      	b.n	8004f18 <HAL_ADC_Init+0x32c>
 8004edc:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8004ee0:	e01a      	b.n	8004f18 <HAL_ADC_Init+0x32c>
 8004ee2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ee6:	e017      	b.n	8004f18 <HAL_ADC_Init+0x32c>
 8004ee8:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8004eec:	e014      	b.n	8004f18 <HAL_ADC_Init+0x32c>
 8004eee:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8004ef2:	e011      	b.n	8004f18 <HAL_ADC_Init+0x32c>
 8004ef4:	2000000c 	.word	0x2000000c
 8004ef8:	431bde83 	.word	0x431bde83
 8004efc:	50000100 	.word	0x50000100
 8004f00:	50000300 	.word	0x50000300
 8004f04:	50000700 	.word	0x50000700
 8004f08:	50000400 	.word	0x50000400
 8004f0c:	50000500 	.word	0x50000500
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004f20:	4313      	orrs	r3, r2
 8004f22:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 030c 	and.w	r3, r3, #12
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d114      	bne.n	8004f5c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	6812      	ldr	r2, [r2, #0]
 8004f3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f40:	f023 0302 	bic.w	r3, r3, #2
 8004f44:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	7e1b      	ldrb	r3, [r3, #24]
 8004f4a:	039a      	lsls	r2, r3, #14
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004f52:	005b      	lsls	r3, r3, #1
 8004f54:	4313      	orrs	r3, r2
 8004f56:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68da      	ldr	r2, [r3, #12]
 8004f62:	4b1e      	ldr	r3, [pc, #120]	; (8004fdc <HAL_ADC_Init+0x3f0>)
 8004f64:	4013      	ands	r3, r2
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	6812      	ldr	r2, [r2, #0]
 8004f6a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004f6c:	430b      	orrs	r3, r1
 8004f6e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d10c      	bne.n	8004f92 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7e:	f023 010f 	bic.w	r1, r3, #15
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	69db      	ldr	r3, [r3, #28]
 8004f86:	1e5a      	subs	r2, r3, #1
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	631a      	str	r2, [r3, #48]	; 0x30
 8004f90:	e007      	b.n	8004fa2 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f022 020f 	bic.w	r2, r2, #15
 8004fa0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fac:	f023 0303 	bic.w	r3, r3, #3
 8004fb0:	f043 0201 	orr.w	r2, r3, #1
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	641a      	str	r2, [r3, #64]	; 0x40
 8004fb8:	e00a      	b.n	8004fd0 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fbe:	f023 0312 	bic.w	r3, r3, #18
 8004fc2:	f043 0210 	orr.w	r2, r3, #16
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8004fca:	2301      	movs	r3, #1
 8004fcc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8004fd0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3768      	adds	r7, #104	; 0x68
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	fff0c007 	.word	0xfff0c007

08004fe0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fec:	2300      	movs	r3, #0
 8004fee:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f003 0304 	and.w	r3, r3, #4
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	f040 80f7 	bne.w	80051ee <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_ADC_Start_DMA+0x2e>
 800500a:	2302      	movs	r3, #2
 800500c:	e0f2      	b.n	80051f4 <HAL_ADC_Start_DMA+0x214>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800501e:	d004      	beq.n	800502a <HAL_ADC_Start_DMA+0x4a>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a75      	ldr	r2, [pc, #468]	; (80051fc <HAL_ADC_Start_DMA+0x21c>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d109      	bne.n	800503e <HAL_ADC_Start_DMA+0x5e>
 800502a:	4b75      	ldr	r3, [pc, #468]	; (8005200 <HAL_ADC_Start_DMA+0x220>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 031f 	and.w	r3, r3, #31
 8005032:	2b00      	cmp	r3, #0
 8005034:	bf0c      	ite	eq
 8005036:	2301      	moveq	r3, #1
 8005038:	2300      	movne	r3, #0
 800503a:	b2db      	uxtb	r3, r3
 800503c:	e008      	b.n	8005050 <HAL_ADC_Start_DMA+0x70>
 800503e:	4b71      	ldr	r3, [pc, #452]	; (8005204 <HAL_ADC_Start_DMA+0x224>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f003 031f 	and.w	r3, r3, #31
 8005046:	2b00      	cmp	r3, #0
 8005048:	bf0c      	ite	eq
 800504a:	2301      	moveq	r3, #1
 800504c:	2300      	movne	r3, #0
 800504e:	b2db      	uxtb	r3, r3
 8005050:	2b00      	cmp	r3, #0
 8005052:	f000 80c5 	beq.w	80051e0 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	f000 fd22 	bl	8005aa0 <ADC_Enable>
 800505c:	4603      	mov	r3, r0
 800505e:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005060:	7dfb      	ldrb	r3, [r7, #23]
 8005062:	2b00      	cmp	r3, #0
 8005064:	f040 80b7 	bne.w	80051d6 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005070:	f023 0301 	bic.w	r3, r3, #1
 8005074:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005084:	d004      	beq.n	8005090 <HAL_ADC_Start_DMA+0xb0>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a5c      	ldr	r2, [pc, #368]	; (80051fc <HAL_ADC_Start_DMA+0x21c>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d106      	bne.n	800509e <HAL_ADC_Start_DMA+0xbe>
 8005090:	4b5b      	ldr	r3, [pc, #364]	; (8005200 <HAL_ADC_Start_DMA+0x220>)
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f003 031f 	and.w	r3, r3, #31
 8005098:	2b00      	cmp	r3, #0
 800509a:	d010      	beq.n	80050be <HAL_ADC_Start_DMA+0xde>
 800509c:	e005      	b.n	80050aa <HAL_ADC_Start_DMA+0xca>
 800509e:	4b59      	ldr	r3, [pc, #356]	; (8005204 <HAL_ADC_Start_DMA+0x224>)
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f003 031f 	and.w	r3, r3, #31
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d009      	beq.n	80050be <HAL_ADC_Start_DMA+0xde>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80050b2:	d004      	beq.n	80050be <HAL_ADC_Start_DMA+0xde>
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a53      	ldr	r2, [pc, #332]	; (8005208 <HAL_ADC_Start_DMA+0x228>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d115      	bne.n	80050ea <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d036      	beq.n	8005146 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80050e0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80050e8:	e02d      	b.n	8005146 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ee:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80050fe:	d004      	beq.n	800510a <HAL_ADC_Start_DMA+0x12a>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a3d      	ldr	r2, [pc, #244]	; (80051fc <HAL_ADC_Start_DMA+0x21c>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d10a      	bne.n	8005120 <HAL_ADC_Start_DMA+0x140>
 800510a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005114:	2b00      	cmp	r3, #0
 8005116:	bf14      	ite	ne
 8005118:	2301      	movne	r3, #1
 800511a:	2300      	moveq	r3, #0
 800511c:	b2db      	uxtb	r3, r3
 800511e:	e008      	b.n	8005132 <HAL_ADC_Start_DMA+0x152>
 8005120:	4b39      	ldr	r3, [pc, #228]	; (8005208 <HAL_ADC_Start_DMA+0x228>)
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005128:	2b00      	cmp	r3, #0
 800512a:	bf14      	ite	ne
 800512c:	2301      	movne	r3, #1
 800512e:	2300      	moveq	r3, #0
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b00      	cmp	r3, #0
 8005134:	d007      	beq.n	8005146 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800513e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800514e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005152:	d106      	bne.n	8005162 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005158:	f023 0206 	bic.w	r2, r3, #6
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	645a      	str	r2, [r3, #68]	; 0x44
 8005160:	e002      	b.n	8005168 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005174:	4a25      	ldr	r2, [pc, #148]	; (800520c <HAL_ADC_Start_DMA+0x22c>)
 8005176:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517c:	4a24      	ldr	r2, [pc, #144]	; (8005210 <HAL_ADC_Start_DMA+0x230>)
 800517e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005184:	4a23      	ldr	r2, [pc, #140]	; (8005214 <HAL_ADC_Start_DMA+0x234>)
 8005186:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	221c      	movs	r2, #28
 800518e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0210 	orr.w	r2, r2, #16
 800519e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68da      	ldr	r2, [r3, #12]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f042 0201 	orr.w	r2, r2, #1
 80051ae:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	3340      	adds	r3, #64	; 0x40
 80051ba:	4619      	mov	r1, r3
 80051bc:	68ba      	ldr	r2, [r7, #8]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f000 fe90 	bl	8005ee4 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	689a      	ldr	r2, [r3, #8]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f042 0204 	orr.w	r2, r2, #4
 80051d2:	609a      	str	r2, [r3, #8]
 80051d4:	e00d      	b.n	80051f2 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80051de:	e008      	b.n	80051f2 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80051ec:	e001      	b.n	80051f2 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80051ee:	2302      	movs	r3, #2
 80051f0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80051f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3718      	adds	r7, #24
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}
 80051fc:	50000100 	.word	0x50000100
 8005200:	50000300 	.word	0x50000300
 8005204:	50000700 	.word	0x50000700
 8005208:	50000400 	.word	0x50000400
 800520c:	080059d5 	.word	0x080059d5
 8005210:	08005a4f 	.word	0x08005a4f
 8005214:	08005a6b 	.word	0x08005a6b

08005218 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005218:	b480      	push	{r7}
 800521a:	b09b      	sub	sp, #108	; 0x6c
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005222:	2300      	movs	r3, #0
 8005224:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005232:	2b01      	cmp	r3, #1
 8005234:	d101      	bne.n	800523a <HAL_ADC_ConfigChannel+0x22>
 8005236:	2302      	movs	r3, #2
 8005238:	e2ca      	b.n	80057d0 <HAL_ADC_ConfigChannel+0x5b8>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f003 0304 	and.w	r3, r3, #4
 800524c:	2b00      	cmp	r3, #0
 800524e:	f040 82ae 	bne.w	80057ae <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	2b04      	cmp	r3, #4
 8005258:	d81c      	bhi.n	8005294 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	685a      	ldr	r2, [r3, #4]
 8005264:	4613      	mov	r3, r2
 8005266:	005b      	lsls	r3, r3, #1
 8005268:	4413      	add	r3, r2
 800526a:	005b      	lsls	r3, r3, #1
 800526c:	461a      	mov	r2, r3
 800526e:	231f      	movs	r3, #31
 8005270:	4093      	lsls	r3, r2
 8005272:	43db      	mvns	r3, r3
 8005274:	4019      	ands	r1, r3
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	6818      	ldr	r0, [r3, #0]
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	685a      	ldr	r2, [r3, #4]
 800527e:	4613      	mov	r3, r2
 8005280:	005b      	lsls	r3, r3, #1
 8005282:	4413      	add	r3, r2
 8005284:	005b      	lsls	r3, r3, #1
 8005286:	fa00 f203 	lsl.w	r2, r0, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	631a      	str	r2, [r3, #48]	; 0x30
 8005292:	e063      	b.n	800535c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	2b09      	cmp	r3, #9
 800529a:	d81e      	bhi.n	80052da <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	4613      	mov	r3, r2
 80052a8:	005b      	lsls	r3, r3, #1
 80052aa:	4413      	add	r3, r2
 80052ac:	005b      	lsls	r3, r3, #1
 80052ae:	3b1e      	subs	r3, #30
 80052b0:	221f      	movs	r2, #31
 80052b2:	fa02 f303 	lsl.w	r3, r2, r3
 80052b6:	43db      	mvns	r3, r3
 80052b8:	4019      	ands	r1, r3
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	6818      	ldr	r0, [r3, #0]
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	685a      	ldr	r2, [r3, #4]
 80052c2:	4613      	mov	r3, r2
 80052c4:	005b      	lsls	r3, r3, #1
 80052c6:	4413      	add	r3, r2
 80052c8:	005b      	lsls	r3, r3, #1
 80052ca:	3b1e      	subs	r3, #30
 80052cc:	fa00 f203 	lsl.w	r2, r0, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	430a      	orrs	r2, r1
 80052d6:	635a      	str	r2, [r3, #52]	; 0x34
 80052d8:	e040      	b.n	800535c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	2b0e      	cmp	r3, #14
 80052e0:	d81e      	bhi.n	8005320 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	685a      	ldr	r2, [r3, #4]
 80052ec:	4613      	mov	r3, r2
 80052ee:	005b      	lsls	r3, r3, #1
 80052f0:	4413      	add	r3, r2
 80052f2:	005b      	lsls	r3, r3, #1
 80052f4:	3b3c      	subs	r3, #60	; 0x3c
 80052f6:	221f      	movs	r2, #31
 80052f8:	fa02 f303 	lsl.w	r3, r2, r3
 80052fc:	43db      	mvns	r3, r3
 80052fe:	4019      	ands	r1, r3
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	6818      	ldr	r0, [r3, #0]
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	4613      	mov	r3, r2
 800530a:	005b      	lsls	r3, r3, #1
 800530c:	4413      	add	r3, r2
 800530e:	005b      	lsls	r3, r3, #1
 8005310:	3b3c      	subs	r3, #60	; 0x3c
 8005312:	fa00 f203 	lsl.w	r2, r0, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	639a      	str	r2, [r3, #56]	; 0x38
 800531e:	e01d      	b.n	800535c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	685a      	ldr	r2, [r3, #4]
 800532a:	4613      	mov	r3, r2
 800532c:	005b      	lsls	r3, r3, #1
 800532e:	4413      	add	r3, r2
 8005330:	005b      	lsls	r3, r3, #1
 8005332:	3b5a      	subs	r3, #90	; 0x5a
 8005334:	221f      	movs	r2, #31
 8005336:	fa02 f303 	lsl.w	r3, r2, r3
 800533a:	43db      	mvns	r3, r3
 800533c:	4019      	ands	r1, r3
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	6818      	ldr	r0, [r3, #0]
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	4613      	mov	r3, r2
 8005348:	005b      	lsls	r3, r3, #1
 800534a:	4413      	add	r3, r2
 800534c:	005b      	lsls	r3, r3, #1
 800534e:	3b5a      	subs	r3, #90	; 0x5a
 8005350:	fa00 f203 	lsl.w	r2, r0, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	430a      	orrs	r2, r1
 800535a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	f003 030c 	and.w	r3, r3, #12
 8005366:	2b00      	cmp	r3, #0
 8005368:	f040 80e5 	bne.w	8005536 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2b09      	cmp	r3, #9
 8005372:	d91c      	bls.n	80053ae <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	6999      	ldr	r1, [r3, #24]
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	4613      	mov	r3, r2
 8005380:	005b      	lsls	r3, r3, #1
 8005382:	4413      	add	r3, r2
 8005384:	3b1e      	subs	r3, #30
 8005386:	2207      	movs	r2, #7
 8005388:	fa02 f303 	lsl.w	r3, r2, r3
 800538c:	43db      	mvns	r3, r3
 800538e:	4019      	ands	r1, r3
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	6898      	ldr	r0, [r3, #8]
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	4613      	mov	r3, r2
 800539a:	005b      	lsls	r3, r3, #1
 800539c:	4413      	add	r3, r2
 800539e:	3b1e      	subs	r3, #30
 80053a0:	fa00 f203 	lsl.w	r2, r0, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	430a      	orrs	r2, r1
 80053aa:	619a      	str	r2, [r3, #24]
 80053ac:	e019      	b.n	80053e2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	6959      	ldr	r1, [r3, #20]
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	4613      	mov	r3, r2
 80053ba:	005b      	lsls	r3, r3, #1
 80053bc:	4413      	add	r3, r2
 80053be:	2207      	movs	r2, #7
 80053c0:	fa02 f303 	lsl.w	r3, r2, r3
 80053c4:	43db      	mvns	r3, r3
 80053c6:	4019      	ands	r1, r3
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	6898      	ldr	r0, [r3, #8]
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	4613      	mov	r3, r2
 80053d2:	005b      	lsls	r3, r3, #1
 80053d4:	4413      	add	r3, r2
 80053d6:	fa00 f203 	lsl.w	r2, r0, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	430a      	orrs	r2, r1
 80053e0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	695a      	ldr	r2, [r3, #20]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	08db      	lsrs	r3, r3, #3
 80053ee:	f003 0303 	and.w	r3, r3, #3
 80053f2:	005b      	lsls	r3, r3, #1
 80053f4:	fa02 f303 	lsl.w	r3, r2, r3
 80053f8:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	3b01      	subs	r3, #1
 8005400:	2b03      	cmp	r3, #3
 8005402:	d84f      	bhi.n	80054a4 <HAL_ADC_ConfigChannel+0x28c>
 8005404:	a201      	add	r2, pc, #4	; (adr r2, 800540c <HAL_ADC_ConfigChannel+0x1f4>)
 8005406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540a:	bf00      	nop
 800540c:	0800541d 	.word	0x0800541d
 8005410:	0800543f 	.word	0x0800543f
 8005414:	08005461 	.word	0x08005461
 8005418:	08005483 	.word	0x08005483
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005422:	4b9a      	ldr	r3, [pc, #616]	; (800568c <HAL_ADC_ConfigChannel+0x474>)
 8005424:	4013      	ands	r3, r2
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	6812      	ldr	r2, [r2, #0]
 800542a:	0691      	lsls	r1, r2, #26
 800542c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800542e:	430a      	orrs	r2, r1
 8005430:	431a      	orrs	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800543a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800543c:	e07e      	b.n	800553c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005444:	4b91      	ldr	r3, [pc, #580]	; (800568c <HAL_ADC_ConfigChannel+0x474>)
 8005446:	4013      	ands	r3, r2
 8005448:	683a      	ldr	r2, [r7, #0]
 800544a:	6812      	ldr	r2, [r2, #0]
 800544c:	0691      	lsls	r1, r2, #26
 800544e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005450:	430a      	orrs	r2, r1
 8005452:	431a      	orrs	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800545c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800545e:	e06d      	b.n	800553c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005466:	4b89      	ldr	r3, [pc, #548]	; (800568c <HAL_ADC_ConfigChannel+0x474>)
 8005468:	4013      	ands	r3, r2
 800546a:	683a      	ldr	r2, [r7, #0]
 800546c:	6812      	ldr	r2, [r2, #0]
 800546e:	0691      	lsls	r1, r2, #26
 8005470:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005472:	430a      	orrs	r2, r1
 8005474:	431a      	orrs	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800547e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8005480:	e05c      	b.n	800553c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005488:	4b80      	ldr	r3, [pc, #512]	; (800568c <HAL_ADC_ConfigChannel+0x474>)
 800548a:	4013      	ands	r3, r2
 800548c:	683a      	ldr	r2, [r7, #0]
 800548e:	6812      	ldr	r2, [r2, #0]
 8005490:	0691      	lsls	r1, r2, #26
 8005492:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005494:	430a      	orrs	r2, r1
 8005496:	431a      	orrs	r2, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80054a0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80054a2:	e04b      	b.n	800553c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	069b      	lsls	r3, r3, #26
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d107      	bne.n	80054c8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80054c6:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	069b      	lsls	r3, r3, #26
 80054d8:	429a      	cmp	r2, r3
 80054da:	d107      	bne.n	80054ec <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80054ea:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	069b      	lsls	r3, r3, #26
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d107      	bne.n	8005510 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800550e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005516:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	069b      	lsls	r3, r3, #26
 8005520:	429a      	cmp	r2, r3
 8005522:	d10a      	bne.n	800553a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005532:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8005534:	e001      	b.n	800553a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8005536:	bf00      	nop
 8005538:	e000      	b.n	800553c <HAL_ADC_ConfigChannel+0x324>
      break;
 800553a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	f003 0303 	and.w	r3, r3, #3
 8005546:	2b01      	cmp	r3, #1
 8005548:	d108      	bne.n	800555c <HAL_ADC_ConfigChannel+0x344>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	2b01      	cmp	r3, #1
 8005556:	d101      	bne.n	800555c <HAL_ADC_ConfigChannel+0x344>
 8005558:	2301      	movs	r3, #1
 800555a:	e000      	b.n	800555e <HAL_ADC_ConfigChannel+0x346>
 800555c:	2300      	movs	r3, #0
 800555e:	2b00      	cmp	r3, #0
 8005560:	f040 8130 	bne.w	80057c4 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	2b01      	cmp	r3, #1
 800556a:	d00f      	beq.n	800558c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2201      	movs	r2, #1
 800557a:	fa02 f303 	lsl.w	r3, r2, r3
 800557e:	43da      	mvns	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	400a      	ands	r2, r1
 8005586:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800558a:	e049      	b.n	8005620 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2201      	movs	r2, #1
 800559a:	409a      	lsls	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	430a      	orrs	r2, r1
 80055a2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	2b09      	cmp	r3, #9
 80055ac:	d91c      	bls.n	80055e8 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	6999      	ldr	r1, [r3, #24]
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	4613      	mov	r3, r2
 80055ba:	005b      	lsls	r3, r3, #1
 80055bc:	4413      	add	r3, r2
 80055be:	3b1b      	subs	r3, #27
 80055c0:	2207      	movs	r2, #7
 80055c2:	fa02 f303 	lsl.w	r3, r2, r3
 80055c6:	43db      	mvns	r3, r3
 80055c8:	4019      	ands	r1, r3
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	6898      	ldr	r0, [r3, #8]
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	4613      	mov	r3, r2
 80055d4:	005b      	lsls	r3, r3, #1
 80055d6:	4413      	add	r3, r2
 80055d8:	3b1b      	subs	r3, #27
 80055da:	fa00 f203 	lsl.w	r2, r0, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	430a      	orrs	r2, r1
 80055e4:	619a      	str	r2, [r3, #24]
 80055e6:	e01b      	b.n	8005620 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6959      	ldr	r1, [r3, #20]
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	1c5a      	adds	r2, r3, #1
 80055f4:	4613      	mov	r3, r2
 80055f6:	005b      	lsls	r3, r3, #1
 80055f8:	4413      	add	r3, r2
 80055fa:	2207      	movs	r2, #7
 80055fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005600:	43db      	mvns	r3, r3
 8005602:	4019      	ands	r1, r3
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	6898      	ldr	r0, [r3, #8]
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	1c5a      	adds	r2, r3, #1
 800560e:	4613      	mov	r3, r2
 8005610:	005b      	lsls	r3, r3, #1
 8005612:	4413      	add	r3, r2
 8005614:	fa00 f203 	lsl.w	r2, r0, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	430a      	orrs	r2, r1
 800561e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005628:	d004      	beq.n	8005634 <HAL_ADC_ConfigChannel+0x41c>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a18      	ldr	r2, [pc, #96]	; (8005690 <HAL_ADC_ConfigChannel+0x478>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d101      	bne.n	8005638 <HAL_ADC_ConfigChannel+0x420>
 8005634:	4b17      	ldr	r3, [pc, #92]	; (8005694 <HAL_ADC_ConfigChannel+0x47c>)
 8005636:	e000      	b.n	800563a <HAL_ADC_ConfigChannel+0x422>
 8005638:	4b17      	ldr	r3, [pc, #92]	; (8005698 <HAL_ADC_ConfigChannel+0x480>)
 800563a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2b10      	cmp	r3, #16
 8005642:	d105      	bne.n	8005650 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005644:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800564c:	2b00      	cmp	r3, #0
 800564e:	d015      	beq.n	800567c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005654:	2b11      	cmp	r3, #17
 8005656:	d105      	bne.n	8005664 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005658:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8005660:	2b00      	cmp	r3, #0
 8005662:	d00b      	beq.n	800567c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005668:	2b12      	cmp	r3, #18
 800566a:	f040 80ab 	bne.w	80057c4 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800566e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005676:	2b00      	cmp	r3, #0
 8005678:	f040 80a4 	bne.w	80057c4 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005684:	d10a      	bne.n	800569c <HAL_ADC_ConfigChannel+0x484>
 8005686:	4b02      	ldr	r3, [pc, #8]	; (8005690 <HAL_ADC_ConfigChannel+0x478>)
 8005688:	60fb      	str	r3, [r7, #12]
 800568a:	e022      	b.n	80056d2 <HAL_ADC_ConfigChannel+0x4ba>
 800568c:	83fff000 	.word	0x83fff000
 8005690:	50000100 	.word	0x50000100
 8005694:	50000300 	.word	0x50000300
 8005698:	50000700 	.word	0x50000700
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a4e      	ldr	r2, [pc, #312]	; (80057dc <HAL_ADC_ConfigChannel+0x5c4>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d103      	bne.n	80056ae <HAL_ADC_ConfigChannel+0x496>
 80056a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80056aa:	60fb      	str	r3, [r7, #12]
 80056ac:	e011      	b.n	80056d2 <HAL_ADC_ConfigChannel+0x4ba>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a4b      	ldr	r2, [pc, #300]	; (80057e0 <HAL_ADC_ConfigChannel+0x5c8>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d102      	bne.n	80056be <HAL_ADC_ConfigChannel+0x4a6>
 80056b8:	4b4a      	ldr	r3, [pc, #296]	; (80057e4 <HAL_ADC_ConfigChannel+0x5cc>)
 80056ba:	60fb      	str	r3, [r7, #12]
 80056bc:	e009      	b.n	80056d2 <HAL_ADC_ConfigChannel+0x4ba>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a48      	ldr	r2, [pc, #288]	; (80057e4 <HAL_ADC_ConfigChannel+0x5cc>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d102      	bne.n	80056ce <HAL_ADC_ConfigChannel+0x4b6>
 80056c8:	4b45      	ldr	r3, [pc, #276]	; (80057e0 <HAL_ADC_ConfigChannel+0x5c8>)
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	e001      	b.n	80056d2 <HAL_ADC_ConfigChannel+0x4ba>
 80056ce:	2300      	movs	r3, #0
 80056d0:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f003 0303 	and.w	r3, r3, #3
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d108      	bne.n	80056f2 <HAL_ADC_ConfigChannel+0x4da>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0301 	and.w	r3, r3, #1
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d101      	bne.n	80056f2 <HAL_ADC_ConfigChannel+0x4da>
 80056ee:	2301      	movs	r3, #1
 80056f0:	e000      	b.n	80056f4 <HAL_ADC_ConfigChannel+0x4dc>
 80056f2:	2300      	movs	r3, #0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d150      	bne.n	800579a <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80056f8:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d010      	beq.n	8005720 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f003 0303 	and.w	r3, r3, #3
 8005706:	2b01      	cmp	r3, #1
 8005708:	d107      	bne.n	800571a <HAL_ADC_ConfigChannel+0x502>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	2b01      	cmp	r3, #1
 8005714:	d101      	bne.n	800571a <HAL_ADC_ConfigChannel+0x502>
 8005716:	2301      	movs	r3, #1
 8005718:	e000      	b.n	800571c <HAL_ADC_ConfigChannel+0x504>
 800571a:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800571c:	2b00      	cmp	r3, #0
 800571e:	d13c      	bne.n	800579a <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2b10      	cmp	r3, #16
 8005726:	d11d      	bne.n	8005764 <HAL_ADC_ConfigChannel+0x54c>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005730:	d118      	bne.n	8005764 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005732:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800573a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800573c:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800573e:	4b2a      	ldr	r3, [pc, #168]	; (80057e8 <HAL_ADC_ConfigChannel+0x5d0>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a2a      	ldr	r2, [pc, #168]	; (80057ec <HAL_ADC_ConfigChannel+0x5d4>)
 8005744:	fba2 2303 	umull	r2, r3, r2, r3
 8005748:	0c9a      	lsrs	r2, r3, #18
 800574a:	4613      	mov	r3, r2
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	4413      	add	r3, r2
 8005750:	005b      	lsls	r3, r3, #1
 8005752:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005754:	e002      	b.n	800575c <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	3b01      	subs	r3, #1
 800575a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1f9      	bne.n	8005756 <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005762:	e02e      	b.n	80057c2 <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2b11      	cmp	r3, #17
 800576a:	d10b      	bne.n	8005784 <HAL_ADC_ConfigChannel+0x56c>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005774:	d106      	bne.n	8005784 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8005776:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800577e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005780:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005782:	e01e      	b.n	80057c2 <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2b12      	cmp	r3, #18
 800578a:	d11a      	bne.n	80057c2 <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800578c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005794:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005796:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005798:	e013      	b.n	80057c2 <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579e:	f043 0220 	orr.w	r2, r3, #32
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80057ac:	e00a      	b.n	80057c4 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b2:	f043 0220 	orr.w	r2, r3, #32
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80057c0:	e000      	b.n	80057c4 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80057c2:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80057cc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	376c      	adds	r7, #108	; 0x6c
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr
 80057dc:	50000100 	.word	0x50000100
 80057e0:	50000400 	.word	0x50000400
 80057e4:	50000500 	.word	0x50000500
 80057e8:	2000000c 	.word	0x2000000c
 80057ec:	431bde83 	.word	0x431bde83

080057f0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b099      	sub	sp, #100	; 0x64
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057fa:	2300      	movs	r3, #0
 80057fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005808:	d102      	bne.n	8005810 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800580a:	4b6d      	ldr	r3, [pc, #436]	; (80059c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800580c:	60bb      	str	r3, [r7, #8]
 800580e:	e01a      	b.n	8005846 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a6a      	ldr	r2, [pc, #424]	; (80059c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d103      	bne.n	8005822 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800581a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800581e:	60bb      	str	r3, [r7, #8]
 8005820:	e011      	b.n	8005846 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a67      	ldr	r2, [pc, #412]	; (80059c4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d102      	bne.n	8005832 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800582c:	4b66      	ldr	r3, [pc, #408]	; (80059c8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800582e:	60bb      	str	r3, [r7, #8]
 8005830:	e009      	b.n	8005846 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a64      	ldr	r2, [pc, #400]	; (80059c8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d102      	bne.n	8005842 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800583c:	4b61      	ldr	r3, [pc, #388]	; (80059c4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800583e:	60bb      	str	r3, [r7, #8]
 8005840:	e001      	b.n	8005846 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005842:	2300      	movs	r3, #0
 8005844:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d101      	bne.n	8005850 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e0b0      	b.n	80059b2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005856:	2b01      	cmp	r3, #1
 8005858:	d101      	bne.n	800585e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800585a:	2302      	movs	r3, #2
 800585c:	e0a9      	b.n	80059b2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2201      	movs	r2, #1
 8005862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	f003 0304 	and.w	r3, r3, #4
 8005870:	2b00      	cmp	r3, #0
 8005872:	f040 808d 	bne.w	8005990 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	f003 0304 	and.w	r3, r3, #4
 800587e:	2b00      	cmp	r3, #0
 8005880:	f040 8086 	bne.w	8005990 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800588c:	d004      	beq.n	8005898 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a4b      	ldr	r2, [pc, #300]	; (80059c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d101      	bne.n	800589c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005898:	4b4c      	ldr	r3, [pc, #304]	; (80059cc <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800589a:	e000      	b.n	800589e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800589c:	4b4c      	ldr	r3, [pc, #304]	; (80059d0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800589e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d040      	beq.n	800592a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80058a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	6859      	ldr	r1, [r3, #4]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80058ba:	035b      	lsls	r3, r3, #13
 80058bc:	430b      	orrs	r3, r1
 80058be:	431a      	orrs	r2, r3
 80058c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80058c2:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f003 0303 	and.w	r3, r3, #3
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d108      	bne.n	80058e4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d101      	bne.n	80058e4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80058e0:	2301      	movs	r3, #1
 80058e2:	e000      	b.n	80058e6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80058e4:	2300      	movs	r3, #0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d15c      	bne.n	80059a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f003 0303 	and.w	r3, r3, #3
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d107      	bne.n	8005906 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d101      	bne.n	8005906 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8005902:	2301      	movs	r3, #1
 8005904:	e000      	b.n	8005908 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8005906:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005908:	2b00      	cmp	r3, #0
 800590a:	d14b      	bne.n	80059a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800590c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005914:	f023 030f 	bic.w	r3, r3, #15
 8005918:	683a      	ldr	r2, [r7, #0]
 800591a:	6811      	ldr	r1, [r2, #0]
 800591c:	683a      	ldr	r2, [r7, #0]
 800591e:	6892      	ldr	r2, [r2, #8]
 8005920:	430a      	orrs	r2, r1
 8005922:	431a      	orrs	r2, r3
 8005924:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005926:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005928:	e03c      	b.n	80059a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800592a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005932:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005934:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	f003 0303 	and.w	r3, r3, #3
 8005940:	2b01      	cmp	r3, #1
 8005942:	d108      	bne.n	8005956 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	2b01      	cmp	r3, #1
 8005950:	d101      	bne.n	8005956 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8005952:	2301      	movs	r3, #1
 8005954:	e000      	b.n	8005958 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005956:	2300      	movs	r3, #0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d123      	bne.n	80059a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f003 0303 	and.w	r3, r3, #3
 8005964:	2b01      	cmp	r3, #1
 8005966:	d107      	bne.n	8005978 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0301 	and.w	r3, r3, #1
 8005970:	2b01      	cmp	r3, #1
 8005972:	d101      	bne.n	8005978 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8005974:	2301      	movs	r3, #1
 8005976:	e000      	b.n	800597a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8005978:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800597a:	2b00      	cmp	r3, #0
 800597c:	d112      	bne.n	80059a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800597e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005986:	f023 030f 	bic.w	r3, r3, #15
 800598a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800598c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800598e:	e009      	b.n	80059a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005994:	f043 0220 	orr.w	r2, r3, #32
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80059a2:	e000      	b.n	80059a6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80059a4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80059ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80059b2:	4618      	mov	r0, r3
 80059b4:	3764      	adds	r7, #100	; 0x64
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop
 80059c0:	50000100 	.word	0x50000100
 80059c4:	50000400 	.word	0x50000400
 80059c8:	50000500 	.word	0x50000500
 80059cc:	50000300 	.word	0x50000300
 80059d0:	50000700 	.word	0x50000700

080059d4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d126      	bne.n	8005a3c <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d115      	bne.n	8005a34 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d111      	bne.n	8005a34 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d105      	bne.n	8005a34 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2c:	f043 0201 	orr.w	r2, r3, #1
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f7ff f8bb 	bl	8004bb0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8005a3a:	e004      	b.n	8005a46 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	4798      	blx	r3
}
 8005a46:	bf00      	nop
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}

08005a4e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005a4e:	b580      	push	{r7, lr}
 8005a50:	b084      	sub	sp, #16
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005a5c:	68f8      	ldr	r0, [r7, #12]
 8005a5e:	f7ff f8b1 	bl	8004bc4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8005a62:	bf00      	nop
 8005a64:	3710      	adds	r7, #16
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}

08005a6a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005a6a:	b580      	push	{r7, lr}
 8005a6c:	b084      	sub	sp, #16
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a76:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a88:	f043 0204 	orr.w	r2, r3, #4
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f7ff f8a1 	bl	8004bd8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005a96:	bf00      	nop
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
	...

08005aa0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f003 0303 	and.w	r3, r3, #3
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d108      	bne.n	8005acc <ADC_Enable+0x2c>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d101      	bne.n	8005acc <ADC_Enable+0x2c>
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e000      	b.n	8005ace <ADC_Enable+0x2e>
 8005acc:	2300      	movs	r3, #0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d143      	bne.n	8005b5a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	689a      	ldr	r2, [r3, #8]
 8005ad8:	4b22      	ldr	r3, [pc, #136]	; (8005b64 <ADC_Enable+0xc4>)
 8005ada:	4013      	ands	r3, r2
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d00d      	beq.n	8005afc <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae4:	f043 0210 	orr.w	r2, r3, #16
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005af0:	f043 0201 	orr.w	r2, r3, #1
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e02f      	b.n	8005b5c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	689a      	ldr	r2, [r3, #8]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f042 0201 	orr.w	r2, r2, #1
 8005b0a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8005b0c:	f7ff f820 	bl	8004b50 <HAL_GetTick>
 8005b10:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005b12:	e01b      	b.n	8005b4c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005b14:	f7ff f81c 	bl	8004b50 <HAL_GetTick>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d914      	bls.n	8005b4c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0301 	and.w	r3, r3, #1
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d00d      	beq.n	8005b4c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b34:	f043 0210 	orr.w	r2, r3, #16
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b40:	f043 0201 	orr.w	r2, r3, #1
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e007      	b.n	8005b5c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d1dc      	bne.n	8005b14 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005b5a:	2300      	movs	r3, #0
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3710      	adds	r7, #16
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	8000003f 	.word	0x8000003f

08005b68 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	f003 0303 	and.w	r3, r3, #3
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d108      	bne.n	8005b94 <ADC_Disable+0x2c>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0301 	and.w	r3, r3, #1
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d101      	bne.n	8005b94 <ADC_Disable+0x2c>
 8005b90:	2301      	movs	r3, #1
 8005b92:	e000      	b.n	8005b96 <ADC_Disable+0x2e>
 8005b94:	2300      	movs	r3, #0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d047      	beq.n	8005c2a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f003 030d 	and.w	r3, r3, #13
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d10f      	bne.n	8005bc8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f042 0202 	orr.w	r2, r2, #2
 8005bb6:	609a      	str	r2, [r3, #8]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2203      	movs	r2, #3
 8005bbe:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8005bc0:	f7fe ffc6 	bl	8004b50 <HAL_GetTick>
 8005bc4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005bc6:	e029      	b.n	8005c1c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bcc:	f043 0210 	orr.w	r2, r3, #16
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bd8:	f043 0201 	orr.w	r2, r3, #1
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e023      	b.n	8005c2c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005be4:	f7fe ffb4 	bl	8004b50 <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d914      	bls.n	8005c1c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f003 0301 	and.w	r3, r3, #1
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d10d      	bne.n	8005c1c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c04:	f043 0210 	orr.w	r2, r3, #16
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c10:	f043 0201 	orr.w	r2, r3, #1
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e007      	b.n	8005c2c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d0dc      	beq.n	8005be4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3710      	adds	r7, #16
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b085      	sub	sp, #20
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f003 0307 	and.w	r3, r3, #7
 8005c42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c44:	4b0c      	ldr	r3, [pc, #48]	; (8005c78 <__NVIC_SetPriorityGrouping+0x44>)
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c4a:	68ba      	ldr	r2, [r7, #8]
 8005c4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005c50:	4013      	ands	r3, r2
 8005c52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005c60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c66:	4a04      	ldr	r2, [pc, #16]	; (8005c78 <__NVIC_SetPriorityGrouping+0x44>)
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	60d3      	str	r3, [r2, #12]
}
 8005c6c:	bf00      	nop
 8005c6e:	3714      	adds	r7, #20
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr
 8005c78:	e000ed00 	.word	0xe000ed00

08005c7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c80:	4b04      	ldr	r3, [pc, #16]	; (8005c94 <__NVIC_GetPriorityGrouping+0x18>)
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	0a1b      	lsrs	r3, r3, #8
 8005c86:	f003 0307 	and.w	r3, r3, #7
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	e000ed00 	.word	0xe000ed00

08005c98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	db0b      	blt.n	8005cc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005caa:	79fb      	ldrb	r3, [r7, #7]
 8005cac:	f003 021f 	and.w	r2, r3, #31
 8005cb0:	4907      	ldr	r1, [pc, #28]	; (8005cd0 <__NVIC_EnableIRQ+0x38>)
 8005cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cb6:	095b      	lsrs	r3, r3, #5
 8005cb8:	2001      	movs	r0, #1
 8005cba:	fa00 f202 	lsl.w	r2, r0, r2
 8005cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005cc2:	bf00      	nop
 8005cc4:	370c      	adds	r7, #12
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	e000e100 	.word	0xe000e100

08005cd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	4603      	mov	r3, r0
 8005cdc:	6039      	str	r1, [r7, #0]
 8005cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	db0a      	blt.n	8005cfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	b2da      	uxtb	r2, r3
 8005cec:	490c      	ldr	r1, [pc, #48]	; (8005d20 <__NVIC_SetPriority+0x4c>)
 8005cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cf2:	0112      	lsls	r2, r2, #4
 8005cf4:	b2d2      	uxtb	r2, r2
 8005cf6:	440b      	add	r3, r1
 8005cf8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005cfc:	e00a      	b.n	8005d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	b2da      	uxtb	r2, r3
 8005d02:	4908      	ldr	r1, [pc, #32]	; (8005d24 <__NVIC_SetPriority+0x50>)
 8005d04:	79fb      	ldrb	r3, [r7, #7]
 8005d06:	f003 030f 	and.w	r3, r3, #15
 8005d0a:	3b04      	subs	r3, #4
 8005d0c:	0112      	lsls	r2, r2, #4
 8005d0e:	b2d2      	uxtb	r2, r2
 8005d10:	440b      	add	r3, r1
 8005d12:	761a      	strb	r2, [r3, #24]
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr
 8005d20:	e000e100 	.word	0xe000e100
 8005d24:	e000ed00 	.word	0xe000ed00

08005d28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b089      	sub	sp, #36	; 0x24
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f003 0307 	and.w	r3, r3, #7
 8005d3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	f1c3 0307 	rsb	r3, r3, #7
 8005d42:	2b04      	cmp	r3, #4
 8005d44:	bf28      	it	cs
 8005d46:	2304      	movcs	r3, #4
 8005d48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	3304      	adds	r3, #4
 8005d4e:	2b06      	cmp	r3, #6
 8005d50:	d902      	bls.n	8005d58 <NVIC_EncodePriority+0x30>
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	3b03      	subs	r3, #3
 8005d56:	e000      	b.n	8005d5a <NVIC_EncodePriority+0x32>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	fa02 f303 	lsl.w	r3, r2, r3
 8005d66:	43da      	mvns	r2, r3
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	401a      	ands	r2, r3
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d70:	f04f 31ff 	mov.w	r1, #4294967295
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	fa01 f303 	lsl.w	r3, r1, r3
 8005d7a:	43d9      	mvns	r1, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d80:	4313      	orrs	r3, r2
         );
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3724      	adds	r7, #36	; 0x24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr
	...

08005d90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005da0:	d301      	bcc.n	8005da6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005da2:	2301      	movs	r3, #1
 8005da4:	e00f      	b.n	8005dc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005da6:	4a0a      	ldr	r2, [pc, #40]	; (8005dd0 <SysTick_Config+0x40>)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	3b01      	subs	r3, #1
 8005dac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005dae:	210f      	movs	r1, #15
 8005db0:	f04f 30ff 	mov.w	r0, #4294967295
 8005db4:	f7ff ff8e 	bl	8005cd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005db8:	4b05      	ldr	r3, [pc, #20]	; (8005dd0 <SysTick_Config+0x40>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005dbe:	4b04      	ldr	r3, [pc, #16]	; (8005dd0 <SysTick_Config+0x40>)
 8005dc0:	2207      	movs	r2, #7
 8005dc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3708      	adds	r7, #8
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	e000e010 	.word	0xe000e010

08005dd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f7ff ff29 	bl	8005c34 <__NVIC_SetPriorityGrouping>
}
 8005de2:	bf00      	nop
 8005de4:	3708      	adds	r7, #8
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}

08005dea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005dea:	b580      	push	{r7, lr}
 8005dec:	b086      	sub	sp, #24
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	4603      	mov	r3, r0
 8005df2:	60b9      	str	r1, [r7, #8]
 8005df4:	607a      	str	r2, [r7, #4]
 8005df6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005dfc:	f7ff ff3e 	bl	8005c7c <__NVIC_GetPriorityGrouping>
 8005e00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	68b9      	ldr	r1, [r7, #8]
 8005e06:	6978      	ldr	r0, [r7, #20]
 8005e08:	f7ff ff8e 	bl	8005d28 <NVIC_EncodePriority>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e12:	4611      	mov	r1, r2
 8005e14:	4618      	mov	r0, r3
 8005e16:	f7ff ff5d 	bl	8005cd4 <__NVIC_SetPriority>
}
 8005e1a:	bf00      	nop
 8005e1c:	3718      	adds	r7, #24
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}

08005e22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e22:	b580      	push	{r7, lr}
 8005e24:	b082      	sub	sp, #8
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	4603      	mov	r3, r0
 8005e2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e30:	4618      	mov	r0, r3
 8005e32:	f7ff ff31 	bl	8005c98 <__NVIC_EnableIRQ>
}
 8005e36:	bf00      	nop
 8005e38:	3708      	adds	r7, #8
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b082      	sub	sp, #8
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f7ff ffa2 	bl	8005d90 <SysTick_Config>
 8005e4c:	4603      	mov	r3, r0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3708      	adds	r7, #8
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8005e56:	b580      	push	{r7, lr}
 8005e58:	b084      	sub	sp, #16
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d101      	bne.n	8005e6c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e037      	b.n	8005edc <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2202      	movs	r2, #2
 8005e70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005e82:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005e86:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8005e90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ea8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	69db      	ldr	r3, [r3, #28]
 8005eae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005eb0:	68fa      	ldr	r2, [r7, #12]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 f98c 	bl	80061dc <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2201      	movs	r2, #1
 8005ece:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
}  
 8005edc:	4618      	mov	r0, r3
 8005ede:	3710      	adds	r7, #16
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}

08005ee4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
 8005ef0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d101      	bne.n	8005f04 <HAL_DMA_Start_IT+0x20>
 8005f00:	2302      	movs	r3, #2
 8005f02:	e04a      	b.n	8005f9a <HAL_DMA_Start_IT+0xb6>
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d13a      	bne.n	8005f8c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2202      	movs	r2, #2
 8005f1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f022 0201 	bic.w	r2, r2, #1
 8005f32:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	68b9      	ldr	r1, [r7, #8]
 8005f3a:	68f8      	ldr	r0, [r7, #12]
 8005f3c:	f000 f91f 	bl	800617e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d008      	beq.n	8005f5a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f042 020e 	orr.w	r2, r2, #14
 8005f56:	601a      	str	r2, [r3, #0]
 8005f58:	e00f      	b.n	8005f7a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f042 020a 	orr.w	r2, r2, #10
 8005f68:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f022 0204 	bic.w	r2, r2, #4
 8005f78:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f042 0201 	orr.w	r2, r2, #1
 8005f88:	601a      	str	r2, [r3, #0]
 8005f8a:	e005      	b.n	8005f98 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8005f94:	2302      	movs	r3, #2
 8005f96:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8005f98:	7dfb      	ldrb	r3, [r7, #23]
} 
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3718      	adds	r7, #24
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}

08005fa2 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005fa2:	b580      	push	{r7, lr}
 8005fa4:	b084      	sub	sp, #16
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005faa:	2300      	movs	r3, #0
 8005fac:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005fb4:	2b02      	cmp	r3, #2
 8005fb6:	d005      	beq.n	8005fc4 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2204      	movs	r2, #4
 8005fbc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	73fb      	strb	r3, [r7, #15]
 8005fc2:	e027      	b.n	8006014 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f022 020e 	bic.w	r2, r2, #14
 8005fd2:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f022 0201 	bic.w	r2, r2, #1
 8005fe2:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fec:	2101      	movs	r1, #1
 8005fee:	fa01 f202 	lsl.w	r2, r1, r2
 8005ff2:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006008:	2b00      	cmp	r3, #0
 800600a:	d003      	beq.n	8006014 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	4798      	blx	r3
    } 
  }
  return status;
 8006014:	7bfb      	ldrb	r3, [r7, #15]
}
 8006016:	4618      	mov	r0, r3
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800601e:	b580      	push	{r7, lr}
 8006020:	b084      	sub	sp, #16
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800603a:	2204      	movs	r2, #4
 800603c:	409a      	lsls	r2, r3
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	4013      	ands	r3, r2
 8006042:	2b00      	cmp	r3, #0
 8006044:	d024      	beq.n	8006090 <HAL_DMA_IRQHandler+0x72>
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	f003 0304 	and.w	r3, r3, #4
 800604c:	2b00      	cmp	r3, #0
 800604e:	d01f      	beq.n	8006090 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f003 0320 	and.w	r3, r3, #32
 800605a:	2b00      	cmp	r3, #0
 800605c:	d107      	bne.n	800606e <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f022 0204 	bic.w	r2, r2, #4
 800606c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006076:	2104      	movs	r1, #4
 8006078:	fa01 f202 	lsl.w	r2, r1, r2
 800607c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006082:	2b00      	cmp	r3, #0
 8006084:	d06a      	beq.n	800615c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800608e:	e065      	b.n	800615c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006094:	2202      	movs	r2, #2
 8006096:	409a      	lsls	r2, r3
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	4013      	ands	r3, r2
 800609c:	2b00      	cmp	r3, #0
 800609e:	d02c      	beq.n	80060fa <HAL_DMA_IRQHandler+0xdc>
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	f003 0302 	and.w	r3, r3, #2
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d027      	beq.n	80060fa <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0320 	and.w	r3, r3, #32
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10b      	bne.n	80060d0 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f022 020a 	bic.w	r2, r2, #10
 80060c6:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060d8:	2102      	movs	r1, #2
 80060da:	fa01 f202 	lsl.w	r2, r1, r2
 80060de:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d035      	beq.n	800615c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80060f8:	e030      	b.n	800615c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060fe:	2208      	movs	r2, #8
 8006100:	409a      	lsls	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	4013      	ands	r3, r2
 8006106:	2b00      	cmp	r3, #0
 8006108:	d028      	beq.n	800615c <HAL_DMA_IRQHandler+0x13e>
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	f003 0308 	and.w	r3, r3, #8
 8006110:	2b00      	cmp	r3, #0
 8006112:	d023      	beq.n	800615c <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f022 020e 	bic.w	r2, r2, #14
 8006122:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800612c:	2101      	movs	r1, #1
 800612e:	fa01 f202 	lsl.w	r2, r1, r2
 8006132:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800614e:	2b00      	cmp	r3, #0
 8006150:	d004      	beq.n	800615c <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	4798      	blx	r3
    }
  }
}  
 800615a:	e7ff      	b.n	800615c <HAL_DMA_IRQHandler+0x13e>
 800615c:	bf00      	nop
 800615e:	3710      	adds	r7, #16
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8006172:	4618      	mov	r0, r3
 8006174:	370c      	adds	r7, #12
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr

0800617e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800617e:	b480      	push	{r7}
 8006180:	b085      	sub	sp, #20
 8006182:	af00      	add	r7, sp, #0
 8006184:	60f8      	str	r0, [r7, #12]
 8006186:	60b9      	str	r1, [r7, #8]
 8006188:	607a      	str	r2, [r7, #4]
 800618a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006194:	2101      	movs	r1, #1
 8006196:	fa01 f202 	lsl.w	r2, r1, r2
 800619a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	683a      	ldr	r2, [r7, #0]
 80061a2:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	2b10      	cmp	r3, #16
 80061aa:	d108      	bne.n	80061be <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68ba      	ldr	r2, [r7, #8]
 80061ba:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80061bc:	e007      	b.n	80061ce <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	68ba      	ldr	r2, [r7, #8]
 80061c4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	60da      	str	r2, [r3, #12]
}
 80061ce:	bf00      	nop
 80061d0:	3714      	adds	r7, #20
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr
	...

080061dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	461a      	mov	r2, r3
 80061ea:	4b14      	ldr	r3, [pc, #80]	; (800623c <DMA_CalcBaseAndBitshift+0x60>)
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d80f      	bhi.n	8006210 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	461a      	mov	r2, r3
 80061f6:	4b12      	ldr	r3, [pc, #72]	; (8006240 <DMA_CalcBaseAndBitshift+0x64>)
 80061f8:	4413      	add	r3, r2
 80061fa:	4a12      	ldr	r2, [pc, #72]	; (8006244 <DMA_CalcBaseAndBitshift+0x68>)
 80061fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006200:	091b      	lsrs	r3, r3, #4
 8006202:	009a      	lsls	r2, r3, #2
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a0f      	ldr	r2, [pc, #60]	; (8006248 <DMA_CalcBaseAndBitshift+0x6c>)
 800620c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800620e:	e00e      	b.n	800622e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	461a      	mov	r2, r3
 8006216:	4b0d      	ldr	r3, [pc, #52]	; (800624c <DMA_CalcBaseAndBitshift+0x70>)
 8006218:	4413      	add	r3, r2
 800621a:	4a0a      	ldr	r2, [pc, #40]	; (8006244 <DMA_CalcBaseAndBitshift+0x68>)
 800621c:	fba2 2303 	umull	r2, r3, r2, r3
 8006220:	091b      	lsrs	r3, r3, #4
 8006222:	009a      	lsls	r2, r3, #2
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a09      	ldr	r2, [pc, #36]	; (8006250 <DMA_CalcBaseAndBitshift+0x74>)
 800622c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800622e:	bf00      	nop
 8006230:	370c      	adds	r7, #12
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	40020407 	.word	0x40020407
 8006240:	bffdfff8 	.word	0xbffdfff8
 8006244:	cccccccd 	.word	0xcccccccd
 8006248:	40020000 	.word	0x40020000
 800624c:	bffdfbf8 	.word	0xbffdfbf8
 8006250:	40020400 	.word	0x40020400

08006254 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006254:	b480      	push	{r7}
 8006256:	b087      	sub	sp, #28
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800625e:	2300      	movs	r3, #0
 8006260:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006262:	e160      	b.n	8006526 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	2101      	movs	r1, #1
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	fa01 f303 	lsl.w	r3, r1, r3
 8006270:	4013      	ands	r3, r2
 8006272:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2b00      	cmp	r3, #0
 8006278:	f000 8152 	beq.w	8006520 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	f003 0303 	and.w	r3, r3, #3
 8006284:	2b01      	cmp	r3, #1
 8006286:	d005      	beq.n	8006294 <HAL_GPIO_Init+0x40>
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	f003 0303 	and.w	r3, r3, #3
 8006290:	2b02      	cmp	r3, #2
 8006292:	d130      	bne.n	80062f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	005b      	lsls	r3, r3, #1
 800629e:	2203      	movs	r2, #3
 80062a0:	fa02 f303 	lsl.w	r3, r2, r3
 80062a4:	43db      	mvns	r3, r3
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	4013      	ands	r3, r2
 80062aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	68da      	ldr	r2, [r3, #12]
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	005b      	lsls	r3, r3, #1
 80062b4:	fa02 f303 	lsl.w	r3, r2, r3
 80062b8:	693a      	ldr	r2, [r7, #16]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	693a      	ldr	r2, [r7, #16]
 80062c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80062ca:	2201      	movs	r2, #1
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	fa02 f303 	lsl.w	r3, r2, r3
 80062d2:	43db      	mvns	r3, r3
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	4013      	ands	r3, r2
 80062d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	091b      	lsrs	r3, r3, #4
 80062e0:	f003 0201 	and.w	r2, r3, #1
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	fa02 f303 	lsl.w	r3, r2, r3
 80062ea:	693a      	ldr	r2, [r7, #16]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	f003 0303 	and.w	r3, r3, #3
 80062fe:	2b03      	cmp	r3, #3
 8006300:	d017      	beq.n	8006332 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	005b      	lsls	r3, r3, #1
 800630c:	2203      	movs	r2, #3
 800630e:	fa02 f303 	lsl.w	r3, r2, r3
 8006312:	43db      	mvns	r3, r3
 8006314:	693a      	ldr	r2, [r7, #16]
 8006316:	4013      	ands	r3, r2
 8006318:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	689a      	ldr	r2, [r3, #8]
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	005b      	lsls	r3, r3, #1
 8006322:	fa02 f303 	lsl.w	r3, r2, r3
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	4313      	orrs	r3, r2
 800632a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	693a      	ldr	r2, [r7, #16]
 8006330:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	f003 0303 	and.w	r3, r3, #3
 800633a:	2b02      	cmp	r3, #2
 800633c:	d123      	bne.n	8006386 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	08da      	lsrs	r2, r3, #3
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	3208      	adds	r2, #8
 8006346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800634a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	f003 0307 	and.w	r3, r3, #7
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	220f      	movs	r2, #15
 8006356:	fa02 f303 	lsl.w	r3, r2, r3
 800635a:	43db      	mvns	r3, r3
 800635c:	693a      	ldr	r2, [r7, #16]
 800635e:	4013      	ands	r3, r2
 8006360:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	691a      	ldr	r2, [r3, #16]
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	f003 0307 	and.w	r3, r3, #7
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	fa02 f303 	lsl.w	r3, r2, r3
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	4313      	orrs	r3, r2
 8006376:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	08da      	lsrs	r2, r3, #3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	3208      	adds	r2, #8
 8006380:	6939      	ldr	r1, [r7, #16]
 8006382:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	005b      	lsls	r3, r3, #1
 8006390:	2203      	movs	r2, #3
 8006392:	fa02 f303 	lsl.w	r3, r2, r3
 8006396:	43db      	mvns	r3, r3
 8006398:	693a      	ldr	r2, [r7, #16]
 800639a:	4013      	ands	r3, r2
 800639c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	f003 0203 	and.w	r2, r3, #3
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	005b      	lsls	r3, r3, #1
 80063aa:	fa02 f303 	lsl.w	r3, r2, r3
 80063ae:	693a      	ldr	r2, [r7, #16]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	693a      	ldr	r2, [r7, #16]
 80063b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	f000 80ac 	beq.w	8006520 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80063c8:	4b5e      	ldr	r3, [pc, #376]	; (8006544 <HAL_GPIO_Init+0x2f0>)
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	4a5d      	ldr	r2, [pc, #372]	; (8006544 <HAL_GPIO_Init+0x2f0>)
 80063ce:	f043 0301 	orr.w	r3, r3, #1
 80063d2:	6193      	str	r3, [r2, #24]
 80063d4:	4b5b      	ldr	r3, [pc, #364]	; (8006544 <HAL_GPIO_Init+0x2f0>)
 80063d6:	699b      	ldr	r3, [r3, #24]
 80063d8:	f003 0301 	and.w	r3, r3, #1
 80063dc:	60bb      	str	r3, [r7, #8]
 80063de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80063e0:	4a59      	ldr	r2, [pc, #356]	; (8006548 <HAL_GPIO_Init+0x2f4>)
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	089b      	lsrs	r3, r3, #2
 80063e6:	3302      	adds	r3, #2
 80063e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	f003 0303 	and.w	r3, r3, #3
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	220f      	movs	r2, #15
 80063f8:	fa02 f303 	lsl.w	r3, r2, r3
 80063fc:	43db      	mvns	r3, r3
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	4013      	ands	r3, r2
 8006402:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800640a:	d025      	beq.n	8006458 <HAL_GPIO_Init+0x204>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4a4f      	ldr	r2, [pc, #316]	; (800654c <HAL_GPIO_Init+0x2f8>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d01f      	beq.n	8006454 <HAL_GPIO_Init+0x200>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a4e      	ldr	r2, [pc, #312]	; (8006550 <HAL_GPIO_Init+0x2fc>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d019      	beq.n	8006450 <HAL_GPIO_Init+0x1fc>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a4d      	ldr	r2, [pc, #308]	; (8006554 <HAL_GPIO_Init+0x300>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d013      	beq.n	800644c <HAL_GPIO_Init+0x1f8>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a4c      	ldr	r2, [pc, #304]	; (8006558 <HAL_GPIO_Init+0x304>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d00d      	beq.n	8006448 <HAL_GPIO_Init+0x1f4>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a4b      	ldr	r2, [pc, #300]	; (800655c <HAL_GPIO_Init+0x308>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d007      	beq.n	8006444 <HAL_GPIO_Init+0x1f0>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a4a      	ldr	r2, [pc, #296]	; (8006560 <HAL_GPIO_Init+0x30c>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d101      	bne.n	8006440 <HAL_GPIO_Init+0x1ec>
 800643c:	2306      	movs	r3, #6
 800643e:	e00c      	b.n	800645a <HAL_GPIO_Init+0x206>
 8006440:	2307      	movs	r3, #7
 8006442:	e00a      	b.n	800645a <HAL_GPIO_Init+0x206>
 8006444:	2305      	movs	r3, #5
 8006446:	e008      	b.n	800645a <HAL_GPIO_Init+0x206>
 8006448:	2304      	movs	r3, #4
 800644a:	e006      	b.n	800645a <HAL_GPIO_Init+0x206>
 800644c:	2303      	movs	r3, #3
 800644e:	e004      	b.n	800645a <HAL_GPIO_Init+0x206>
 8006450:	2302      	movs	r3, #2
 8006452:	e002      	b.n	800645a <HAL_GPIO_Init+0x206>
 8006454:	2301      	movs	r3, #1
 8006456:	e000      	b.n	800645a <HAL_GPIO_Init+0x206>
 8006458:	2300      	movs	r3, #0
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	f002 0203 	and.w	r2, r2, #3
 8006460:	0092      	lsls	r2, r2, #2
 8006462:	4093      	lsls	r3, r2
 8006464:	693a      	ldr	r2, [r7, #16]
 8006466:	4313      	orrs	r3, r2
 8006468:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800646a:	4937      	ldr	r1, [pc, #220]	; (8006548 <HAL_GPIO_Init+0x2f4>)
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	089b      	lsrs	r3, r3, #2
 8006470:	3302      	adds	r3, #2
 8006472:	693a      	ldr	r2, [r7, #16]
 8006474:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006478:	4b3a      	ldr	r3, [pc, #232]	; (8006564 <HAL_GPIO_Init+0x310>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	43db      	mvns	r3, r3
 8006482:	693a      	ldr	r2, [r7, #16]
 8006484:	4013      	ands	r3, r2
 8006486:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006490:	2b00      	cmp	r3, #0
 8006492:	d003      	beq.n	800649c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8006494:	693a      	ldr	r2, [r7, #16]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	4313      	orrs	r3, r2
 800649a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800649c:	4a31      	ldr	r2, [pc, #196]	; (8006564 <HAL_GPIO_Init+0x310>)
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80064a2:	4b30      	ldr	r3, [pc, #192]	; (8006564 <HAL_GPIO_Init+0x310>)
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	43db      	mvns	r3, r3
 80064ac:	693a      	ldr	r2, [r7, #16]
 80064ae:	4013      	ands	r3, r2
 80064b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d003      	beq.n	80064c6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80064be:	693a      	ldr	r2, [r7, #16]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80064c6:	4a27      	ldr	r2, [pc, #156]	; (8006564 <HAL_GPIO_Init+0x310>)
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80064cc:	4b25      	ldr	r3, [pc, #148]	; (8006564 <HAL_GPIO_Init+0x310>)
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	43db      	mvns	r3, r3
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	4013      	ands	r3, r2
 80064da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d003      	beq.n	80064f0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	4313      	orrs	r3, r2
 80064ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80064f0:	4a1c      	ldr	r2, [pc, #112]	; (8006564 <HAL_GPIO_Init+0x310>)
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80064f6:	4b1b      	ldr	r3, [pc, #108]	; (8006564 <HAL_GPIO_Init+0x310>)
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	43db      	mvns	r3, r3
 8006500:	693a      	ldr	r2, [r7, #16]
 8006502:	4013      	ands	r3, r2
 8006504:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800650e:	2b00      	cmp	r3, #0
 8006510:	d003      	beq.n	800651a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8006512:	693a      	ldr	r2, [r7, #16]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	4313      	orrs	r3, r2
 8006518:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800651a:	4a12      	ldr	r2, [pc, #72]	; (8006564 <HAL_GPIO_Init+0x310>)
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	3301      	adds	r3, #1
 8006524:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	fa22 f303 	lsr.w	r3, r2, r3
 8006530:	2b00      	cmp	r3, #0
 8006532:	f47f ae97 	bne.w	8006264 <HAL_GPIO_Init+0x10>
  }
}
 8006536:	bf00      	nop
 8006538:	bf00      	nop
 800653a:	371c      	adds	r7, #28
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr
 8006544:	40021000 	.word	0x40021000
 8006548:	40010000 	.word	0x40010000
 800654c:	48000400 	.word	0x48000400
 8006550:	48000800 	.word	0x48000800
 8006554:	48000c00 	.word	0x48000c00
 8006558:	48001000 	.word	0x48001000
 800655c:	48001400 	.word	0x48001400
 8006560:	48001800 	.word	0x48001800
 8006564:	40010400 	.word	0x40010400

08006568 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	460b      	mov	r3, r1
 8006572:	807b      	strh	r3, [r7, #2]
 8006574:	4613      	mov	r3, r2
 8006576:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006578:	787b      	ldrb	r3, [r7, #1]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d003      	beq.n	8006586 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800657e:	887a      	ldrh	r2, [r7, #2]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006584:	e002      	b.n	800658c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006586:	887a      	ldrh	r2, [r7, #2]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800658c:	bf00      	nop
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b082      	sub	sp, #8
 800659c:	af00      	add	r7, sp, #0
 800659e:	4603      	mov	r3, r0
 80065a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80065a2:	4b08      	ldr	r3, [pc, #32]	; (80065c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80065a4:	695a      	ldr	r2, [r3, #20]
 80065a6:	88fb      	ldrh	r3, [r7, #6]
 80065a8:	4013      	ands	r3, r2
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d006      	beq.n	80065bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80065ae:	4a05      	ldr	r2, [pc, #20]	; (80065c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80065b0:	88fb      	ldrh	r3, [r7, #6]
 80065b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80065b4:	88fb      	ldrh	r3, [r7, #6]
 80065b6:	4618      	mov	r0, r3
 80065b8:	f7fc fc4e 	bl	8002e58 <HAL_GPIO_EXTI_Callback>
  }
}
 80065bc:	bf00      	nop
 80065be:	3708      	adds	r7, #8
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	40010400 	.word	0x40010400

080065c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e081      	b.n	80066de <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d106      	bne.n	80065f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f7fd fe2c 	bl	800424c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2224      	movs	r2, #36	; 0x24
 80065f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f022 0201 	bic.w	r2, r2, #1
 800660a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685a      	ldr	r2, [r3, #4]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006618:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	689a      	ldr	r2, [r3, #8]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006628:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	2b01      	cmp	r3, #1
 8006630:	d107      	bne.n	8006642 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	689a      	ldr	r2, [r3, #8]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800663e:	609a      	str	r2, [r3, #8]
 8006640:	e006      	b.n	8006650 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	689a      	ldr	r2, [r3, #8]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800664e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	2b02      	cmp	r3, #2
 8006656:	d104      	bne.n	8006662 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006660:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	687a      	ldr	r2, [r7, #4]
 800666a:	6812      	ldr	r2, [r2, #0]
 800666c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006670:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006674:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68da      	ldr	r2, [r3, #12]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006684:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	691a      	ldr	r2, [r3, #16]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	695b      	ldr	r3, [r3, #20]
 800668e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	699b      	ldr	r3, [r3, #24]
 8006696:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	430a      	orrs	r2, r1
 800669e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	69d9      	ldr	r1, [r3, #28]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a1a      	ldr	r2, [r3, #32]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	681a      	ldr	r2, [r3, #0]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f042 0201 	orr.w	r2, r2, #1
 80066be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2220      	movs	r2, #32
 80066ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3708      	adds	r7, #8
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
	...

080066e8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b088      	sub	sp, #32
 80066ec:	af02      	add	r7, sp, #8
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	607a      	str	r2, [r7, #4]
 80066f2:	461a      	mov	r2, r3
 80066f4:	460b      	mov	r3, r1
 80066f6:	817b      	strh	r3, [r7, #10]
 80066f8:	4613      	mov	r3, r2
 80066fa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006702:	b2db      	uxtb	r3, r3
 8006704:	2b20      	cmp	r3, #32
 8006706:	f040 80da 	bne.w	80068be <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006710:	2b01      	cmp	r3, #1
 8006712:	d101      	bne.n	8006718 <HAL_I2C_Master_Transmit+0x30>
 8006714:	2302      	movs	r3, #2
 8006716:	e0d3      	b.n	80068c0 <HAL_I2C_Master_Transmit+0x1d8>
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006720:	f7fe fa16 	bl	8004b50 <HAL_GetTick>
 8006724:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	2319      	movs	r3, #25
 800672c:	2201      	movs	r2, #1
 800672e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006732:	68f8      	ldr	r0, [r7, #12]
 8006734:	f001 fad9 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d001      	beq.n	8006742 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e0be      	b.n	80068c0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2221      	movs	r2, #33	; 0x21
 8006746:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2210      	movs	r2, #16
 800674e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2200      	movs	r2, #0
 8006756:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	893a      	ldrh	r2, [r7, #8]
 8006762:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2200      	movs	r2, #0
 8006768:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800676e:	b29b      	uxth	r3, r3
 8006770:	2bff      	cmp	r3, #255	; 0xff
 8006772:	d90e      	bls.n	8006792 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	22ff      	movs	r2, #255	; 0xff
 8006778:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800677e:	b2da      	uxtb	r2, r3
 8006780:	8979      	ldrh	r1, [r7, #10]
 8006782:	4b51      	ldr	r3, [pc, #324]	; (80068c8 <HAL_I2C_Master_Transmit+0x1e0>)
 8006784:	9300      	str	r3, [sp, #0]
 8006786:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	f001 fc4c 	bl	8008028 <I2C_TransferConfig>
 8006790:	e06c      	b.n	800686c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006796:	b29a      	uxth	r2, r3
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067a0:	b2da      	uxtb	r2, r3
 80067a2:	8979      	ldrh	r1, [r7, #10]
 80067a4:	4b48      	ldr	r3, [pc, #288]	; (80068c8 <HAL_I2C_Master_Transmit+0x1e0>)
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80067ac:	68f8      	ldr	r0, [r7, #12]
 80067ae:	f001 fc3b 	bl	8008028 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80067b2:	e05b      	b.n	800686c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067b4:	697a      	ldr	r2, [r7, #20]
 80067b6:	6a39      	ldr	r1, [r7, #32]
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f001 fad6 	bl	8007d6a <I2C_WaitOnTXISFlagUntilTimeout>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d001      	beq.n	80067c8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	e07b      	b.n	80068c0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067cc:	781a      	ldrb	r2, [r3, #0]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d8:	1c5a      	adds	r2, r3, #1
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	3b01      	subs	r3, #1
 80067e6:	b29a      	uxth	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067f0:	3b01      	subs	r3, #1
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d034      	beq.n	800686c <HAL_I2C_Master_Transmit+0x184>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006806:	2b00      	cmp	r3, #0
 8006808:	d130      	bne.n	800686c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	9300      	str	r3, [sp, #0]
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	2200      	movs	r2, #0
 8006812:	2180      	movs	r1, #128	; 0x80
 8006814:	68f8      	ldr	r0, [r7, #12]
 8006816:	f001 fa68 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 800681a:	4603      	mov	r3, r0
 800681c:	2b00      	cmp	r3, #0
 800681e:	d001      	beq.n	8006824 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e04d      	b.n	80068c0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006828:	b29b      	uxth	r3, r3
 800682a:	2bff      	cmp	r3, #255	; 0xff
 800682c:	d90e      	bls.n	800684c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	22ff      	movs	r2, #255	; 0xff
 8006832:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006838:	b2da      	uxtb	r2, r3
 800683a:	8979      	ldrh	r1, [r7, #10]
 800683c:	2300      	movs	r3, #0
 800683e:	9300      	str	r3, [sp, #0]
 8006840:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	f001 fbef 	bl	8008028 <I2C_TransferConfig>
 800684a:	e00f      	b.n	800686c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006850:	b29a      	uxth	r2, r3
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800685a:	b2da      	uxtb	r2, r3
 800685c:	8979      	ldrh	r1, [r7, #10]
 800685e:	2300      	movs	r3, #0
 8006860:	9300      	str	r3, [sp, #0]
 8006862:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006866:	68f8      	ldr	r0, [r7, #12]
 8006868:	f001 fbde 	bl	8008028 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006870:	b29b      	uxth	r3, r3
 8006872:	2b00      	cmp	r3, #0
 8006874:	d19e      	bne.n	80067b4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006876:	697a      	ldr	r2, [r7, #20]
 8006878:	6a39      	ldr	r1, [r7, #32]
 800687a:	68f8      	ldr	r0, [r7, #12]
 800687c:	f001 fab5 	bl	8007dea <I2C_WaitOnSTOPFlagUntilTimeout>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d001      	beq.n	800688a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	e01a      	b.n	80068c0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2220      	movs	r2, #32
 8006890:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	6859      	ldr	r1, [r3, #4]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	4b0b      	ldr	r3, [pc, #44]	; (80068cc <HAL_I2C_Master_Transmit+0x1e4>)
 800689e:	400b      	ands	r3, r1
 80068a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2220      	movs	r2, #32
 80068a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80068ba:	2300      	movs	r3, #0
 80068bc:	e000      	b.n	80068c0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80068be:	2302      	movs	r3, #2
  }
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3718      	adds	r7, #24
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	80002000 	.word	0x80002000
 80068cc:	fe00e800 	.word	0xfe00e800

080068d0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b088      	sub	sp, #32
 80068d4:	af02      	add	r7, sp, #8
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	607a      	str	r2, [r7, #4]
 80068da:	461a      	mov	r2, r3
 80068dc:	460b      	mov	r3, r1
 80068de:	817b      	strh	r3, [r7, #10]
 80068e0:	4613      	mov	r3, r2
 80068e2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	2b20      	cmp	r3, #32
 80068ee:	f040 80db 	bne.w	8006aa8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d101      	bne.n	8006900 <HAL_I2C_Master_Receive+0x30>
 80068fc:	2302      	movs	r3, #2
 80068fe:	e0d4      	b.n	8006aaa <HAL_I2C_Master_Receive+0x1da>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006908:	f7fe f922 	bl	8004b50 <HAL_GetTick>
 800690c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	9300      	str	r3, [sp, #0]
 8006912:	2319      	movs	r3, #25
 8006914:	2201      	movs	r2, #1
 8006916:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800691a:	68f8      	ldr	r0, [r7, #12]
 800691c:	f001 f9e5 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 8006920:	4603      	mov	r3, r0
 8006922:	2b00      	cmp	r3, #0
 8006924:	d001      	beq.n	800692a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e0bf      	b.n	8006aaa <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2222      	movs	r2, #34	; 0x22
 800692e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2210      	movs	r2, #16
 8006936:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	893a      	ldrh	r2, [r7, #8]
 800694a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2200      	movs	r2, #0
 8006950:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006956:	b29b      	uxth	r3, r3
 8006958:	2bff      	cmp	r3, #255	; 0xff
 800695a:	d90e      	bls.n	800697a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	22ff      	movs	r2, #255	; 0xff
 8006960:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006966:	b2da      	uxtb	r2, r3
 8006968:	8979      	ldrh	r1, [r7, #10]
 800696a:	4b52      	ldr	r3, [pc, #328]	; (8006ab4 <HAL_I2C_Master_Receive+0x1e4>)
 800696c:	9300      	str	r3, [sp, #0]
 800696e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006972:	68f8      	ldr	r0, [r7, #12]
 8006974:	f001 fb58 	bl	8008028 <I2C_TransferConfig>
 8006978:	e06d      	b.n	8006a56 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800697e:	b29a      	uxth	r2, r3
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006988:	b2da      	uxtb	r2, r3
 800698a:	8979      	ldrh	r1, [r7, #10]
 800698c:	4b49      	ldr	r3, [pc, #292]	; (8006ab4 <HAL_I2C_Master_Receive+0x1e4>)
 800698e:	9300      	str	r3, [sp, #0]
 8006990:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f001 fb47 	bl	8008028 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800699a:	e05c      	b.n	8006a56 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800699c:	697a      	ldr	r2, [r7, #20]
 800699e:	6a39      	ldr	r1, [r7, #32]
 80069a0:	68f8      	ldr	r0, [r7, #12]
 80069a2:	f001 fa5f 	bl	8007e64 <I2C_WaitOnRXNEFlagUntilTimeout>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d001      	beq.n	80069b0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e07c      	b.n	8006aaa <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ba:	b2d2      	uxtb	r2, r2
 80069bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069c2:	1c5a      	adds	r2, r3, #1
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069cc:	3b01      	subs	r3, #1
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069d8:	b29b      	uxth	r3, r3
 80069da:	3b01      	subs	r3, #1
 80069dc:	b29a      	uxth	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d034      	beq.n	8006a56 <HAL_I2C_Master_Receive+0x186>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d130      	bne.n	8006a56 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	9300      	str	r3, [sp, #0]
 80069f8:	6a3b      	ldr	r3, [r7, #32]
 80069fa:	2200      	movs	r2, #0
 80069fc:	2180      	movs	r1, #128	; 0x80
 80069fe:	68f8      	ldr	r0, [r7, #12]
 8006a00:	f001 f973 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d001      	beq.n	8006a0e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e04d      	b.n	8006aaa <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	2bff      	cmp	r3, #255	; 0xff
 8006a16:	d90e      	bls.n	8006a36 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	22ff      	movs	r2, #255	; 0xff
 8006a1c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a22:	b2da      	uxtb	r2, r3
 8006a24:	8979      	ldrh	r1, [r7, #10]
 8006a26:	2300      	movs	r3, #0
 8006a28:	9300      	str	r3, [sp, #0]
 8006a2a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006a2e:	68f8      	ldr	r0, [r7, #12]
 8006a30:	f001 fafa 	bl	8008028 <I2C_TransferConfig>
 8006a34:	e00f      	b.n	8006a56 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a3a:	b29a      	uxth	r2, r3
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a44:	b2da      	uxtb	r2, r3
 8006a46:	8979      	ldrh	r1, [r7, #10]
 8006a48:	2300      	movs	r3, #0
 8006a4a:	9300      	str	r3, [sp, #0]
 8006a4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a50:	68f8      	ldr	r0, [r7, #12]
 8006a52:	f001 fae9 	bl	8008028 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d19d      	bne.n	800699c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a60:	697a      	ldr	r2, [r7, #20]
 8006a62:	6a39      	ldr	r1, [r7, #32]
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f001 f9c0 	bl	8007dea <I2C_WaitOnSTOPFlagUntilTimeout>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d001      	beq.n	8006a74 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e01a      	b.n	8006aaa <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2220      	movs	r2, #32
 8006a7a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	6859      	ldr	r1, [r3, #4]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	4b0c      	ldr	r3, [pc, #48]	; (8006ab8 <HAL_I2C_Master_Receive+0x1e8>)
 8006a88:	400b      	ands	r3, r1
 8006a8a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2220      	movs	r2, #32
 8006a90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2200      	movs	r2, #0
 8006a98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	e000      	b.n	8006aaa <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006aa8:	2302      	movs	r3, #2
  }
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3718      	adds	r7, #24
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	80002400 	.word	0x80002400
 8006ab8:	fe00e800 	.word	0xfe00e800

08006abc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b088      	sub	sp, #32
 8006ac0:	af02      	add	r7, sp, #8
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	4608      	mov	r0, r1
 8006ac6:	4611      	mov	r1, r2
 8006ac8:	461a      	mov	r2, r3
 8006aca:	4603      	mov	r3, r0
 8006acc:	817b      	strh	r3, [r7, #10]
 8006ace:	460b      	mov	r3, r1
 8006ad0:	813b      	strh	r3, [r7, #8]
 8006ad2:	4613      	mov	r3, r2
 8006ad4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b20      	cmp	r3, #32
 8006ae0:	f040 80f9 	bne.w	8006cd6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ae4:	6a3b      	ldr	r3, [r7, #32]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d002      	beq.n	8006af0 <HAL_I2C_Mem_Write+0x34>
 8006aea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d105      	bne.n	8006afc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006af6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	e0ed      	b.n	8006cd8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d101      	bne.n	8006b0a <HAL_I2C_Mem_Write+0x4e>
 8006b06:	2302      	movs	r3, #2
 8006b08:	e0e6      	b.n	8006cd8 <HAL_I2C_Mem_Write+0x21c>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006b12:	f7fe f81d 	bl	8004b50 <HAL_GetTick>
 8006b16:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	9300      	str	r3, [sp, #0]
 8006b1c:	2319      	movs	r3, #25
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006b24:	68f8      	ldr	r0, [r7, #12]
 8006b26:	f001 f8e0 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d001      	beq.n	8006b34 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	e0d1      	b.n	8006cd8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2221      	movs	r2, #33	; 0x21
 8006b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2240      	movs	r2, #64	; 0x40
 8006b40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2200      	movs	r2, #0
 8006b48:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	6a3a      	ldr	r2, [r7, #32]
 8006b4e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006b54:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006b5c:	88f8      	ldrh	r0, [r7, #6]
 8006b5e:	893a      	ldrh	r2, [r7, #8]
 8006b60:	8979      	ldrh	r1, [r7, #10]
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	9301      	str	r3, [sp, #4]
 8006b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b68:	9300      	str	r3, [sp, #0]
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	68f8      	ldr	r0, [r7, #12]
 8006b6e:	f000 fc99 	bl	80074a4 <I2C_RequestMemoryWrite>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d005      	beq.n	8006b84 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e0a9      	b.n	8006cd8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	2bff      	cmp	r3, #255	; 0xff
 8006b8c:	d90e      	bls.n	8006bac <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	22ff      	movs	r2, #255	; 0xff
 8006b92:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b98:	b2da      	uxtb	r2, r3
 8006b9a:	8979      	ldrh	r1, [r7, #10]
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	f001 fa3f 	bl	8008028 <I2C_TransferConfig>
 8006baa:	e00f      	b.n	8006bcc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bb0:	b29a      	uxth	r2, r3
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bba:	b2da      	uxtb	r2, r3
 8006bbc:	8979      	ldrh	r1, [r7, #10]
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f001 fa2e 	bl	8008028 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f001 f8ca 	bl	8007d6a <I2C_WaitOnTXISFlagUntilTimeout>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d001      	beq.n	8006be0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e07b      	b.n	8006cd8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be4:	781a      	ldrb	r2, [r3, #0]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf0:	1c5a      	adds	r2, r3, #1
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	3b01      	subs	r3, #1
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d034      	beq.n	8006c84 <HAL_I2C_Mem_Write+0x1c8>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d130      	bne.n	8006c84 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	9300      	str	r3, [sp, #0]
 8006c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c28:	2200      	movs	r2, #0
 8006c2a:	2180      	movs	r1, #128	; 0x80
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f001 f85c 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d001      	beq.n	8006c3c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e04d      	b.n	8006cd8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	2bff      	cmp	r3, #255	; 0xff
 8006c44:	d90e      	bls.n	8006c64 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	22ff      	movs	r2, #255	; 0xff
 8006c4a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c50:	b2da      	uxtb	r2, r3
 8006c52:	8979      	ldrh	r1, [r7, #10]
 8006c54:	2300      	movs	r3, #0
 8006c56:	9300      	str	r3, [sp, #0]
 8006c58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c5c:	68f8      	ldr	r0, [r7, #12]
 8006c5e:	f001 f9e3 	bl	8008028 <I2C_TransferConfig>
 8006c62:	e00f      	b.n	8006c84 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c68:	b29a      	uxth	r2, r3
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c72:	b2da      	uxtb	r2, r3
 8006c74:	8979      	ldrh	r1, [r7, #10]
 8006c76:	2300      	movs	r3, #0
 8006c78:	9300      	str	r3, [sp, #0]
 8006c7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c7e:	68f8      	ldr	r0, [r7, #12]
 8006c80:	f001 f9d2 	bl	8008028 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d19e      	bne.n	8006bcc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c8e:	697a      	ldr	r2, [r7, #20]
 8006c90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c92:	68f8      	ldr	r0, [r7, #12]
 8006c94:	f001 f8a9 	bl	8007dea <I2C_WaitOnSTOPFlagUntilTimeout>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d001      	beq.n	8006ca2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e01a      	b.n	8006cd8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	2220      	movs	r2, #32
 8006ca8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	6859      	ldr	r1, [r3, #4]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	4b0a      	ldr	r3, [pc, #40]	; (8006ce0 <HAL_I2C_Mem_Write+0x224>)
 8006cb6:	400b      	ands	r3, r1
 8006cb8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2220      	movs	r2, #32
 8006cbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	e000      	b.n	8006cd8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006cd6:	2302      	movs	r3, #2
  }
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3718      	adds	r7, #24
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	fe00e800 	.word	0xfe00e800

08006ce4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b088      	sub	sp, #32
 8006ce8:	af02      	add	r7, sp, #8
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	4608      	mov	r0, r1
 8006cee:	4611      	mov	r1, r2
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	817b      	strh	r3, [r7, #10]
 8006cf6:	460b      	mov	r3, r1
 8006cf8:	813b      	strh	r3, [r7, #8]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	2b20      	cmp	r3, #32
 8006d08:	f040 80fd 	bne.w	8006f06 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d0c:	6a3b      	ldr	r3, [r7, #32]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d002      	beq.n	8006d18 <HAL_I2C_Mem_Read+0x34>
 8006d12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d105      	bne.n	8006d24 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d1e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	e0f1      	b.n	8006f08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d101      	bne.n	8006d32 <HAL_I2C_Mem_Read+0x4e>
 8006d2e:	2302      	movs	r3, #2
 8006d30:	e0ea      	b.n	8006f08 <HAL_I2C_Mem_Read+0x224>
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2201      	movs	r2, #1
 8006d36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006d3a:	f7fd ff09 	bl	8004b50 <HAL_GetTick>
 8006d3e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	9300      	str	r3, [sp, #0]
 8006d44:	2319      	movs	r3, #25
 8006d46:	2201      	movs	r2, #1
 8006d48:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006d4c:	68f8      	ldr	r0, [r7, #12]
 8006d4e:	f000 ffcc 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 8006d52:	4603      	mov	r3, r0
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d001      	beq.n	8006d5c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e0d5      	b.n	8006f08 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2222      	movs	r2, #34	; 0x22
 8006d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2240      	movs	r2, #64	; 0x40
 8006d68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	6a3a      	ldr	r2, [r7, #32]
 8006d76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006d7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2200      	movs	r2, #0
 8006d82:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006d84:	88f8      	ldrh	r0, [r7, #6]
 8006d86:	893a      	ldrh	r2, [r7, #8]
 8006d88:	8979      	ldrh	r1, [r7, #10]
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	9301      	str	r3, [sp, #4]
 8006d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	4603      	mov	r3, r0
 8006d94:	68f8      	ldr	r0, [r7, #12]
 8006d96:	f000 fbd9 	bl	800754c <I2C_RequestMemoryRead>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d005      	beq.n	8006dac <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2200      	movs	r2, #0
 8006da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e0ad      	b.n	8006f08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	2bff      	cmp	r3, #255	; 0xff
 8006db4:	d90e      	bls.n	8006dd4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	22ff      	movs	r2, #255	; 0xff
 8006dba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dc0:	b2da      	uxtb	r2, r3
 8006dc2:	8979      	ldrh	r1, [r7, #10]
 8006dc4:	4b52      	ldr	r3, [pc, #328]	; (8006f10 <HAL_I2C_Mem_Read+0x22c>)
 8006dc6:	9300      	str	r3, [sp, #0]
 8006dc8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006dcc:	68f8      	ldr	r0, [r7, #12]
 8006dce:	f001 f92b 	bl	8008028 <I2C_TransferConfig>
 8006dd2:	e00f      	b.n	8006df4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dd8:	b29a      	uxth	r2, r3
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006de2:	b2da      	uxtb	r2, r3
 8006de4:	8979      	ldrh	r1, [r7, #10]
 8006de6:	4b4a      	ldr	r3, [pc, #296]	; (8006f10 <HAL_I2C_Mem_Read+0x22c>)
 8006de8:	9300      	str	r3, [sp, #0]
 8006dea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	f001 f91a 	bl	8008028 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	9300      	str	r3, [sp, #0]
 8006df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	2104      	movs	r1, #4
 8006dfe:	68f8      	ldr	r0, [r7, #12]
 8006e00:	f000 ff73 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 8006e04:	4603      	mov	r3, r0
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d001      	beq.n	8006e0e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e07c      	b.n	8006f08 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e18:	b2d2      	uxtb	r2, r2
 8006e1a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e20:	1c5a      	adds	r2, r3, #1
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	b29a      	uxth	r2, r3
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	3b01      	subs	r3, #1
 8006e3a:	b29a      	uxth	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d034      	beq.n	8006eb4 <HAL_I2C_Mem_Read+0x1d0>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d130      	bne.n	8006eb4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e58:	2200      	movs	r2, #0
 8006e5a:	2180      	movs	r1, #128	; 0x80
 8006e5c:	68f8      	ldr	r0, [r7, #12]
 8006e5e:	f000 ff44 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 8006e62:	4603      	mov	r3, r0
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d001      	beq.n	8006e6c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e04d      	b.n	8006f08 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	2bff      	cmp	r3, #255	; 0xff
 8006e74:	d90e      	bls.n	8006e94 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	22ff      	movs	r2, #255	; 0xff
 8006e7a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e80:	b2da      	uxtb	r2, r3
 8006e82:	8979      	ldrh	r1, [r7, #10]
 8006e84:	2300      	movs	r3, #0
 8006e86:	9300      	str	r3, [sp, #0]
 8006e88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006e8c:	68f8      	ldr	r0, [r7, #12]
 8006e8e:	f001 f8cb 	bl	8008028 <I2C_TransferConfig>
 8006e92:	e00f      	b.n	8006eb4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e98:	b29a      	uxth	r2, r3
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ea2:	b2da      	uxtb	r2, r3
 8006ea4:	8979      	ldrh	r1, [r7, #10]
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	9300      	str	r3, [sp, #0]
 8006eaa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f001 f8ba 	bl	8008028 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d19a      	bne.n	8006df4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ec2:	68f8      	ldr	r0, [r7, #12]
 8006ec4:	f000 ff91 	bl	8007dea <I2C_WaitOnSTOPFlagUntilTimeout>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d001      	beq.n	8006ed2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e01a      	b.n	8006f08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2220      	movs	r2, #32
 8006ed8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	6859      	ldr	r1, [r3, #4]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	4b0b      	ldr	r3, [pc, #44]	; (8006f14 <HAL_I2C_Mem_Read+0x230>)
 8006ee6:	400b      	ands	r3, r1
 8006ee8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2220      	movs	r2, #32
 8006eee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f02:	2300      	movs	r3, #0
 8006f04:	e000      	b.n	8006f08 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006f06:	2302      	movs	r3, #2
  }
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3718      	adds	r7, #24
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	80002400 	.word	0x80002400
 8006f14:	fe00e800 	.word	0xfe00e800

08006f18 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08a      	sub	sp, #40	; 0x28
 8006f1c:	af02      	add	r7, sp, #8
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	607a      	str	r2, [r7, #4]
 8006f22:	603b      	str	r3, [r7, #0]
 8006f24:	460b      	mov	r3, r1
 8006f26:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	2b20      	cmp	r3, #32
 8006f36:	f040 80f1 	bne.w	800711c <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	699b      	ldr	r3, [r3, #24]
 8006f40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f48:	d101      	bne.n	8006f4e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8006f4a:	2302      	movs	r3, #2
 8006f4c:	e0e7      	b.n	800711e <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d101      	bne.n	8006f5c <HAL_I2C_IsDeviceReady+0x44>
 8006f58:	2302      	movs	r3, #2
 8006f5a:	e0e0      	b.n	800711e <HAL_I2C_IsDeviceReady+0x206>
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2224      	movs	r2, #36	; 0x24
 8006f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	d107      	bne.n	8006f8a <HAL_I2C_IsDeviceReady+0x72>
 8006f7a:	897b      	ldrh	r3, [r7, #10]
 8006f7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006f84:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006f88:	e004      	b.n	8006f94 <HAL_I2C_IsDeviceReady+0x7c>
 8006f8a:	897b      	ldrh	r3, [r7, #10]
 8006f8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f90:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8006f94:	68fa      	ldr	r2, [r7, #12]
 8006f96:	6812      	ldr	r2, [r2, #0]
 8006f98:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8006f9a:	f7fd fdd9 	bl	8004b50 <HAL_GetTick>
 8006f9e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	699b      	ldr	r3, [r3, #24]
 8006fa6:	f003 0320 	and.w	r3, r3, #32
 8006faa:	2b20      	cmp	r3, #32
 8006fac:	bf0c      	ite	eq
 8006fae:	2301      	moveq	r3, #1
 8006fb0:	2300      	movne	r3, #0
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	699b      	ldr	r3, [r3, #24]
 8006fbc:	f003 0310 	and.w	r3, r3, #16
 8006fc0:	2b10      	cmp	r3, #16
 8006fc2:	bf0c      	ite	eq
 8006fc4:	2301      	moveq	r3, #1
 8006fc6:	2300      	movne	r3, #0
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006fcc:	e034      	b.n	8007038 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd4:	d01a      	beq.n	800700c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006fd6:	f7fd fdbb 	bl	8004b50 <HAL_GetTick>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	683a      	ldr	r2, [r7, #0]
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d302      	bcc.n	8006fec <HAL_I2C_IsDeviceReady+0xd4>
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d10f      	bne.n	800700c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2220      	movs	r2, #32
 8006ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ff8:	f043 0220 	orr.w	r2, r3, #32
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	e088      	b.n	800711e <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	699b      	ldr	r3, [r3, #24]
 8007012:	f003 0320 	and.w	r3, r3, #32
 8007016:	2b20      	cmp	r3, #32
 8007018:	bf0c      	ite	eq
 800701a:	2301      	moveq	r3, #1
 800701c:	2300      	movne	r3, #0
 800701e:	b2db      	uxtb	r3, r3
 8007020:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	699b      	ldr	r3, [r3, #24]
 8007028:	f003 0310 	and.w	r3, r3, #16
 800702c:	2b10      	cmp	r3, #16
 800702e:	bf0c      	ite	eq
 8007030:	2301      	moveq	r3, #1
 8007032:	2300      	movne	r3, #0
 8007034:	b2db      	uxtb	r3, r3
 8007036:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007038:	7ffb      	ldrb	r3, [r7, #31]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d102      	bne.n	8007044 <HAL_I2C_IsDeviceReady+0x12c>
 800703e:	7fbb      	ldrb	r3, [r7, #30]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d0c4      	beq.n	8006fce <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	f003 0310 	and.w	r3, r3, #16
 800704e:	2b10      	cmp	r3, #16
 8007050:	d01a      	beq.n	8007088 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	9300      	str	r3, [sp, #0]
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	2200      	movs	r2, #0
 800705a:	2120      	movs	r1, #32
 800705c:	68f8      	ldr	r0, [r7, #12]
 800705e:	f000 fe44 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d001      	beq.n	800706c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	e058      	b.n	800711e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2220      	movs	r2, #32
 8007072:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2220      	movs	r2, #32
 8007078:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2200      	movs	r2, #0
 8007080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8007084:	2300      	movs	r3, #0
 8007086:	e04a      	b.n	800711e <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007088:	69bb      	ldr	r3, [r7, #24]
 800708a:	9300      	str	r3, [sp, #0]
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	2200      	movs	r2, #0
 8007090:	2120      	movs	r1, #32
 8007092:	68f8      	ldr	r0, [r7, #12]
 8007094:	f000 fe29 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d001      	beq.n	80070a2 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e03d      	b.n	800711e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2210      	movs	r2, #16
 80070a8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	2220      	movs	r2, #32
 80070b0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d118      	bne.n	80070ec <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	685a      	ldr	r2, [r3, #4]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80070c8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80070ca:	69bb      	ldr	r3, [r7, #24]
 80070cc:	9300      	str	r3, [sp, #0]
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	2200      	movs	r2, #0
 80070d2:	2120      	movs	r1, #32
 80070d4:	68f8      	ldr	r0, [r7, #12]
 80070d6:	f000 fe08 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d001      	beq.n	80070e4 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e01c      	b.n	800711e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2220      	movs	r2, #32
 80070ea:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	3301      	adds	r3, #1
 80070f0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	f63f af3b 	bhi.w	8006f72 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2220      	movs	r2, #32
 8007100:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007108:	f043 0220 	orr.w	r2, r3, #32
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2200      	movs	r2, #0
 8007114:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	e000      	b.n	800711e <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 800711c:	2302      	movs	r3, #2
  }
}
 800711e:	4618      	mov	r0, r3
 8007120:	3720      	adds	r7, #32
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}

08007126 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007126:	b580      	push	{r7, lr}
 8007128:	b084      	sub	sp, #16
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007142:	2b00      	cmp	r3, #0
 8007144:	d005      	beq.n	8007152 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800714a:	68ba      	ldr	r2, [r7, #8]
 800714c:	68f9      	ldr	r1, [r7, #12]
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	4798      	blx	r3
  }
}
 8007152:	bf00      	nop
 8007154:	3710      	adds	r7, #16
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}

0800715a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800715a:	b580      	push	{r7, lr}
 800715c:	b086      	sub	sp, #24
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	699b      	ldr	r3, [r3, #24]
 8007168:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	0a1b      	lsrs	r3, r3, #8
 8007176:	f003 0301 	and.w	r3, r3, #1
 800717a:	2b00      	cmp	r3, #0
 800717c:	d010      	beq.n	80071a0 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	09db      	lsrs	r3, r3, #7
 8007182:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00a      	beq.n	80071a0 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800718e:	f043 0201 	orr.w	r2, r3, #1
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800719e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	0a9b      	lsrs	r3, r3, #10
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d010      	beq.n	80071ce <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	09db      	lsrs	r3, r3, #7
 80071b0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00a      	beq.n	80071ce <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071bc:	f043 0208 	orr.w	r2, r3, #8
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80071cc:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	0a5b      	lsrs	r3, r3, #9
 80071d2:	f003 0301 	and.w	r3, r3, #1
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d010      	beq.n	80071fc <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	09db      	lsrs	r3, r3, #7
 80071de:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d00a      	beq.n	80071fc <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071ea:	f043 0202 	orr.w	r2, r3, #2
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071fa:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007200:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f003 030b 	and.w	r3, r3, #11
 8007208:	2b00      	cmp	r3, #0
 800720a:	d003      	beq.n	8007214 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800720c:	68f9      	ldr	r1, [r7, #12]
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 fc32 	bl	8007a78 <I2C_ITError>
  }
}
 8007214:	bf00      	nop
 8007216:	3718      	adds	r7, #24
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}

0800721c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007224:	bf00      	nop
 8007226:	370c      	adds	r7, #12
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	460b      	mov	r3, r1
 800724e:	70fb      	strb	r3, [r7, #3]
 8007250:	4613      	mov	r3, r2
 8007252:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8007268:	bf00      	nop
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800727c:	bf00      	nop
 800727e:	370c      	adds	r7, #12
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007288:	b480      	push	{r7}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007290:	bf00      	nop
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr

0800729c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b086      	sub	sp, #24
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d101      	bne.n	80072c0 <I2C_Slave_ISR_IT+0x24>
 80072bc:	2302      	movs	r3, #2
 80072be:	e0ec      	b.n	800749a <I2C_Slave_ISR_IT+0x1fe>
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	095b      	lsrs	r3, r3, #5
 80072cc:	f003 0301 	and.w	r3, r3, #1
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d009      	beq.n	80072e8 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	095b      	lsrs	r3, r3, #5
 80072d8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d003      	beq.n	80072e8 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80072e0:	6939      	ldr	r1, [r7, #16]
 80072e2:	68f8      	ldr	r0, [r7, #12]
 80072e4:	f000 fa68 	bl	80077b8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	091b      	lsrs	r3, r3, #4
 80072ec:	f003 0301 	and.w	r3, r3, #1
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d04d      	beq.n	8007390 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	091b      	lsrs	r3, r3, #4
 80072f8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d047      	beq.n	8007390 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007304:	b29b      	uxth	r3, r3
 8007306:	2b00      	cmp	r3, #0
 8007308:	d128      	bne.n	800735c <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007310:	b2db      	uxtb	r3, r3
 8007312:	2b28      	cmp	r3, #40	; 0x28
 8007314:	d108      	bne.n	8007328 <I2C_Slave_ISR_IT+0x8c>
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800731c:	d104      	bne.n	8007328 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800731e:	6939      	ldr	r1, [r7, #16]
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f000 fb53 	bl	80079cc <I2C_ITListenCplt>
 8007326:	e032      	b.n	800738e <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800732e:	b2db      	uxtb	r3, r3
 8007330:	2b29      	cmp	r3, #41	; 0x29
 8007332:	d10e      	bne.n	8007352 <I2C_Slave_ISR_IT+0xb6>
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800733a:	d00a      	beq.n	8007352 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	2210      	movs	r2, #16
 8007342:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007344:	68f8      	ldr	r0, [r7, #12]
 8007346:	f000 fc8e 	bl	8007c66 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800734a:	68f8      	ldr	r0, [r7, #12]
 800734c:	f000 f9d6 	bl	80076fc <I2C_ITSlaveSeqCplt>
 8007350:	e01d      	b.n	800738e <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	2210      	movs	r2, #16
 8007358:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800735a:	e096      	b.n	800748a <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2210      	movs	r2, #16
 8007362:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007368:	f043 0204 	orr.w	r2, r3, #4
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d004      	beq.n	8007380 <I2C_Slave_ISR_IT+0xe4>
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800737c:	f040 8085 	bne.w	800748a <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007384:	4619      	mov	r1, r3
 8007386:	68f8      	ldr	r0, [r7, #12]
 8007388:	f000 fb76 	bl	8007a78 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800738c:	e07d      	b.n	800748a <I2C_Slave_ISR_IT+0x1ee>
 800738e:	e07c      	b.n	800748a <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	089b      	lsrs	r3, r3, #2
 8007394:	f003 0301 	and.w	r3, r3, #1
 8007398:	2b00      	cmp	r3, #0
 800739a:	d030      	beq.n	80073fe <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	089b      	lsrs	r3, r3, #2
 80073a0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d02a      	beq.n	80073fe <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d018      	beq.n	80073e4 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073bc:	b2d2      	uxtb	r2, r2
 80073be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c4:	1c5a      	adds	r2, r3, #1
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073ce:	3b01      	subs	r3, #1
 80073d0:	b29a      	uxth	r2, r3
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073da:	b29b      	uxth	r3, r3
 80073dc:	3b01      	subs	r3, #1
 80073de:	b29a      	uxth	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d14f      	bne.n	800748e <I2C_Slave_ISR_IT+0x1f2>
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80073f4:	d04b      	beq.n	800748e <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80073f6:	68f8      	ldr	r0, [r7, #12]
 80073f8:	f000 f980 	bl	80076fc <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80073fc:	e047      	b.n	800748e <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	08db      	lsrs	r3, r3, #3
 8007402:	f003 0301 	and.w	r3, r3, #1
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00a      	beq.n	8007420 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	08db      	lsrs	r3, r3, #3
 800740e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007412:	2b00      	cmp	r3, #0
 8007414:	d004      	beq.n	8007420 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007416:	6939      	ldr	r1, [r7, #16]
 8007418:	68f8      	ldr	r0, [r7, #12]
 800741a:	f000 f8eb 	bl	80075f4 <I2C_ITAddrCplt>
 800741e:	e037      	b.n	8007490 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	085b      	lsrs	r3, r3, #1
 8007424:	f003 0301 	and.w	r3, r3, #1
 8007428:	2b00      	cmp	r3, #0
 800742a:	d031      	beq.n	8007490 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	085b      	lsrs	r3, r3, #1
 8007430:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007434:	2b00      	cmp	r3, #0
 8007436:	d02b      	beq.n	8007490 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800743c:	b29b      	uxth	r3, r3
 800743e:	2b00      	cmp	r3, #0
 8007440:	d018      	beq.n	8007474 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007446:	781a      	ldrb	r2, [r3, #0]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007452:	1c5a      	adds	r2, r3, #1
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800745c:	b29b      	uxth	r3, r3
 800745e:	3b01      	subs	r3, #1
 8007460:	b29a      	uxth	r2, r3
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800746a:	3b01      	subs	r3, #1
 800746c:	b29a      	uxth	r2, r3
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	851a      	strh	r2, [r3, #40]	; 0x28
 8007472:	e00d      	b.n	8007490 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800747a:	d002      	beq.n	8007482 <I2C_Slave_ISR_IT+0x1e6>
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d106      	bne.n	8007490 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007482:	68f8      	ldr	r0, [r7, #12]
 8007484:	f000 f93a 	bl	80076fc <I2C_ITSlaveSeqCplt>
 8007488:	e002      	b.n	8007490 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800748a:	bf00      	nop
 800748c:	e000      	b.n	8007490 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800748e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2200      	movs	r2, #0
 8007494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007498:	2300      	movs	r3, #0
}
 800749a:	4618      	mov	r0, r3
 800749c:	3718      	adds	r7, #24
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
	...

080074a4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b086      	sub	sp, #24
 80074a8:	af02      	add	r7, sp, #8
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	4608      	mov	r0, r1
 80074ae:	4611      	mov	r1, r2
 80074b0:	461a      	mov	r2, r3
 80074b2:	4603      	mov	r3, r0
 80074b4:	817b      	strh	r3, [r7, #10]
 80074b6:	460b      	mov	r3, r1
 80074b8:	813b      	strh	r3, [r7, #8]
 80074ba:	4613      	mov	r3, r2
 80074bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80074be:	88fb      	ldrh	r3, [r7, #6]
 80074c0:	b2da      	uxtb	r2, r3
 80074c2:	8979      	ldrh	r1, [r7, #10]
 80074c4:	4b20      	ldr	r3, [pc, #128]	; (8007548 <I2C_RequestMemoryWrite+0xa4>)
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	f000 fdab 	bl	8008028 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074d2:	69fa      	ldr	r2, [r7, #28]
 80074d4:	69b9      	ldr	r1, [r7, #24]
 80074d6:	68f8      	ldr	r0, [r7, #12]
 80074d8:	f000 fc47 	bl	8007d6a <I2C_WaitOnTXISFlagUntilTimeout>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d001      	beq.n	80074e6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	e02c      	b.n	8007540 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80074e6:	88fb      	ldrh	r3, [r7, #6]
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d105      	bne.n	80074f8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80074ec:	893b      	ldrh	r3, [r7, #8]
 80074ee:	b2da      	uxtb	r2, r3
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	629a      	str	r2, [r3, #40]	; 0x28
 80074f6:	e015      	b.n	8007524 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80074f8:	893b      	ldrh	r3, [r7, #8]
 80074fa:	0a1b      	lsrs	r3, r3, #8
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	b2da      	uxtb	r2, r3
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007506:	69fa      	ldr	r2, [r7, #28]
 8007508:	69b9      	ldr	r1, [r7, #24]
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	f000 fc2d 	bl	8007d6a <I2C_WaitOnTXISFlagUntilTimeout>
 8007510:	4603      	mov	r3, r0
 8007512:	2b00      	cmp	r3, #0
 8007514:	d001      	beq.n	800751a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e012      	b.n	8007540 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800751a:	893b      	ldrh	r3, [r7, #8]
 800751c:	b2da      	uxtb	r2, r3
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007524:	69fb      	ldr	r3, [r7, #28]
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	2200      	movs	r2, #0
 800752c:	2180      	movs	r1, #128	; 0x80
 800752e:	68f8      	ldr	r0, [r7, #12]
 8007530:	f000 fbdb 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 8007534:	4603      	mov	r3, r0
 8007536:	2b00      	cmp	r3, #0
 8007538:	d001      	beq.n	800753e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800753a:	2301      	movs	r3, #1
 800753c:	e000      	b.n	8007540 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800753e:	2300      	movs	r3, #0
}
 8007540:	4618      	mov	r0, r3
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}
 8007548:	80002000 	.word	0x80002000

0800754c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b086      	sub	sp, #24
 8007550:	af02      	add	r7, sp, #8
 8007552:	60f8      	str	r0, [r7, #12]
 8007554:	4608      	mov	r0, r1
 8007556:	4611      	mov	r1, r2
 8007558:	461a      	mov	r2, r3
 800755a:	4603      	mov	r3, r0
 800755c:	817b      	strh	r3, [r7, #10]
 800755e:	460b      	mov	r3, r1
 8007560:	813b      	strh	r3, [r7, #8]
 8007562:	4613      	mov	r3, r2
 8007564:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007566:	88fb      	ldrh	r3, [r7, #6]
 8007568:	b2da      	uxtb	r2, r3
 800756a:	8979      	ldrh	r1, [r7, #10]
 800756c:	4b20      	ldr	r3, [pc, #128]	; (80075f0 <I2C_RequestMemoryRead+0xa4>)
 800756e:	9300      	str	r3, [sp, #0]
 8007570:	2300      	movs	r3, #0
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f000 fd58 	bl	8008028 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007578:	69fa      	ldr	r2, [r7, #28]
 800757a:	69b9      	ldr	r1, [r7, #24]
 800757c:	68f8      	ldr	r0, [r7, #12]
 800757e:	f000 fbf4 	bl	8007d6a <I2C_WaitOnTXISFlagUntilTimeout>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d001      	beq.n	800758c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	e02c      	b.n	80075e6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800758c:	88fb      	ldrh	r3, [r7, #6]
 800758e:	2b01      	cmp	r3, #1
 8007590:	d105      	bne.n	800759e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007592:	893b      	ldrh	r3, [r7, #8]
 8007594:	b2da      	uxtb	r2, r3
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	629a      	str	r2, [r3, #40]	; 0x28
 800759c:	e015      	b.n	80075ca <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800759e:	893b      	ldrh	r3, [r7, #8]
 80075a0:	0a1b      	lsrs	r3, r3, #8
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	b2da      	uxtb	r2, r3
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075ac:	69fa      	ldr	r2, [r7, #28]
 80075ae:	69b9      	ldr	r1, [r7, #24]
 80075b0:	68f8      	ldr	r0, [r7, #12]
 80075b2:	f000 fbda 	bl	8007d6a <I2C_WaitOnTXISFlagUntilTimeout>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d001      	beq.n	80075c0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	e012      	b.n	80075e6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80075c0:	893b      	ldrh	r3, [r7, #8]
 80075c2:	b2da      	uxtb	r2, r3
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80075ca:	69fb      	ldr	r3, [r7, #28]
 80075cc:	9300      	str	r3, [sp, #0]
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	2200      	movs	r2, #0
 80075d2:	2140      	movs	r1, #64	; 0x40
 80075d4:	68f8      	ldr	r0, [r7, #12]
 80075d6:	f000 fb88 	bl	8007cea <I2C_WaitOnFlagUntilTimeout>
 80075da:	4603      	mov	r3, r0
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d001      	beq.n	80075e4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80075e0:	2301      	movs	r3, #1
 80075e2:	e000      	b.n	80075e6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80075e4:	2300      	movs	r3, #0
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3710      	adds	r7, #16
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	80002000 	.word	0x80002000

080075f4 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b084      	sub	sp, #16
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
 80075fc:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007604:	b2db      	uxtb	r3, r3
 8007606:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800760a:	2b28      	cmp	r3, #40	; 0x28
 800760c:	d16a      	bne.n	80076e4 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	699b      	ldr	r3, [r3, #24]
 8007614:	0c1b      	lsrs	r3, r3, #16
 8007616:	b2db      	uxtb	r3, r3
 8007618:	f003 0301 	and.w	r3, r3, #1
 800761c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	699b      	ldr	r3, [r3, #24]
 8007624:	0c1b      	lsrs	r3, r3, #16
 8007626:	b29b      	uxth	r3, r3
 8007628:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800762c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	b29b      	uxth	r3, r3
 8007636:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800763a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	b29b      	uxth	r3, r3
 8007644:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8007648:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	68db      	ldr	r3, [r3, #12]
 800764e:	2b02      	cmp	r3, #2
 8007650:	d138      	bne.n	80076c4 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007652:	897b      	ldrh	r3, [r7, #10]
 8007654:	09db      	lsrs	r3, r3, #7
 8007656:	b29a      	uxth	r2, r3
 8007658:	89bb      	ldrh	r3, [r7, #12]
 800765a:	4053      	eors	r3, r2
 800765c:	b29b      	uxth	r3, r3
 800765e:	f003 0306 	and.w	r3, r3, #6
 8007662:	2b00      	cmp	r3, #0
 8007664:	d11c      	bne.n	80076a0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007666:	897b      	ldrh	r3, [r7, #10]
 8007668:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800766e:	1c5a      	adds	r2, r3, #1
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007678:	2b02      	cmp	r3, #2
 800767a:	d13b      	bne.n	80076f4 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2200      	movs	r2, #0
 8007680:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2208      	movs	r2, #8
 8007688:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007692:	89ba      	ldrh	r2, [r7, #12]
 8007694:	7bfb      	ldrb	r3, [r7, #15]
 8007696:	4619      	mov	r1, r3
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f7ff fdd3 	bl	8007244 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800769e:	e029      	b.n	80076f4 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80076a0:	893b      	ldrh	r3, [r7, #8]
 80076a2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80076a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	f000 fceb 	bl	8008084 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80076b6:	89ba      	ldrh	r2, [r7, #12]
 80076b8:	7bfb      	ldrb	r3, [r7, #15]
 80076ba:	4619      	mov	r1, r3
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f7ff fdc1 	bl	8007244 <HAL_I2C_AddrCallback>
}
 80076c2:	e017      	b.n	80076f4 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80076c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f000 fcdb 	bl	8008084 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2200      	movs	r2, #0
 80076d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80076d6:	89ba      	ldrh	r2, [r7, #12]
 80076d8:	7bfb      	ldrb	r3, [r7, #15]
 80076da:	4619      	mov	r1, r3
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f7ff fdb1 	bl	8007244 <HAL_I2C_AddrCallback>
}
 80076e2:	e007      	b.n	80076f4 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2208      	movs	r2, #8
 80076ea:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80076f4:	bf00      	nop
 80076f6:	3710      	adds	r7, #16
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}

080076fc <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	0b9b      	lsrs	r3, r3, #14
 8007718:	f003 0301 	and.w	r3, r3, #1
 800771c:	2b00      	cmp	r3, #0
 800771e:	d008      	beq.n	8007732 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	681a      	ldr	r2, [r3, #0]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800772e:	601a      	str	r2, [r3, #0]
 8007730:	e00d      	b.n	800774e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	0bdb      	lsrs	r3, r3, #15
 8007736:	f003 0301 	and.w	r3, r3, #1
 800773a:	2b00      	cmp	r3, #0
 800773c:	d007      	beq.n	800774e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800774c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007754:	b2db      	uxtb	r3, r3
 8007756:	2b29      	cmp	r3, #41	; 0x29
 8007758:	d112      	bne.n	8007780 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2228      	movs	r2, #40	; 0x28
 800775e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2221      	movs	r2, #33	; 0x21
 8007766:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007768:	2101      	movs	r1, #1
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 fc8a 	bl	8008084 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2200      	movs	r2, #0
 8007774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f7ff fd4f 	bl	800721c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800777e:	e017      	b.n	80077b0 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007786:	b2db      	uxtb	r3, r3
 8007788:	2b2a      	cmp	r3, #42	; 0x2a
 800778a:	d111      	bne.n	80077b0 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2228      	movs	r2, #40	; 0x28
 8007790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2222      	movs	r2, #34	; 0x22
 8007798:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800779a:	2102      	movs	r1, #2
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f000 fc71 	bl	8008084 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2200      	movs	r2, #0
 80077a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f7ff fd40 	bl	8007230 <HAL_I2C_SlaveRxCpltCallback>
}
 80077b0:	bf00      	nop
 80077b2:	3710      	adds	r7, #16
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b086      	sub	sp, #24
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80077d4:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	2220      	movs	r2, #32
 80077dc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80077de:	7bfb      	ldrb	r3, [r7, #15]
 80077e0:	2b21      	cmp	r3, #33	; 0x21
 80077e2:	d002      	beq.n	80077ea <I2C_ITSlaveCplt+0x32>
 80077e4:	7bfb      	ldrb	r3, [r7, #15]
 80077e6:	2b29      	cmp	r3, #41	; 0x29
 80077e8:	d108      	bne.n	80077fc <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80077ea:	f248 0101 	movw	r1, #32769	; 0x8001
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 fc48 	bl	8008084 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2221      	movs	r2, #33	; 0x21
 80077f8:	631a      	str	r2, [r3, #48]	; 0x30
 80077fa:	e00d      	b.n	8007818 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80077fc:	7bfb      	ldrb	r3, [r7, #15]
 80077fe:	2b22      	cmp	r3, #34	; 0x22
 8007800:	d002      	beq.n	8007808 <I2C_ITSlaveCplt+0x50>
 8007802:	7bfb      	ldrb	r3, [r7, #15]
 8007804:	2b2a      	cmp	r3, #42	; 0x2a
 8007806:	d107      	bne.n	8007818 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007808:	f248 0102 	movw	r1, #32770	; 0x8002
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f000 fc39 	bl	8008084 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2222      	movs	r2, #34	; 0x22
 8007816:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	685a      	ldr	r2, [r3, #4]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007826:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	6859      	ldr	r1, [r3, #4]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	4b64      	ldr	r3, [pc, #400]	; (80079c4 <I2C_ITSlaveCplt+0x20c>)
 8007834:	400b      	ands	r3, r1
 8007836:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 fa14 	bl	8007c66 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	0b9b      	lsrs	r3, r3, #14
 8007842:	f003 0301 	and.w	r3, r3, #1
 8007846:	2b00      	cmp	r3, #0
 8007848:	d013      	beq.n	8007872 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007858:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785e:	2b00      	cmp	r3, #0
 8007860:	d020      	beq.n	80078a4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	b29a      	uxth	r2, r3
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007870:	e018      	b.n	80078a4 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	0bdb      	lsrs	r3, r3, #15
 8007876:	f003 0301 	and.w	r3, r3, #1
 800787a:	2b00      	cmp	r3, #0
 800787c:	d012      	beq.n	80078a4 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800788c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007892:	2b00      	cmp	r3, #0
 8007894:	d006      	beq.n	80078a4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	b29a      	uxth	r2, r3
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	089b      	lsrs	r3, r3, #2
 80078a8:	f003 0301 	and.w	r3, r3, #1
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d020      	beq.n	80078f2 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	f023 0304 	bic.w	r3, r3, #4
 80078b6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c2:	b2d2      	uxtb	r2, r2
 80078c4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ca:	1c5a      	adds	r2, r3, #1
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d00c      	beq.n	80078f2 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078dc:	3b01      	subs	r3, #1
 80078de:	b29a      	uxth	r2, r3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	3b01      	subs	r3, #1
 80078ec:	b29a      	uxth	r2, r3
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d005      	beq.n	8007908 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007900:	f043 0204 	orr.w	r2, r3, #4
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800791a:	2b00      	cmp	r3, #0
 800791c:	d010      	beq.n	8007940 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007922:	4619      	mov	r1, r3
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f000 f8a7 	bl	8007a78 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007930:	b2db      	uxtb	r3, r3
 8007932:	2b28      	cmp	r3, #40	; 0x28
 8007934:	d141      	bne.n	80079ba <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007936:	6979      	ldr	r1, [r7, #20]
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 f847 	bl	80079cc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800793e:	e03c      	b.n	80079ba <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007944:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007948:	d014      	beq.n	8007974 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f7ff fed6 	bl	80076fc <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a1d      	ldr	r2, [pc, #116]	; (80079c8 <I2C_ITSlaveCplt+0x210>)
 8007954:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2220      	movs	r2, #32
 800795a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2200      	movs	r2, #0
 8007962:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2200      	movs	r2, #0
 8007968:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f7ff fc77 	bl	8007260 <HAL_I2C_ListenCpltCallback>
}
 8007972:	e022      	b.n	80079ba <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800797a:	b2db      	uxtb	r3, r3
 800797c:	2b22      	cmp	r3, #34	; 0x22
 800797e:	d10e      	bne.n	800799e <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2220      	movs	r2, #32
 8007984:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f7ff fc4a 	bl	8007230 <HAL_I2C_SlaveRxCpltCallback>
}
 800799c:	e00d      	b.n	80079ba <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2220      	movs	r2, #32
 80079a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2200      	movs	r2, #0
 80079aa:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f7ff fc31 	bl	800721c <HAL_I2C_SlaveTxCpltCallback>
}
 80079ba:	bf00      	nop
 80079bc:	3718      	adds	r7, #24
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	bf00      	nop
 80079c4:	fe00e800 	.word	0xfe00e800
 80079c8:	ffff0000 	.word	0xffff0000

080079cc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a26      	ldr	r2, [pc, #152]	; (8007a74 <I2C_ITListenCplt+0xa8>)
 80079da:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2220      	movs	r2, #32
 80079e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2200      	movs	r2, #0
 80079f6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	089b      	lsrs	r3, r3, #2
 80079fc:	f003 0301 	and.w	r3, r3, #1
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d022      	beq.n	8007a4a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a0e:	b2d2      	uxtb	r2, r2
 8007a10:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a16:	1c5a      	adds	r2, r3, #1
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d012      	beq.n	8007a4a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a28:	3b01      	subs	r3, #1
 8007a2a:	b29a      	uxth	r2, r3
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	3b01      	subs	r3, #1
 8007a38:	b29a      	uxth	r2, r3
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a42:	f043 0204 	orr.w	r2, r3, #4
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007a4a:	f248 0103 	movw	r1, #32771	; 0x8003
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 fb18 	bl	8008084 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2210      	movs	r2, #16
 8007a5a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f7ff fbfb 	bl	8007260 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007a6a:	bf00      	nop
 8007a6c:	3708      	adds	r7, #8
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}
 8007a72:	bf00      	nop
 8007a74:	ffff0000 	.word	0xffff0000

08007a78 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a5d      	ldr	r2, [pc, #372]	; (8007c0c <I2C_ITError+0x194>)
 8007a96:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	431a      	orrs	r2, r3
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8007aaa:	7bfb      	ldrb	r3, [r7, #15]
 8007aac:	2b28      	cmp	r3, #40	; 0x28
 8007aae:	d005      	beq.n	8007abc <I2C_ITError+0x44>
 8007ab0:	7bfb      	ldrb	r3, [r7, #15]
 8007ab2:	2b29      	cmp	r3, #41	; 0x29
 8007ab4:	d002      	beq.n	8007abc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007ab6:	7bfb      	ldrb	r3, [r7, #15]
 8007ab8:	2b2a      	cmp	r3, #42	; 0x2a
 8007aba:	d10b      	bne.n	8007ad4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007abc:	2103      	movs	r1, #3
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f000 fae0 	bl	8008084 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2228      	movs	r2, #40	; 0x28
 8007ac8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4a50      	ldr	r2, [pc, #320]	; (8007c10 <I2C_ITError+0x198>)
 8007ad0:	635a      	str	r2, [r3, #52]	; 0x34
 8007ad2:	e011      	b.n	8007af8 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007ad4:	f248 0103 	movw	r1, #32771	; 0x8003
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f000 fad3 	bl	8008084 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b60      	cmp	r3, #96	; 0x60
 8007ae8:	d003      	beq.n	8007af2 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2220      	movs	r2, #32
 8007aee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2200      	movs	r2, #0
 8007af6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007afc:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d039      	beq.n	8007b7a <I2C_ITError+0x102>
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	2b11      	cmp	r3, #17
 8007b0a:	d002      	beq.n	8007b12 <I2C_ITError+0x9a>
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	2b21      	cmp	r3, #33	; 0x21
 8007b10:	d133      	bne.n	8007b7a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b20:	d107      	bne.n	8007b32 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007b30:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7fe fb14 	bl	8006164 <HAL_DMA_GetState>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d017      	beq.n	8007b72 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b46:	4a33      	ldr	r2, [pc, #204]	; (8007c14 <I2C_ITError+0x19c>)
 8007b48:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7fe fa23 	bl	8005fa2 <HAL_DMA_Abort_IT>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d04d      	beq.n	8007bfe <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007b6c:	4610      	mov	r0, r2
 8007b6e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b70:	e045      	b.n	8007bfe <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 f850 	bl	8007c18 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b78:	e041      	b.n	8007bfe <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d039      	beq.n	8007bf6 <I2C_ITError+0x17e>
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	2b12      	cmp	r3, #18
 8007b86:	d002      	beq.n	8007b8e <I2C_ITError+0x116>
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	2b22      	cmp	r3, #34	; 0x22
 8007b8c:	d133      	bne.n	8007bf6 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007b98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b9c:	d107      	bne.n	8007bae <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681a      	ldr	r2, [r3, #0]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007bac:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f7fe fad6 	bl	8006164 <HAL_DMA_GetState>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d017      	beq.n	8007bee <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bc2:	4a14      	ldr	r2, [pc, #80]	; (8007c14 <I2C_ITError+0x19c>)
 8007bc4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f7fe f9e5 	bl	8005fa2 <HAL_DMA_Abort_IT>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d011      	beq.n	8007c02 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007be8:	4610      	mov	r0, r2
 8007bea:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bec:	e009      	b.n	8007c02 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 f812 	bl	8007c18 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bf4:	e005      	b.n	8007c02 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f000 f80e 	bl	8007c18 <I2C_TreatErrorCallback>
  }
}
 8007bfc:	e002      	b.n	8007c04 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007bfe:	bf00      	nop
 8007c00:	e000      	b.n	8007c04 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007c02:	bf00      	nop
}
 8007c04:	bf00      	nop
 8007c06:	3710      	adds	r7, #16
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	ffff0000 	.word	0xffff0000
 8007c10:	0800729d 	.word	0x0800729d
 8007c14:	08007caf 	.word	0x08007caf

08007c18 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	2b60      	cmp	r3, #96	; 0x60
 8007c2a:	d10e      	bne.n	8007c4a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2220      	movs	r2, #32
 8007c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2200      	movs	r2, #0
 8007c38:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f7ff fb20 	bl	8007288 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007c48:	e009      	b.n	8007c5e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f7ff fb0b 	bl	8007274 <HAL_I2C_ErrorCallback>
}
 8007c5e:	bf00      	nop
 8007c60:	3708      	adds	r7, #8
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}

08007c66 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007c66:	b480      	push	{r7}
 8007c68:	b083      	sub	sp, #12
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	699b      	ldr	r3, [r3, #24]
 8007c74:	f003 0302 	and.w	r3, r3, #2
 8007c78:	2b02      	cmp	r3, #2
 8007c7a:	d103      	bne.n	8007c84 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2200      	movs	r2, #0
 8007c82:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	699b      	ldr	r3, [r3, #24]
 8007c8a:	f003 0301 	and.w	r3, r3, #1
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d007      	beq.n	8007ca2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	699a      	ldr	r2, [r3, #24]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f042 0201 	orr.w	r2, r2, #1
 8007ca0:	619a      	str	r2, [r3, #24]
  }
}
 8007ca2:	bf00      	nop
 8007ca4:	370c      	adds	r7, #12
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr

08007cae <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007cae:	b580      	push	{r7, lr}
 8007cb0:	b084      	sub	sp, #16
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cba:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d003      	beq.n	8007ccc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc8:	2200      	movs	r2, #0
 8007cca:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d003      	beq.n	8007cdc <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cd8:	2200      	movs	r2, #0
 8007cda:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8007cdc:	68f8      	ldr	r0, [r7, #12]
 8007cde:	f7ff ff9b 	bl	8007c18 <I2C_TreatErrorCallback>
}
 8007ce2:	bf00      	nop
 8007ce4:	3710      	adds	r7, #16
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}

08007cea <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b084      	sub	sp, #16
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	60f8      	str	r0, [r7, #12]
 8007cf2:	60b9      	str	r1, [r7, #8]
 8007cf4:	603b      	str	r3, [r7, #0]
 8007cf6:	4613      	mov	r3, r2
 8007cf8:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007cfa:	e022      	b.n	8007d42 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d02:	d01e      	beq.n	8007d42 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d04:	f7fc ff24 	bl	8004b50 <HAL_GetTick>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	69bb      	ldr	r3, [r7, #24]
 8007d0c:	1ad3      	subs	r3, r2, r3
 8007d0e:	683a      	ldr	r2, [r7, #0]
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d302      	bcc.n	8007d1a <I2C_WaitOnFlagUntilTimeout+0x30>
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d113      	bne.n	8007d42 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d1e:	f043 0220 	orr.w	r2, r3, #32
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2220      	movs	r2, #32
 8007d2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2200      	movs	r2, #0
 8007d32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e00f      	b.n	8007d62 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	699a      	ldr	r2, [r3, #24]
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	4013      	ands	r3, r2
 8007d4c:	68ba      	ldr	r2, [r7, #8]
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	bf0c      	ite	eq
 8007d52:	2301      	moveq	r3, #1
 8007d54:	2300      	movne	r3, #0
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	461a      	mov	r2, r3
 8007d5a:	79fb      	ldrb	r3, [r7, #7]
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	d0cd      	beq.n	8007cfc <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007d60:	2300      	movs	r3, #0
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3710      	adds	r7, #16
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}

08007d6a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007d6a:	b580      	push	{r7, lr}
 8007d6c:	b084      	sub	sp, #16
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	60f8      	str	r0, [r7, #12]
 8007d72:	60b9      	str	r1, [r7, #8]
 8007d74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007d76:	e02c      	b.n	8007dd2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d78:	687a      	ldr	r2, [r7, #4]
 8007d7a:	68b9      	ldr	r1, [r7, #8]
 8007d7c:	68f8      	ldr	r0, [r7, #12]
 8007d7e:	f000 f8dd 	bl	8007f3c <I2C_IsAcknowledgeFailed>
 8007d82:	4603      	mov	r3, r0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d001      	beq.n	8007d8c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e02a      	b.n	8007de2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d92:	d01e      	beq.n	8007dd2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d94:	f7fc fedc 	bl	8004b50 <HAL_GetTick>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	1ad3      	subs	r3, r2, r3
 8007d9e:	68ba      	ldr	r2, [r7, #8]
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d302      	bcc.n	8007daa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d113      	bne.n	8007dd2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dae:	f043 0220 	orr.w	r2, r3, #32
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2220      	movs	r2, #32
 8007dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	e007      	b.n	8007de2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	699b      	ldr	r3, [r3, #24]
 8007dd8:	f003 0302 	and.w	r3, r3, #2
 8007ddc:	2b02      	cmp	r3, #2
 8007dde:	d1cb      	bne.n	8007d78 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}

08007dea <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007dea:	b580      	push	{r7, lr}
 8007dec:	b084      	sub	sp, #16
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	60f8      	str	r0, [r7, #12]
 8007df2:	60b9      	str	r1, [r7, #8]
 8007df4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007df6:	e028      	b.n	8007e4a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007df8:	687a      	ldr	r2, [r7, #4]
 8007dfa:	68b9      	ldr	r1, [r7, #8]
 8007dfc:	68f8      	ldr	r0, [r7, #12]
 8007dfe:	f000 f89d 	bl	8007f3c <I2C_IsAcknowledgeFailed>
 8007e02:	4603      	mov	r3, r0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d001      	beq.n	8007e0c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e026      	b.n	8007e5a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e0c:	f7fc fea0 	bl	8004b50 <HAL_GetTick>
 8007e10:	4602      	mov	r2, r0
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	1ad3      	subs	r3, r2, r3
 8007e16:	68ba      	ldr	r2, [r7, #8]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d302      	bcc.n	8007e22 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d113      	bne.n	8007e4a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e26:	f043 0220 	orr.w	r2, r3, #32
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2220      	movs	r2, #32
 8007e32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e007      	b.n	8007e5a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	699b      	ldr	r3, [r3, #24]
 8007e50:	f003 0320 	and.w	r3, r3, #32
 8007e54:	2b20      	cmp	r3, #32
 8007e56:	d1cf      	bne.n	8007df8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3710      	adds	r7, #16
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
	...

08007e64 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	60b9      	str	r1, [r7, #8]
 8007e6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007e70:	e055      	b.n	8007f1e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	68b9      	ldr	r1, [r7, #8]
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	f000 f860 	bl	8007f3c <I2C_IsAcknowledgeFailed>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d001      	beq.n	8007e86 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	e053      	b.n	8007f2e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	699b      	ldr	r3, [r3, #24]
 8007e8c:	f003 0320 	and.w	r3, r3, #32
 8007e90:	2b20      	cmp	r3, #32
 8007e92:	d129      	bne.n	8007ee8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	f003 0304 	and.w	r3, r3, #4
 8007e9e:	2b04      	cmp	r3, #4
 8007ea0:	d105      	bne.n	8007eae <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d001      	beq.n	8007eae <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	e03f      	b.n	8007f2e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2220      	movs	r2, #32
 8007eb4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	6859      	ldr	r1, [r3, #4]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	4b1d      	ldr	r3, [pc, #116]	; (8007f38 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8007ec2:	400b      	ands	r3, r1
 8007ec4:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2220      	movs	r2, #32
 8007ed0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e022      	b.n	8007f2e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ee8:	f7fc fe32 	bl	8004b50 <HAL_GetTick>
 8007eec:	4602      	mov	r2, r0
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	1ad3      	subs	r3, r2, r3
 8007ef2:	68ba      	ldr	r2, [r7, #8]
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	d302      	bcc.n	8007efe <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d10f      	bne.n	8007f1e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f02:	f043 0220 	orr.w	r2, r3, #32
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2220      	movs	r2, #32
 8007f0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2200      	movs	r2, #0
 8007f16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e007      	b.n	8007f2e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	699b      	ldr	r3, [r3, #24]
 8007f24:	f003 0304 	and.w	r3, r3, #4
 8007f28:	2b04      	cmp	r3, #4
 8007f2a:	d1a2      	bne.n	8007e72 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop
 8007f38:	fe00e800 	.word	0xfe00e800

08007f3c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b084      	sub	sp, #16
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	60b9      	str	r1, [r7, #8]
 8007f46:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	699b      	ldr	r3, [r3, #24]
 8007f4e:	f003 0310 	and.w	r3, r3, #16
 8007f52:	2b10      	cmp	r3, #16
 8007f54:	d161      	bne.n	800801a <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f64:	d02b      	beq.n	8007fbe <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	685a      	ldr	r2, [r3, #4]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007f74:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007f76:	e022      	b.n	8007fbe <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f7e:	d01e      	beq.n	8007fbe <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f80:	f7fc fde6 	bl	8004b50 <HAL_GetTick>
 8007f84:	4602      	mov	r2, r0
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	68ba      	ldr	r2, [r7, #8]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d302      	bcc.n	8007f96 <I2C_IsAcknowledgeFailed+0x5a>
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d113      	bne.n	8007fbe <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f9a:	f043 0220 	orr.w	r2, r3, #32
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2220      	movs	r2, #32
 8007fa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e02e      	b.n	800801c <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	699b      	ldr	r3, [r3, #24]
 8007fc4:	f003 0320 	and.w	r3, r3, #32
 8007fc8:	2b20      	cmp	r3, #32
 8007fca:	d1d5      	bne.n	8007f78 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	2210      	movs	r2, #16
 8007fd2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	2220      	movs	r2, #32
 8007fda:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007fdc:	68f8      	ldr	r0, [r7, #12]
 8007fde:	f7ff fe42 	bl	8007c66 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	6859      	ldr	r1, [r3, #4]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681a      	ldr	r2, [r3, #0]
 8007fec:	4b0d      	ldr	r3, [pc, #52]	; (8008024 <I2C_IsAcknowledgeFailed+0xe8>)
 8007fee:	400b      	ands	r3, r1
 8007ff0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ff6:	f043 0204 	orr.w	r2, r3, #4
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2220      	movs	r2, #32
 8008002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2200      	movs	r2, #0
 800800a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	2200      	movs	r2, #0
 8008012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	e000      	b.n	800801c <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 800801a:	2300      	movs	r3, #0
}
 800801c:	4618      	mov	r0, r3
 800801e:	3710      	adds	r7, #16
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}
 8008024:	fe00e800 	.word	0xfe00e800

08008028 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008028:	b480      	push	{r7}
 800802a:	b085      	sub	sp, #20
 800802c:	af00      	add	r7, sp, #0
 800802e:	60f8      	str	r0, [r7, #12]
 8008030:	607b      	str	r3, [r7, #4]
 8008032:	460b      	mov	r3, r1
 8008034:	817b      	strh	r3, [r7, #10]
 8008036:	4613      	mov	r3, r2
 8008038:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	685a      	ldr	r2, [r3, #4]
 8008040:	69bb      	ldr	r3, [r7, #24]
 8008042:	0d5b      	lsrs	r3, r3, #21
 8008044:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008048:	4b0d      	ldr	r3, [pc, #52]	; (8008080 <I2C_TransferConfig+0x58>)
 800804a:	430b      	orrs	r3, r1
 800804c:	43db      	mvns	r3, r3
 800804e:	ea02 0103 	and.w	r1, r2, r3
 8008052:	897b      	ldrh	r3, [r7, #10]
 8008054:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008058:	7a7b      	ldrb	r3, [r7, #9]
 800805a:	041b      	lsls	r3, r3, #16
 800805c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008060:	431a      	orrs	r2, r3
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	431a      	orrs	r2, r3
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	431a      	orrs	r2, r3
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	430a      	orrs	r2, r1
 8008070:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8008072:	bf00      	nop
 8008074:	3714      	adds	r7, #20
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	03ff63ff 	.word	0x03ff63ff

08008084 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008084:	b480      	push	{r7}
 8008086:	b085      	sub	sp, #20
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	460b      	mov	r3, r1
 800808e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008090:	2300      	movs	r3, #0
 8008092:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008094:	887b      	ldrh	r3, [r7, #2]
 8008096:	f003 0301 	and.w	r3, r3, #1
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00f      	beq.n	80080be <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80080a4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080ac:	b2db      	uxtb	r3, r3
 80080ae:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80080b2:	2b28      	cmp	r3, #40	; 0x28
 80080b4:	d003      	beq.n	80080be <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80080bc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80080be:	887b      	ldrh	r3, [r7, #2]
 80080c0:	f003 0302 	and.w	r3, r3, #2
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d00f      	beq.n	80080e8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80080ce:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080d6:	b2db      	uxtb	r3, r3
 80080d8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80080dc:	2b28      	cmp	r3, #40	; 0x28
 80080de:	d003      	beq.n	80080e8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80080e6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80080e8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	da03      	bge.n	80080f8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80080f6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80080f8:	887b      	ldrh	r3, [r7, #2]
 80080fa:	2b10      	cmp	r3, #16
 80080fc:	d103      	bne.n	8008106 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008104:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008106:	887b      	ldrh	r3, [r7, #2]
 8008108:	2b20      	cmp	r3, #32
 800810a:	d103      	bne.n	8008114 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f043 0320 	orr.w	r3, r3, #32
 8008112:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008114:	887b      	ldrh	r3, [r7, #2]
 8008116:	2b40      	cmp	r3, #64	; 0x40
 8008118:	d103      	bne.n	8008122 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008120:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	6819      	ldr	r1, [r3, #0]
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	43da      	mvns	r2, r3
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	400a      	ands	r2, r1
 8008132:	601a      	str	r2, [r3, #0]
}
 8008134:	bf00      	nop
 8008136:	3714      	adds	r7, #20
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr

08008140 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008150:	b2db      	uxtb	r3, r3
 8008152:	2b20      	cmp	r3, #32
 8008154:	d138      	bne.n	80081c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800815c:	2b01      	cmp	r3, #1
 800815e:	d101      	bne.n	8008164 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008160:	2302      	movs	r3, #2
 8008162:	e032      	b.n	80081ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2201      	movs	r2, #1
 8008168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2224      	movs	r2, #36	; 0x24
 8008170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	681a      	ldr	r2, [r3, #0]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f022 0201 	bic.w	r2, r2, #1
 8008182:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	681a      	ldr	r2, [r3, #0]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008192:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	6819      	ldr	r1, [r3, #0]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	683a      	ldr	r2, [r7, #0]
 80081a0:	430a      	orrs	r2, r1
 80081a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f042 0201 	orr.w	r2, r2, #1
 80081b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2220      	movs	r2, #32
 80081b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80081c4:	2300      	movs	r3, #0
 80081c6:	e000      	b.n	80081ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80081c8:	2302      	movs	r3, #2
  }
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	370c      	adds	r7, #12
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr

080081d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80081d6:	b480      	push	{r7}
 80081d8:	b085      	sub	sp, #20
 80081da:	af00      	add	r7, sp, #0
 80081dc:	6078      	str	r0, [r7, #4]
 80081de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	2b20      	cmp	r3, #32
 80081ea:	d139      	bne.n	8008260 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d101      	bne.n	80081fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80081f6:	2302      	movs	r3, #2
 80081f8:	e033      	b.n	8008262 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2224      	movs	r2, #36	; 0x24
 8008206:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f022 0201 	bic.w	r2, r2, #1
 8008218:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008228:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	021b      	lsls	r3, r3, #8
 800822e:	68fa      	ldr	r2, [r7, #12]
 8008230:	4313      	orrs	r3, r2
 8008232:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	68fa      	ldr	r2, [r7, #12]
 800823a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	681a      	ldr	r2, [r3, #0]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f042 0201 	orr.w	r2, r2, #1
 800824a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2220      	movs	r2, #32
 8008250:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800825c:	2300      	movs	r3, #0
 800825e:	e000      	b.n	8008262 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008260:	2302      	movs	r3, #2
  }
}
 8008262:	4618      	mov	r0, r3
 8008264:	3714      	adds	r7, #20
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr
	...

08008270 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8008276:	af00      	add	r7, sp, #0
 8008278:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800827c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008280:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008282:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008286:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d102      	bne.n	8008296 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	f001 b83a 	b.w	800930a <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008296:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800829a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f003 0301 	and.w	r3, r3, #1
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	f000 816f 	beq.w	800858a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80082ac:	4bb5      	ldr	r3, [pc, #724]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	f003 030c 	and.w	r3, r3, #12
 80082b4:	2b04      	cmp	r3, #4
 80082b6:	d00c      	beq.n	80082d2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80082b8:	4bb2      	ldr	r3, [pc, #712]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80082ba:	685b      	ldr	r3, [r3, #4]
 80082bc:	f003 030c 	and.w	r3, r3, #12
 80082c0:	2b08      	cmp	r3, #8
 80082c2:	d15c      	bne.n	800837e <HAL_RCC_OscConfig+0x10e>
 80082c4:	4baf      	ldr	r3, [pc, #700]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80082cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082d0:	d155      	bne.n	800837e <HAL_RCC_OscConfig+0x10e>
 80082d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80082d6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082da:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80082de:	fa93 f3a3 	rbit	r3, r3
 80082e2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80082e6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082ea:	fab3 f383 	clz	r3, r3
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	095b      	lsrs	r3, r3, #5
 80082f2:	b2db      	uxtb	r3, r3
 80082f4:	f043 0301 	orr.w	r3, r3, #1
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	d102      	bne.n	8008304 <HAL_RCC_OscConfig+0x94>
 80082fe:	4ba1      	ldr	r3, [pc, #644]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	e015      	b.n	8008330 <HAL_RCC_OscConfig+0xc0>
 8008304:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008308:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800830c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8008310:	fa93 f3a3 	rbit	r3, r3
 8008314:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8008318:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800831c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8008320:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8008324:	fa93 f3a3 	rbit	r3, r3
 8008328:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800832c:	4b95      	ldr	r3, [pc, #596]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 800832e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008330:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008334:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8008338:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800833c:	fa92 f2a2 	rbit	r2, r2
 8008340:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8008344:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8008348:	fab2 f282 	clz	r2, r2
 800834c:	b2d2      	uxtb	r2, r2
 800834e:	f042 0220 	orr.w	r2, r2, #32
 8008352:	b2d2      	uxtb	r2, r2
 8008354:	f002 021f 	and.w	r2, r2, #31
 8008358:	2101      	movs	r1, #1
 800835a:	fa01 f202 	lsl.w	r2, r1, r2
 800835e:	4013      	ands	r3, r2
 8008360:	2b00      	cmp	r3, #0
 8008362:	f000 8111 	beq.w	8008588 <HAL_RCC_OscConfig+0x318>
 8008366:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800836a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	2b00      	cmp	r3, #0
 8008374:	f040 8108 	bne.w	8008588 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8008378:	2301      	movs	r3, #1
 800837a:	f000 bfc6 	b.w	800930a <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800837e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008382:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800838e:	d106      	bne.n	800839e <HAL_RCC_OscConfig+0x12e>
 8008390:	4b7c      	ldr	r3, [pc, #496]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a7b      	ldr	r2, [pc, #492]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 8008396:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800839a:	6013      	str	r3, [r2, #0]
 800839c:	e036      	b.n	800840c <HAL_RCC_OscConfig+0x19c>
 800839e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083a2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d10c      	bne.n	80083c8 <HAL_RCC_OscConfig+0x158>
 80083ae:	4b75      	ldr	r3, [pc, #468]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a74      	ldr	r2, [pc, #464]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80083b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80083b8:	6013      	str	r3, [r2, #0]
 80083ba:	4b72      	ldr	r3, [pc, #456]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a71      	ldr	r2, [pc, #452]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80083c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80083c4:	6013      	str	r3, [r2, #0]
 80083c6:	e021      	b.n	800840c <HAL_RCC_OscConfig+0x19c>
 80083c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083cc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80083d8:	d10c      	bne.n	80083f4 <HAL_RCC_OscConfig+0x184>
 80083da:	4b6a      	ldr	r3, [pc, #424]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a69      	ldr	r2, [pc, #420]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80083e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80083e4:	6013      	str	r3, [r2, #0]
 80083e6:	4b67      	ldr	r3, [pc, #412]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a66      	ldr	r2, [pc, #408]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80083ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083f0:	6013      	str	r3, [r2, #0]
 80083f2:	e00b      	b.n	800840c <HAL_RCC_OscConfig+0x19c>
 80083f4:	4b63      	ldr	r3, [pc, #396]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4a62      	ldr	r2, [pc, #392]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 80083fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80083fe:	6013      	str	r3, [r2, #0]
 8008400:	4b60      	ldr	r3, [pc, #384]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a5f      	ldr	r2, [pc, #380]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 8008406:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800840a:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800840c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008410:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d059      	beq.n	80084d0 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800841c:	f7fc fb98 	bl	8004b50 <HAL_GetTick>
 8008420:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008424:	e00a      	b.n	800843c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008426:	f7fc fb93 	bl	8004b50 <HAL_GetTick>
 800842a:	4602      	mov	r2, r0
 800842c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008430:	1ad3      	subs	r3, r2, r3
 8008432:	2b64      	cmp	r3, #100	; 0x64
 8008434:	d902      	bls.n	800843c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8008436:	2303      	movs	r3, #3
 8008438:	f000 bf67 	b.w	800930a <HAL_RCC_OscConfig+0x109a>
 800843c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008440:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008444:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8008448:	fa93 f3a3 	rbit	r3, r3
 800844c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8008450:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008454:	fab3 f383 	clz	r3, r3
 8008458:	b2db      	uxtb	r3, r3
 800845a:	095b      	lsrs	r3, r3, #5
 800845c:	b2db      	uxtb	r3, r3
 800845e:	f043 0301 	orr.w	r3, r3, #1
 8008462:	b2db      	uxtb	r3, r3
 8008464:	2b01      	cmp	r3, #1
 8008466:	d102      	bne.n	800846e <HAL_RCC_OscConfig+0x1fe>
 8008468:	4b46      	ldr	r3, [pc, #280]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	e015      	b.n	800849a <HAL_RCC_OscConfig+0x22a>
 800846e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008472:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008476:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800847a:	fa93 f3a3 	rbit	r3, r3
 800847e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8008482:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008486:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800848a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800848e:	fa93 f3a3 	rbit	r3, r3
 8008492:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8008496:	4b3b      	ldr	r3, [pc, #236]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 8008498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800849a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800849e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80084a2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80084a6:	fa92 f2a2 	rbit	r2, r2
 80084aa:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80084ae:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80084b2:	fab2 f282 	clz	r2, r2
 80084b6:	b2d2      	uxtb	r2, r2
 80084b8:	f042 0220 	orr.w	r2, r2, #32
 80084bc:	b2d2      	uxtb	r2, r2
 80084be:	f002 021f 	and.w	r2, r2, #31
 80084c2:	2101      	movs	r1, #1
 80084c4:	fa01 f202 	lsl.w	r2, r1, r2
 80084c8:	4013      	ands	r3, r2
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d0ab      	beq.n	8008426 <HAL_RCC_OscConfig+0x1b6>
 80084ce:	e05c      	b.n	800858a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084d0:	f7fc fb3e 	bl	8004b50 <HAL_GetTick>
 80084d4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084d8:	e00a      	b.n	80084f0 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80084da:	f7fc fb39 	bl	8004b50 <HAL_GetTick>
 80084de:	4602      	mov	r2, r0
 80084e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80084e4:	1ad3      	subs	r3, r2, r3
 80084e6:	2b64      	cmp	r3, #100	; 0x64
 80084e8:	d902      	bls.n	80084f0 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80084ea:	2303      	movs	r3, #3
 80084ec:	f000 bf0d 	b.w	800930a <HAL_RCC_OscConfig+0x109a>
 80084f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80084f4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80084fc:	fa93 f3a3 	rbit	r3, r3
 8008500:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8008504:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008508:	fab3 f383 	clz	r3, r3
 800850c:	b2db      	uxtb	r3, r3
 800850e:	095b      	lsrs	r3, r3, #5
 8008510:	b2db      	uxtb	r3, r3
 8008512:	f043 0301 	orr.w	r3, r3, #1
 8008516:	b2db      	uxtb	r3, r3
 8008518:	2b01      	cmp	r3, #1
 800851a:	d102      	bne.n	8008522 <HAL_RCC_OscConfig+0x2b2>
 800851c:	4b19      	ldr	r3, [pc, #100]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	e015      	b.n	800854e <HAL_RCC_OscConfig+0x2de>
 8008522:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008526:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800852a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800852e:	fa93 f3a3 	rbit	r3, r3
 8008532:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8008536:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800853a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800853e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8008542:	fa93 f3a3 	rbit	r3, r3
 8008546:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800854a:	4b0e      	ldr	r3, [pc, #56]	; (8008584 <HAL_RCC_OscConfig+0x314>)
 800854c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800854e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008552:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8008556:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800855a:	fa92 f2a2 	rbit	r2, r2
 800855e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8008562:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8008566:	fab2 f282 	clz	r2, r2
 800856a:	b2d2      	uxtb	r2, r2
 800856c:	f042 0220 	orr.w	r2, r2, #32
 8008570:	b2d2      	uxtb	r2, r2
 8008572:	f002 021f 	and.w	r2, r2, #31
 8008576:	2101      	movs	r1, #1
 8008578:	fa01 f202 	lsl.w	r2, r1, r2
 800857c:	4013      	ands	r3, r2
 800857e:	2b00      	cmp	r3, #0
 8008580:	d1ab      	bne.n	80084da <HAL_RCC_OscConfig+0x26a>
 8008582:	e002      	b.n	800858a <HAL_RCC_OscConfig+0x31a>
 8008584:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800858a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800858e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f003 0302 	and.w	r3, r3, #2
 800859a:	2b00      	cmp	r3, #0
 800859c:	f000 817f 	beq.w	800889e <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80085a0:	4ba7      	ldr	r3, [pc, #668]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	f003 030c 	and.w	r3, r3, #12
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d00c      	beq.n	80085c6 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80085ac:	4ba4      	ldr	r3, [pc, #656]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	f003 030c 	and.w	r3, r3, #12
 80085b4:	2b08      	cmp	r3, #8
 80085b6:	d173      	bne.n	80086a0 <HAL_RCC_OscConfig+0x430>
 80085b8:	4ba1      	ldr	r3, [pc, #644]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80085c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085c4:	d16c      	bne.n	80086a0 <HAL_RCC_OscConfig+0x430>
 80085c6:	2302      	movs	r3, #2
 80085c8:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085cc:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80085d0:	fa93 f3a3 	rbit	r3, r3
 80085d4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80085d8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80085dc:	fab3 f383 	clz	r3, r3
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	095b      	lsrs	r3, r3, #5
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	f043 0301 	orr.w	r3, r3, #1
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	d102      	bne.n	80085f6 <HAL_RCC_OscConfig+0x386>
 80085f0:	4b93      	ldr	r3, [pc, #588]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	e013      	b.n	800861e <HAL_RCC_OscConfig+0x3ae>
 80085f6:	2302      	movs	r3, #2
 80085f8:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085fc:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8008600:	fa93 f3a3 	rbit	r3, r3
 8008604:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8008608:	2302      	movs	r3, #2
 800860a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800860e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8008612:	fa93 f3a3 	rbit	r3, r3
 8008616:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800861a:	4b89      	ldr	r3, [pc, #548]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 800861c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800861e:	2202      	movs	r2, #2
 8008620:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8008624:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8008628:	fa92 f2a2 	rbit	r2, r2
 800862c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8008630:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8008634:	fab2 f282 	clz	r2, r2
 8008638:	b2d2      	uxtb	r2, r2
 800863a:	f042 0220 	orr.w	r2, r2, #32
 800863e:	b2d2      	uxtb	r2, r2
 8008640:	f002 021f 	and.w	r2, r2, #31
 8008644:	2101      	movs	r1, #1
 8008646:	fa01 f202 	lsl.w	r2, r1, r2
 800864a:	4013      	ands	r3, r2
 800864c:	2b00      	cmp	r3, #0
 800864e:	d00a      	beq.n	8008666 <HAL_RCC_OscConfig+0x3f6>
 8008650:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008654:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	2b01      	cmp	r3, #1
 800865e:	d002      	beq.n	8008666 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8008660:	2301      	movs	r3, #1
 8008662:	f000 be52 	b.w	800930a <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008666:	4b76      	ldr	r3, [pc, #472]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800866e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008672:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	21f8      	movs	r1, #248	; 0xf8
 800867c:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008680:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8008684:	fa91 f1a1 	rbit	r1, r1
 8008688:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800868c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8008690:	fab1 f181 	clz	r1, r1
 8008694:	b2c9      	uxtb	r1, r1
 8008696:	408b      	lsls	r3, r1
 8008698:	4969      	ldr	r1, [pc, #420]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 800869a:	4313      	orrs	r3, r2
 800869c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800869e:	e0fe      	b.n	800889e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80086a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80086a4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	f000 8088 	beq.w	80087c2 <HAL_RCC_OscConfig+0x552>
 80086b2:	2301      	movs	r3, #1
 80086b4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086b8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80086bc:	fa93 f3a3 	rbit	r3, r3
 80086c0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80086c4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80086c8:	fab3 f383 	clz	r3, r3
 80086cc:	b2db      	uxtb	r3, r3
 80086ce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80086d2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	461a      	mov	r2, r3
 80086da:	2301      	movs	r3, #1
 80086dc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086de:	f7fc fa37 	bl	8004b50 <HAL_GetTick>
 80086e2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086e6:	e00a      	b.n	80086fe <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80086e8:	f7fc fa32 	bl	8004b50 <HAL_GetTick>
 80086ec:	4602      	mov	r2, r0
 80086ee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80086f2:	1ad3      	subs	r3, r2, r3
 80086f4:	2b02      	cmp	r3, #2
 80086f6:	d902      	bls.n	80086fe <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80086f8:	2303      	movs	r3, #3
 80086fa:	f000 be06 	b.w	800930a <HAL_RCC_OscConfig+0x109a>
 80086fe:	2302      	movs	r3, #2
 8008700:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008704:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8008708:	fa93 f3a3 	rbit	r3, r3
 800870c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8008710:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008714:	fab3 f383 	clz	r3, r3
 8008718:	b2db      	uxtb	r3, r3
 800871a:	095b      	lsrs	r3, r3, #5
 800871c:	b2db      	uxtb	r3, r3
 800871e:	f043 0301 	orr.w	r3, r3, #1
 8008722:	b2db      	uxtb	r3, r3
 8008724:	2b01      	cmp	r3, #1
 8008726:	d102      	bne.n	800872e <HAL_RCC_OscConfig+0x4be>
 8008728:	4b45      	ldr	r3, [pc, #276]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	e013      	b.n	8008756 <HAL_RCC_OscConfig+0x4e6>
 800872e:	2302      	movs	r3, #2
 8008730:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008734:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8008738:	fa93 f3a3 	rbit	r3, r3
 800873c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8008740:	2302      	movs	r3, #2
 8008742:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8008746:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800874a:	fa93 f3a3 	rbit	r3, r3
 800874e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8008752:	4b3b      	ldr	r3, [pc, #236]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 8008754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008756:	2202      	movs	r2, #2
 8008758:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800875c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8008760:	fa92 f2a2 	rbit	r2, r2
 8008764:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8008768:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800876c:	fab2 f282 	clz	r2, r2
 8008770:	b2d2      	uxtb	r2, r2
 8008772:	f042 0220 	orr.w	r2, r2, #32
 8008776:	b2d2      	uxtb	r2, r2
 8008778:	f002 021f 	and.w	r2, r2, #31
 800877c:	2101      	movs	r1, #1
 800877e:	fa01 f202 	lsl.w	r2, r1, r2
 8008782:	4013      	ands	r3, r2
 8008784:	2b00      	cmp	r3, #0
 8008786:	d0af      	beq.n	80086e8 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008788:	4b2d      	ldr	r3, [pc, #180]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008790:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008794:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	691b      	ldr	r3, [r3, #16]
 800879c:	21f8      	movs	r1, #248	; 0xf8
 800879e:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087a2:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80087a6:	fa91 f1a1 	rbit	r1, r1
 80087aa:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80087ae:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80087b2:	fab1 f181 	clz	r1, r1
 80087b6:	b2c9      	uxtb	r1, r1
 80087b8:	408b      	lsls	r3, r1
 80087ba:	4921      	ldr	r1, [pc, #132]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 80087bc:	4313      	orrs	r3, r2
 80087be:	600b      	str	r3, [r1, #0]
 80087c0:	e06d      	b.n	800889e <HAL_RCC_OscConfig+0x62e>
 80087c2:	2301      	movs	r3, #1
 80087c4:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087c8:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80087cc:	fa93 f3a3 	rbit	r3, r3
 80087d0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80087d4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80087d8:	fab3 f383 	clz	r3, r3
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80087e2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	461a      	mov	r2, r3
 80087ea:	2300      	movs	r3, #0
 80087ec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087ee:	f7fc f9af 	bl	8004b50 <HAL_GetTick>
 80087f2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80087f6:	e00a      	b.n	800880e <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80087f8:	f7fc f9aa 	bl	8004b50 <HAL_GetTick>
 80087fc:	4602      	mov	r2, r0
 80087fe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008802:	1ad3      	subs	r3, r2, r3
 8008804:	2b02      	cmp	r3, #2
 8008806:	d902      	bls.n	800880e <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8008808:	2303      	movs	r3, #3
 800880a:	f000 bd7e 	b.w	800930a <HAL_RCC_OscConfig+0x109a>
 800880e:	2302      	movs	r3, #2
 8008810:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008814:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008818:	fa93 f3a3 	rbit	r3, r3
 800881c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8008820:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008824:	fab3 f383 	clz	r3, r3
 8008828:	b2db      	uxtb	r3, r3
 800882a:	095b      	lsrs	r3, r3, #5
 800882c:	b2db      	uxtb	r3, r3
 800882e:	f043 0301 	orr.w	r3, r3, #1
 8008832:	b2db      	uxtb	r3, r3
 8008834:	2b01      	cmp	r3, #1
 8008836:	d105      	bne.n	8008844 <HAL_RCC_OscConfig+0x5d4>
 8008838:	4b01      	ldr	r3, [pc, #4]	; (8008840 <HAL_RCC_OscConfig+0x5d0>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	e016      	b.n	800886c <HAL_RCC_OscConfig+0x5fc>
 800883e:	bf00      	nop
 8008840:	40021000 	.word	0x40021000
 8008844:	2302      	movs	r3, #2
 8008846:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800884a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800884e:	fa93 f3a3 	rbit	r3, r3
 8008852:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008856:	2302      	movs	r3, #2
 8008858:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800885c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008860:	fa93 f3a3 	rbit	r3, r3
 8008864:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8008868:	4bbf      	ldr	r3, [pc, #764]	; (8008b68 <HAL_RCC_OscConfig+0x8f8>)
 800886a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800886c:	2202      	movs	r2, #2
 800886e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8008872:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8008876:	fa92 f2a2 	rbit	r2, r2
 800887a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800887e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8008882:	fab2 f282 	clz	r2, r2
 8008886:	b2d2      	uxtb	r2, r2
 8008888:	f042 0220 	orr.w	r2, r2, #32
 800888c:	b2d2      	uxtb	r2, r2
 800888e:	f002 021f 	and.w	r2, r2, #31
 8008892:	2101      	movs	r1, #1
 8008894:	fa01 f202 	lsl.w	r2, r1, r2
 8008898:	4013      	ands	r3, r2
 800889a:	2b00      	cmp	r3, #0
 800889c:	d1ac      	bne.n	80087f8 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800889e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80088a2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f003 0308 	and.w	r3, r3, #8
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f000 8113 	beq.w	8008ada <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80088b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80088b8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	695b      	ldr	r3, [r3, #20]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d07c      	beq.n	80089be <HAL_RCC_OscConfig+0x74e>
 80088c4:	2301      	movs	r3, #1
 80088c6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80088ce:	fa93 f3a3 	rbit	r3, r3
 80088d2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80088d6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80088da:	fab3 f383 	clz	r3, r3
 80088de:	b2db      	uxtb	r3, r3
 80088e0:	461a      	mov	r2, r3
 80088e2:	4ba2      	ldr	r3, [pc, #648]	; (8008b6c <HAL_RCC_OscConfig+0x8fc>)
 80088e4:	4413      	add	r3, r2
 80088e6:	009b      	lsls	r3, r3, #2
 80088e8:	461a      	mov	r2, r3
 80088ea:	2301      	movs	r3, #1
 80088ec:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80088ee:	f7fc f92f 	bl	8004b50 <HAL_GetTick>
 80088f2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80088f6:	e00a      	b.n	800890e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80088f8:	f7fc f92a 	bl	8004b50 <HAL_GetTick>
 80088fc:	4602      	mov	r2, r0
 80088fe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008902:	1ad3      	subs	r3, r2, r3
 8008904:	2b02      	cmp	r3, #2
 8008906:	d902      	bls.n	800890e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8008908:	2303      	movs	r3, #3
 800890a:	f000 bcfe 	b.w	800930a <HAL_RCC_OscConfig+0x109a>
 800890e:	2302      	movs	r3, #2
 8008910:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008914:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008918:	fa93 f2a3 	rbit	r2, r3
 800891c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008920:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8008924:	601a      	str	r2, [r3, #0]
 8008926:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800892a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800892e:	2202      	movs	r2, #2
 8008930:	601a      	str	r2, [r3, #0]
 8008932:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008936:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	fa93 f2a3 	rbit	r2, r3
 8008940:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008944:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008948:	601a      	str	r2, [r3, #0]
 800894a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800894e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008952:	2202      	movs	r2, #2
 8008954:	601a      	str	r2, [r3, #0]
 8008956:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800895a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	fa93 f2a3 	rbit	r2, r3
 8008964:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008968:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800896c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800896e:	4b7e      	ldr	r3, [pc, #504]	; (8008b68 <HAL_RCC_OscConfig+0x8f8>)
 8008970:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008972:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008976:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800897a:	2102      	movs	r1, #2
 800897c:	6019      	str	r1, [r3, #0]
 800897e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008982:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	fa93 f1a3 	rbit	r1, r3
 800898c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008990:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008994:	6019      	str	r1, [r3, #0]
  return result;
 8008996:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800899a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	fab3 f383 	clz	r3, r3
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	f003 031f 	and.w	r3, r3, #31
 80089b0:	2101      	movs	r1, #1
 80089b2:	fa01 f303 	lsl.w	r3, r1, r3
 80089b6:	4013      	ands	r3, r2
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d09d      	beq.n	80088f8 <HAL_RCC_OscConfig+0x688>
 80089bc:	e08d      	b.n	8008ada <HAL_RCC_OscConfig+0x86a>
 80089be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80089c2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80089c6:	2201      	movs	r2, #1
 80089c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80089ce:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	fa93 f2a3 	rbit	r2, r3
 80089d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80089dc:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80089e0:	601a      	str	r2, [r3, #0]
  return result;
 80089e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80089e6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80089ea:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80089ec:	fab3 f383 	clz	r3, r3
 80089f0:	b2db      	uxtb	r3, r3
 80089f2:	461a      	mov	r2, r3
 80089f4:	4b5d      	ldr	r3, [pc, #372]	; (8008b6c <HAL_RCC_OscConfig+0x8fc>)
 80089f6:	4413      	add	r3, r2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	461a      	mov	r2, r3
 80089fc:	2300      	movs	r3, #0
 80089fe:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a00:	f7fc f8a6 	bl	8004b50 <HAL_GetTick>
 8008a04:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008a08:	e00a      	b.n	8008a20 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008a0a:	f7fc f8a1 	bl	8004b50 <HAL_GetTick>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008a14:	1ad3      	subs	r3, r2, r3
 8008a16:	2b02      	cmp	r3, #2
 8008a18:	d902      	bls.n	8008a20 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8008a1a:	2303      	movs	r3, #3
 8008a1c:	f000 bc75 	b.w	800930a <HAL_RCC_OscConfig+0x109a>
 8008a20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a24:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8008a28:	2202      	movs	r2, #2
 8008a2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a30:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	fa93 f2a3 	rbit	r2, r3
 8008a3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a3e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8008a42:	601a      	str	r2, [r3, #0]
 8008a44:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a48:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008a4c:	2202      	movs	r2, #2
 8008a4e:	601a      	str	r2, [r3, #0]
 8008a50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a54:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	fa93 f2a3 	rbit	r2, r3
 8008a5e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a62:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a66:	601a      	str	r2, [r3, #0]
 8008a68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a6c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8008a70:	2202      	movs	r2, #2
 8008a72:	601a      	str	r2, [r3, #0]
 8008a74:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a78:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	fa93 f2a3 	rbit	r2, r3
 8008a82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a86:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8008a8a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008a8c:	4b36      	ldr	r3, [pc, #216]	; (8008b68 <HAL_RCC_OscConfig+0x8f8>)
 8008a8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a94:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8008a98:	2102      	movs	r1, #2
 8008a9a:	6019      	str	r1, [r3, #0]
 8008a9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008aa0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	fa93 f1a3 	rbit	r1, r3
 8008aaa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008aae:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8008ab2:	6019      	str	r1, [r3, #0]
  return result;
 8008ab4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ab8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	fab3 f383 	clz	r3, r3
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	f003 031f 	and.w	r3, r3, #31
 8008ace:	2101      	movs	r1, #1
 8008ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8008ad4:	4013      	ands	r3, r2
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d197      	bne.n	8008a0a <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008ada:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ade:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f003 0304 	and.w	r3, r3, #4
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f000 81a5 	beq.w	8008e3a <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008af0:	2300      	movs	r3, #0
 8008af2:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008af6:	4b1c      	ldr	r3, [pc, #112]	; (8008b68 <HAL_RCC_OscConfig+0x8f8>)
 8008af8:	69db      	ldr	r3, [r3, #28]
 8008afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d116      	bne.n	8008b30 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b02:	4b19      	ldr	r3, [pc, #100]	; (8008b68 <HAL_RCC_OscConfig+0x8f8>)
 8008b04:	69db      	ldr	r3, [r3, #28]
 8008b06:	4a18      	ldr	r2, [pc, #96]	; (8008b68 <HAL_RCC_OscConfig+0x8f8>)
 8008b08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b0c:	61d3      	str	r3, [r2, #28]
 8008b0e:	4b16      	ldr	r3, [pc, #88]	; (8008b68 <HAL_RCC_OscConfig+0x8f8>)
 8008b10:	69db      	ldr	r3, [r3, #28]
 8008b12:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8008b16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008b1a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008b1e:	601a      	str	r2, [r3, #0]
 8008b20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008b24:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008b28:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b30:	4b0f      	ldr	r3, [pc, #60]	; (8008b70 <HAL_RCC_OscConfig+0x900>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d121      	bne.n	8008b80 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008b3c:	4b0c      	ldr	r3, [pc, #48]	; (8008b70 <HAL_RCC_OscConfig+0x900>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a0b      	ldr	r2, [pc, #44]	; (8008b70 <HAL_RCC_OscConfig+0x900>)
 8008b42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b46:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b48:	f7fc f802 	bl	8004b50 <HAL_GetTick>
 8008b4c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b50:	e010      	b.n	8008b74 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b52:	f7fb fffd 	bl	8004b50 <HAL_GetTick>
 8008b56:	4602      	mov	r2, r0
 8008b58:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008b5c:	1ad3      	subs	r3, r2, r3
 8008b5e:	2b64      	cmp	r3, #100	; 0x64
 8008b60:	d908      	bls.n	8008b74 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8008b62:	2303      	movs	r3, #3
 8008b64:	e3d1      	b.n	800930a <HAL_RCC_OscConfig+0x109a>
 8008b66:	bf00      	nop
 8008b68:	40021000 	.word	0x40021000
 8008b6c:	10908120 	.word	0x10908120
 8008b70:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b74:	4b8d      	ldr	r3, [pc, #564]	; (8008dac <HAL_RCC_OscConfig+0xb3c>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d0e8      	beq.n	8008b52 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008b84:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d106      	bne.n	8008b9e <HAL_RCC_OscConfig+0x92e>
 8008b90:	4b87      	ldr	r3, [pc, #540]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008b92:	6a1b      	ldr	r3, [r3, #32]
 8008b94:	4a86      	ldr	r2, [pc, #536]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008b96:	f043 0301 	orr.w	r3, r3, #1
 8008b9a:	6213      	str	r3, [r2, #32]
 8008b9c:	e035      	b.n	8008c0a <HAL_RCC_OscConfig+0x99a>
 8008b9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ba2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	689b      	ldr	r3, [r3, #8]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d10c      	bne.n	8008bc8 <HAL_RCC_OscConfig+0x958>
 8008bae:	4b80      	ldr	r3, [pc, #512]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008bb0:	6a1b      	ldr	r3, [r3, #32]
 8008bb2:	4a7f      	ldr	r2, [pc, #508]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008bb4:	f023 0301 	bic.w	r3, r3, #1
 8008bb8:	6213      	str	r3, [r2, #32]
 8008bba:	4b7d      	ldr	r3, [pc, #500]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008bbc:	6a1b      	ldr	r3, [r3, #32]
 8008bbe:	4a7c      	ldr	r2, [pc, #496]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008bc0:	f023 0304 	bic.w	r3, r3, #4
 8008bc4:	6213      	str	r3, [r2, #32]
 8008bc6:	e020      	b.n	8008c0a <HAL_RCC_OscConfig+0x99a>
 8008bc8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008bcc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	2b05      	cmp	r3, #5
 8008bd6:	d10c      	bne.n	8008bf2 <HAL_RCC_OscConfig+0x982>
 8008bd8:	4b75      	ldr	r3, [pc, #468]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008bda:	6a1b      	ldr	r3, [r3, #32]
 8008bdc:	4a74      	ldr	r2, [pc, #464]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008bde:	f043 0304 	orr.w	r3, r3, #4
 8008be2:	6213      	str	r3, [r2, #32]
 8008be4:	4b72      	ldr	r3, [pc, #456]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008be6:	6a1b      	ldr	r3, [r3, #32]
 8008be8:	4a71      	ldr	r2, [pc, #452]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008bea:	f043 0301 	orr.w	r3, r3, #1
 8008bee:	6213      	str	r3, [r2, #32]
 8008bf0:	e00b      	b.n	8008c0a <HAL_RCC_OscConfig+0x99a>
 8008bf2:	4b6f      	ldr	r3, [pc, #444]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008bf4:	6a1b      	ldr	r3, [r3, #32]
 8008bf6:	4a6e      	ldr	r2, [pc, #440]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008bf8:	f023 0301 	bic.w	r3, r3, #1
 8008bfc:	6213      	str	r3, [r2, #32]
 8008bfe:	4b6c      	ldr	r3, [pc, #432]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008c00:	6a1b      	ldr	r3, [r3, #32]
 8008c02:	4a6b      	ldr	r2, [pc, #428]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008c04:	f023 0304 	bic.w	r3, r3, #4
 8008c08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008c0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c0e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	f000 8081 	beq.w	8008d1e <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008c1c:	f7fb ff98 	bl	8004b50 <HAL_GetTick>
 8008c20:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c24:	e00b      	b.n	8008c3e <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008c26:	f7fb ff93 	bl	8004b50 <HAL_GetTick>
 8008c2a:	4602      	mov	r2, r0
 8008c2c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d901      	bls.n	8008c3e <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8008c3a:	2303      	movs	r3, #3
 8008c3c:	e365      	b.n	800930a <HAL_RCC_OscConfig+0x109a>
 8008c3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c42:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8008c46:	2202      	movs	r2, #2
 8008c48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c4e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	fa93 f2a3 	rbit	r2, r3
 8008c58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c5c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8008c60:	601a      	str	r2, [r3, #0]
 8008c62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c66:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8008c6a:	2202      	movs	r2, #2
 8008c6c:	601a      	str	r2, [r3, #0]
 8008c6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c72:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	fa93 f2a3 	rbit	r2, r3
 8008c7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c80:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8008c84:	601a      	str	r2, [r3, #0]
  return result;
 8008c86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c8a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8008c8e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c90:	fab3 f383 	clz	r3, r3
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	095b      	lsrs	r3, r3, #5
 8008c98:	b2db      	uxtb	r3, r3
 8008c9a:	f043 0302 	orr.w	r3, r3, #2
 8008c9e:	b2db      	uxtb	r3, r3
 8008ca0:	2b02      	cmp	r3, #2
 8008ca2:	d102      	bne.n	8008caa <HAL_RCC_OscConfig+0xa3a>
 8008ca4:	4b42      	ldr	r3, [pc, #264]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008ca6:	6a1b      	ldr	r3, [r3, #32]
 8008ca8:	e013      	b.n	8008cd2 <HAL_RCC_OscConfig+0xa62>
 8008caa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008cae:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8008cb2:	2202      	movs	r2, #2
 8008cb4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cb6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008cba:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	fa93 f2a3 	rbit	r2, r3
 8008cc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008cc8:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8008ccc:	601a      	str	r2, [r3, #0]
 8008cce:	4b38      	ldr	r3, [pc, #224]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cd2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008cd6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8008cda:	2102      	movs	r1, #2
 8008cdc:	6011      	str	r1, [r2, #0]
 8008cde:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008ce2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8008ce6:	6812      	ldr	r2, [r2, #0]
 8008ce8:	fa92 f1a2 	rbit	r1, r2
 8008cec:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008cf0:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8008cf4:	6011      	str	r1, [r2, #0]
  return result;
 8008cf6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008cfa:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8008cfe:	6812      	ldr	r2, [r2, #0]
 8008d00:	fab2 f282 	clz	r2, r2
 8008d04:	b2d2      	uxtb	r2, r2
 8008d06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d0a:	b2d2      	uxtb	r2, r2
 8008d0c:	f002 021f 	and.w	r2, r2, #31
 8008d10:	2101      	movs	r1, #1
 8008d12:	fa01 f202 	lsl.w	r2, r1, r2
 8008d16:	4013      	ands	r3, r2
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d084      	beq.n	8008c26 <HAL_RCC_OscConfig+0x9b6>
 8008d1c:	e083      	b.n	8008e26 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008d1e:	f7fb ff17 	bl	8004b50 <HAL_GetTick>
 8008d22:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d26:	e00b      	b.n	8008d40 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008d28:	f7fb ff12 	bl	8004b50 <HAL_GetTick>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008d32:	1ad3      	subs	r3, r2, r3
 8008d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d901      	bls.n	8008d40 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8008d3c:	2303      	movs	r3, #3
 8008d3e:	e2e4      	b.n	800930a <HAL_RCC_OscConfig+0x109a>
 8008d40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d44:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8008d48:	2202      	movs	r2, #2
 8008d4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d50:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	fa93 f2a3 	rbit	r2, r3
 8008d5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d5e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8008d62:	601a      	str	r2, [r3, #0]
 8008d64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d68:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8008d6c:	2202      	movs	r2, #2
 8008d6e:	601a      	str	r2, [r3, #0]
 8008d70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d74:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	fa93 f2a3 	rbit	r2, r3
 8008d7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d82:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8008d86:	601a      	str	r2, [r3, #0]
  return result;
 8008d88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d8c:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8008d90:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d92:	fab3 f383 	clz	r3, r3
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	095b      	lsrs	r3, r3, #5
 8008d9a:	b2db      	uxtb	r3, r3
 8008d9c:	f043 0302 	orr.w	r3, r3, #2
 8008da0:	b2db      	uxtb	r3, r3
 8008da2:	2b02      	cmp	r3, #2
 8008da4:	d106      	bne.n	8008db4 <HAL_RCC_OscConfig+0xb44>
 8008da6:	4b02      	ldr	r3, [pc, #8]	; (8008db0 <HAL_RCC_OscConfig+0xb40>)
 8008da8:	6a1b      	ldr	r3, [r3, #32]
 8008daa:	e017      	b.n	8008ddc <HAL_RCC_OscConfig+0xb6c>
 8008dac:	40007000 	.word	0x40007000
 8008db0:	40021000 	.word	0x40021000
 8008db4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008db8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8008dbc:	2202      	movs	r2, #2
 8008dbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008dc0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008dc4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	fa93 f2a3 	rbit	r2, r3
 8008dce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008dd2:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8008dd6:	601a      	str	r2, [r3, #0]
 8008dd8:	4bb3      	ldr	r3, [pc, #716]	; (80090a8 <HAL_RCC_OscConfig+0xe38>)
 8008dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ddc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008de0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8008de4:	2102      	movs	r1, #2
 8008de6:	6011      	str	r1, [r2, #0]
 8008de8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008dec:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8008df0:	6812      	ldr	r2, [r2, #0]
 8008df2:	fa92 f1a2 	rbit	r1, r2
 8008df6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008dfa:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8008dfe:	6011      	str	r1, [r2, #0]
  return result;
 8008e00:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008e04:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8008e08:	6812      	ldr	r2, [r2, #0]
 8008e0a:	fab2 f282 	clz	r2, r2
 8008e0e:	b2d2      	uxtb	r2, r2
 8008e10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e14:	b2d2      	uxtb	r2, r2
 8008e16:	f002 021f 	and.w	r2, r2, #31
 8008e1a:	2101      	movs	r1, #1
 8008e1c:	fa01 f202 	lsl.w	r2, r1, r2
 8008e20:	4013      	ands	r3, r2
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d180      	bne.n	8008d28 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008e26:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8008e2a:	2b01      	cmp	r3, #1
 8008e2c:	d105      	bne.n	8008e3a <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008e2e:	4b9e      	ldr	r3, [pc, #632]	; (80090a8 <HAL_RCC_OscConfig+0xe38>)
 8008e30:	69db      	ldr	r3, [r3, #28]
 8008e32:	4a9d      	ldr	r2, [pc, #628]	; (80090a8 <HAL_RCC_OscConfig+0xe38>)
 8008e34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008e38:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008e3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e3e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	699b      	ldr	r3, [r3, #24]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	f000 825e 	beq.w	8009308 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008e4c:	4b96      	ldr	r3, [pc, #600]	; (80090a8 <HAL_RCC_OscConfig+0xe38>)
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	f003 030c 	and.w	r3, r3, #12
 8008e54:	2b08      	cmp	r3, #8
 8008e56:	f000 821f 	beq.w	8009298 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008e5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e5e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	699b      	ldr	r3, [r3, #24]
 8008e66:	2b02      	cmp	r3, #2
 8008e68:	f040 8170 	bne.w	800914c <HAL_RCC_OscConfig+0xedc>
 8008e6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e70:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8008e74:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008e78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e7e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	fa93 f2a3 	rbit	r2, r3
 8008e88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e8c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8008e90:	601a      	str	r2, [r3, #0]
  return result;
 8008e92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e96:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8008e9a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e9c:	fab3 f383 	clz	r3, r3
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008ea6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008eaa:	009b      	lsls	r3, r3, #2
 8008eac:	461a      	mov	r2, r3
 8008eae:	2300      	movs	r3, #0
 8008eb0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008eb2:	f7fb fe4d 	bl	8004b50 <HAL_GetTick>
 8008eb6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008eba:	e009      	b.n	8008ed0 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008ebc:	f7fb fe48 	bl	8004b50 <HAL_GetTick>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008ec6:	1ad3      	subs	r3, r2, r3
 8008ec8:	2b02      	cmp	r3, #2
 8008eca:	d901      	bls.n	8008ed0 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8008ecc:	2303      	movs	r3, #3
 8008ece:	e21c      	b.n	800930a <HAL_RCC_OscConfig+0x109a>
 8008ed0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ed4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8008ed8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008edc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ede:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ee2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	fa93 f2a3 	rbit	r2, r3
 8008eec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ef0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8008ef4:	601a      	str	r2, [r3, #0]
  return result;
 8008ef6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008efa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8008efe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008f00:	fab3 f383 	clz	r3, r3
 8008f04:	b2db      	uxtb	r3, r3
 8008f06:	095b      	lsrs	r3, r3, #5
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	f043 0301 	orr.w	r3, r3, #1
 8008f0e:	b2db      	uxtb	r3, r3
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d102      	bne.n	8008f1a <HAL_RCC_OscConfig+0xcaa>
 8008f14:	4b64      	ldr	r3, [pc, #400]	; (80090a8 <HAL_RCC_OscConfig+0xe38>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	e027      	b.n	8008f6a <HAL_RCC_OscConfig+0xcfa>
 8008f1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f1e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8008f22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008f26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f2c:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	fa93 f2a3 	rbit	r2, r3
 8008f36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f3a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8008f3e:	601a      	str	r2, [r3, #0]
 8008f40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f44:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8008f48:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008f4c:	601a      	str	r2, [r3, #0]
 8008f4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f52:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	fa93 f2a3 	rbit	r2, r3
 8008f5c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f60:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8008f64:	601a      	str	r2, [r3, #0]
 8008f66:	4b50      	ldr	r3, [pc, #320]	; (80090a8 <HAL_RCC_OscConfig+0xe38>)
 8008f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f6a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008f6e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8008f72:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8008f76:	6011      	str	r1, [r2, #0]
 8008f78:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008f7c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8008f80:	6812      	ldr	r2, [r2, #0]
 8008f82:	fa92 f1a2 	rbit	r1, r2
 8008f86:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008f8a:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8008f8e:	6011      	str	r1, [r2, #0]
  return result;
 8008f90:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008f94:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8008f98:	6812      	ldr	r2, [r2, #0]
 8008f9a:	fab2 f282 	clz	r2, r2
 8008f9e:	b2d2      	uxtb	r2, r2
 8008fa0:	f042 0220 	orr.w	r2, r2, #32
 8008fa4:	b2d2      	uxtb	r2, r2
 8008fa6:	f002 021f 	and.w	r2, r2, #31
 8008faa:	2101      	movs	r1, #1
 8008fac:	fa01 f202 	lsl.w	r2, r1, r2
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d182      	bne.n	8008ebc <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008fb6:	4b3c      	ldr	r3, [pc, #240]	; (80090a8 <HAL_RCC_OscConfig+0xe38>)
 8008fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fba:	f023 020f 	bic.w	r2, r3, #15
 8008fbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008fc2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fca:	4937      	ldr	r1, [pc, #220]	; (80090a8 <HAL_RCC_OscConfig+0xe38>)
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	62cb      	str	r3, [r1, #44]	; 0x2c
 8008fd0:	4b35      	ldr	r3, [pc, #212]	; (80090a8 <HAL_RCC_OscConfig+0xe38>)
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8008fd8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008fdc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	6a19      	ldr	r1, [r3, #32]
 8008fe4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008fe8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	69db      	ldr	r3, [r3, #28]
 8008ff0:	430b      	orrs	r3, r1
 8008ff2:	492d      	ldr	r1, [pc, #180]	; (80090a8 <HAL_RCC_OscConfig+0xe38>)
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	604b      	str	r3, [r1, #4]
 8008ff8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ffc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8009000:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009004:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009006:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800900a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	fa93 f2a3 	rbit	r2, r3
 8009014:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009018:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800901c:	601a      	str	r2, [r3, #0]
  return result;
 800901e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009022:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8009026:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009028:	fab3 f383 	clz	r3, r3
 800902c:	b2db      	uxtb	r3, r3
 800902e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009032:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009036:	009b      	lsls	r3, r3, #2
 8009038:	461a      	mov	r2, r3
 800903a:	2301      	movs	r3, #1
 800903c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800903e:	f7fb fd87 	bl	8004b50 <HAL_GetTick>
 8009042:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009046:	e009      	b.n	800905c <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009048:	f7fb fd82 	bl	8004b50 <HAL_GetTick>
 800904c:	4602      	mov	r2, r0
 800904e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8009052:	1ad3      	subs	r3, r2, r3
 8009054:	2b02      	cmp	r3, #2
 8009056:	d901      	bls.n	800905c <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8009058:	2303      	movs	r3, #3
 800905a:	e156      	b.n	800930a <HAL_RCC_OscConfig+0x109a>
 800905c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009060:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8009064:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009068:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800906a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800906e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	fa93 f2a3 	rbit	r2, r3
 8009078:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800907c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8009080:	601a      	str	r2, [r3, #0]
  return result;
 8009082:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009086:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800908a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800908c:	fab3 f383 	clz	r3, r3
 8009090:	b2db      	uxtb	r3, r3
 8009092:	095b      	lsrs	r3, r3, #5
 8009094:	b2db      	uxtb	r3, r3
 8009096:	f043 0301 	orr.w	r3, r3, #1
 800909a:	b2db      	uxtb	r3, r3
 800909c:	2b01      	cmp	r3, #1
 800909e:	d105      	bne.n	80090ac <HAL_RCC_OscConfig+0xe3c>
 80090a0:	4b01      	ldr	r3, [pc, #4]	; (80090a8 <HAL_RCC_OscConfig+0xe38>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	e02a      	b.n	80090fc <HAL_RCC_OscConfig+0xe8c>
 80090a6:	bf00      	nop
 80090a8:	40021000 	.word	0x40021000
 80090ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80090b0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80090b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80090b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80090be:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	fa93 f2a3 	rbit	r2, r3
 80090c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80090cc:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80090d0:	601a      	str	r2, [r3, #0]
 80090d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80090d6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80090da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80090de:	601a      	str	r2, [r3, #0]
 80090e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80090e4:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	fa93 f2a3 	rbit	r2, r3
 80090ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80090f2:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80090f6:	601a      	str	r2, [r3, #0]
 80090f8:	4b86      	ldr	r3, [pc, #536]	; (8009314 <HAL_RCC_OscConfig+0x10a4>)
 80090fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090fc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009100:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8009104:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8009108:	6011      	str	r1, [r2, #0]
 800910a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800910e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8009112:	6812      	ldr	r2, [r2, #0]
 8009114:	fa92 f1a2 	rbit	r1, r2
 8009118:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800911c:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8009120:	6011      	str	r1, [r2, #0]
  return result;
 8009122:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009126:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 800912a:	6812      	ldr	r2, [r2, #0]
 800912c:	fab2 f282 	clz	r2, r2
 8009130:	b2d2      	uxtb	r2, r2
 8009132:	f042 0220 	orr.w	r2, r2, #32
 8009136:	b2d2      	uxtb	r2, r2
 8009138:	f002 021f 	and.w	r2, r2, #31
 800913c:	2101      	movs	r1, #1
 800913e:	fa01 f202 	lsl.w	r2, r1, r2
 8009142:	4013      	ands	r3, r2
 8009144:	2b00      	cmp	r3, #0
 8009146:	f43f af7f 	beq.w	8009048 <HAL_RCC_OscConfig+0xdd8>
 800914a:	e0dd      	b.n	8009308 <HAL_RCC_OscConfig+0x1098>
 800914c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009150:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8009154:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009158:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800915a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800915e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	fa93 f2a3 	rbit	r2, r3
 8009168:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800916c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8009170:	601a      	str	r2, [r3, #0]
  return result;
 8009172:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009176:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800917a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800917c:	fab3 f383 	clz	r3, r3
 8009180:	b2db      	uxtb	r3, r3
 8009182:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009186:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	461a      	mov	r2, r3
 800918e:	2300      	movs	r3, #0
 8009190:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009192:	f7fb fcdd 	bl	8004b50 <HAL_GetTick>
 8009196:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800919a:	e009      	b.n	80091b0 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800919c:	f7fb fcd8 	bl	8004b50 <HAL_GetTick>
 80091a0:	4602      	mov	r2, r0
 80091a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80091a6:	1ad3      	subs	r3, r2, r3
 80091a8:	2b02      	cmp	r3, #2
 80091aa:	d901      	bls.n	80091b0 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 80091ac:	2303      	movs	r3, #3
 80091ae:	e0ac      	b.n	800930a <HAL_RCC_OscConfig+0x109a>
 80091b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091b4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80091b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80091bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091c2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	fa93 f2a3 	rbit	r2, r3
 80091cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091d0:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80091d4:	601a      	str	r2, [r3, #0]
  return result;
 80091d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091da:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80091de:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80091e0:	fab3 f383 	clz	r3, r3
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	095b      	lsrs	r3, r3, #5
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	f043 0301 	orr.w	r3, r3, #1
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	d102      	bne.n	80091fa <HAL_RCC_OscConfig+0xf8a>
 80091f4:	4b47      	ldr	r3, [pc, #284]	; (8009314 <HAL_RCC_OscConfig+0x10a4>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	e027      	b.n	800924a <HAL_RCC_OscConfig+0xfda>
 80091fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091fe:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8009202:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009206:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009208:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800920c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	fa93 f2a3 	rbit	r2, r3
 8009216:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800921a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800921e:	601a      	str	r2, [r3, #0]
 8009220:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009224:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8009228:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800922c:	601a      	str	r2, [r3, #0]
 800922e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009232:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	fa93 f2a3 	rbit	r2, r3
 800923c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009240:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8009244:	601a      	str	r2, [r3, #0]
 8009246:	4b33      	ldr	r3, [pc, #204]	; (8009314 <HAL_RCC_OscConfig+0x10a4>)
 8009248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800924a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800924e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8009252:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8009256:	6011      	str	r1, [r2, #0]
 8009258:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800925c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8009260:	6812      	ldr	r2, [r2, #0]
 8009262:	fa92 f1a2 	rbit	r1, r2
 8009266:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800926a:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800926e:	6011      	str	r1, [r2, #0]
  return result;
 8009270:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009274:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8009278:	6812      	ldr	r2, [r2, #0]
 800927a:	fab2 f282 	clz	r2, r2
 800927e:	b2d2      	uxtb	r2, r2
 8009280:	f042 0220 	orr.w	r2, r2, #32
 8009284:	b2d2      	uxtb	r2, r2
 8009286:	f002 021f 	and.w	r2, r2, #31
 800928a:	2101      	movs	r1, #1
 800928c:	fa01 f202 	lsl.w	r2, r1, r2
 8009290:	4013      	ands	r3, r2
 8009292:	2b00      	cmp	r3, #0
 8009294:	d182      	bne.n	800919c <HAL_RCC_OscConfig+0xf2c>
 8009296:	e037      	b.n	8009308 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009298:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800929c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	699b      	ldr	r3, [r3, #24]
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d101      	bne.n	80092ac <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 80092a8:	2301      	movs	r3, #1
 80092aa:	e02e      	b.n	800930a <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80092ac:	4b19      	ldr	r3, [pc, #100]	; (8009314 <HAL_RCC_OscConfig+0x10a4>)
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80092b4:	4b17      	ldr	r3, [pc, #92]	; (8009314 <HAL_RCC_OscConfig+0x10a4>)
 80092b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092b8:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80092bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80092c0:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80092c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80092c8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	69db      	ldr	r3, [r3, #28]
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d117      	bne.n	8009304 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80092d4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80092d8:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80092dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80092e0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d10b      	bne.n	8009304 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80092ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80092f0:	f003 020f 	and.w	r2, r3, #15
 80092f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80092f8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8009300:	429a      	cmp	r2, r3
 8009302:	d001      	beq.n	8009308 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8009304:	2301      	movs	r3, #1
 8009306:	e000      	b.n	800930a <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8009308:	2300      	movs	r3, #0
}
 800930a:	4618      	mov	r0, r3
 800930c:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}
 8009314:	40021000 	.word	0x40021000

08009318 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b09e      	sub	sp, #120	; 0x78
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8009322:	2300      	movs	r3, #0
 8009324:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d101      	bne.n	8009330 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800932c:	2301      	movs	r3, #1
 800932e:	e162      	b.n	80095f6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009330:	4b90      	ldr	r3, [pc, #576]	; (8009574 <HAL_RCC_ClockConfig+0x25c>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f003 0307 	and.w	r3, r3, #7
 8009338:	683a      	ldr	r2, [r7, #0]
 800933a:	429a      	cmp	r2, r3
 800933c:	d910      	bls.n	8009360 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800933e:	4b8d      	ldr	r3, [pc, #564]	; (8009574 <HAL_RCC_ClockConfig+0x25c>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f023 0207 	bic.w	r2, r3, #7
 8009346:	498b      	ldr	r1, [pc, #556]	; (8009574 <HAL_RCC_ClockConfig+0x25c>)
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	4313      	orrs	r3, r2
 800934c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800934e:	4b89      	ldr	r3, [pc, #548]	; (8009574 <HAL_RCC_ClockConfig+0x25c>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f003 0307 	and.w	r3, r3, #7
 8009356:	683a      	ldr	r2, [r7, #0]
 8009358:	429a      	cmp	r2, r3
 800935a:	d001      	beq.n	8009360 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	e14a      	b.n	80095f6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f003 0302 	and.w	r3, r3, #2
 8009368:	2b00      	cmp	r3, #0
 800936a:	d008      	beq.n	800937e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800936c:	4b82      	ldr	r3, [pc, #520]	; (8009578 <HAL_RCC_ClockConfig+0x260>)
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	497f      	ldr	r1, [pc, #508]	; (8009578 <HAL_RCC_ClockConfig+0x260>)
 800937a:	4313      	orrs	r3, r2
 800937c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f003 0301 	and.w	r3, r3, #1
 8009386:	2b00      	cmp	r3, #0
 8009388:	f000 80dc 	beq.w	8009544 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	685b      	ldr	r3, [r3, #4]
 8009390:	2b01      	cmp	r3, #1
 8009392:	d13c      	bne.n	800940e <HAL_RCC_ClockConfig+0xf6>
 8009394:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009398:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800939a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800939c:	fa93 f3a3 	rbit	r3, r3
 80093a0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80093a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80093a4:	fab3 f383 	clz	r3, r3
 80093a8:	b2db      	uxtb	r3, r3
 80093aa:	095b      	lsrs	r3, r3, #5
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	f043 0301 	orr.w	r3, r3, #1
 80093b2:	b2db      	uxtb	r3, r3
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	d102      	bne.n	80093be <HAL_RCC_ClockConfig+0xa6>
 80093b8:	4b6f      	ldr	r3, [pc, #444]	; (8009578 <HAL_RCC_ClockConfig+0x260>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	e00f      	b.n	80093de <HAL_RCC_ClockConfig+0xc6>
 80093be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80093c2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80093c6:	fa93 f3a3 	rbit	r3, r3
 80093ca:	667b      	str	r3, [r7, #100]	; 0x64
 80093cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80093d0:	663b      	str	r3, [r7, #96]	; 0x60
 80093d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80093d4:	fa93 f3a3 	rbit	r3, r3
 80093d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80093da:	4b67      	ldr	r3, [pc, #412]	; (8009578 <HAL_RCC_ClockConfig+0x260>)
 80093dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80093e2:	65ba      	str	r2, [r7, #88]	; 0x58
 80093e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80093e6:	fa92 f2a2 	rbit	r2, r2
 80093ea:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80093ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80093ee:	fab2 f282 	clz	r2, r2
 80093f2:	b2d2      	uxtb	r2, r2
 80093f4:	f042 0220 	orr.w	r2, r2, #32
 80093f8:	b2d2      	uxtb	r2, r2
 80093fa:	f002 021f 	and.w	r2, r2, #31
 80093fe:	2101      	movs	r1, #1
 8009400:	fa01 f202 	lsl.w	r2, r1, r2
 8009404:	4013      	ands	r3, r2
 8009406:	2b00      	cmp	r3, #0
 8009408:	d17b      	bne.n	8009502 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800940a:	2301      	movs	r3, #1
 800940c:	e0f3      	b.n	80095f6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	685b      	ldr	r3, [r3, #4]
 8009412:	2b02      	cmp	r3, #2
 8009414:	d13c      	bne.n	8009490 <HAL_RCC_ClockConfig+0x178>
 8009416:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800941a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800941c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800941e:	fa93 f3a3 	rbit	r3, r3
 8009422:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8009424:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009426:	fab3 f383 	clz	r3, r3
 800942a:	b2db      	uxtb	r3, r3
 800942c:	095b      	lsrs	r3, r3, #5
 800942e:	b2db      	uxtb	r3, r3
 8009430:	f043 0301 	orr.w	r3, r3, #1
 8009434:	b2db      	uxtb	r3, r3
 8009436:	2b01      	cmp	r3, #1
 8009438:	d102      	bne.n	8009440 <HAL_RCC_ClockConfig+0x128>
 800943a:	4b4f      	ldr	r3, [pc, #316]	; (8009578 <HAL_RCC_ClockConfig+0x260>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	e00f      	b.n	8009460 <HAL_RCC_ClockConfig+0x148>
 8009440:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009444:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009446:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009448:	fa93 f3a3 	rbit	r3, r3
 800944c:	647b      	str	r3, [r7, #68]	; 0x44
 800944e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009452:	643b      	str	r3, [r7, #64]	; 0x40
 8009454:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009456:	fa93 f3a3 	rbit	r3, r3
 800945a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800945c:	4b46      	ldr	r3, [pc, #280]	; (8009578 <HAL_RCC_ClockConfig+0x260>)
 800945e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009460:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009464:	63ba      	str	r2, [r7, #56]	; 0x38
 8009466:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009468:	fa92 f2a2 	rbit	r2, r2
 800946c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800946e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009470:	fab2 f282 	clz	r2, r2
 8009474:	b2d2      	uxtb	r2, r2
 8009476:	f042 0220 	orr.w	r2, r2, #32
 800947a:	b2d2      	uxtb	r2, r2
 800947c:	f002 021f 	and.w	r2, r2, #31
 8009480:	2101      	movs	r1, #1
 8009482:	fa01 f202 	lsl.w	r2, r1, r2
 8009486:	4013      	ands	r3, r2
 8009488:	2b00      	cmp	r3, #0
 800948a:	d13a      	bne.n	8009502 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800948c:	2301      	movs	r3, #1
 800948e:	e0b2      	b.n	80095f6 <HAL_RCC_ClockConfig+0x2de>
 8009490:	2302      	movs	r3, #2
 8009492:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009496:	fa93 f3a3 	rbit	r3, r3
 800949a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800949c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800949e:	fab3 f383 	clz	r3, r3
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	095b      	lsrs	r3, r3, #5
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	f043 0301 	orr.w	r3, r3, #1
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d102      	bne.n	80094b8 <HAL_RCC_ClockConfig+0x1a0>
 80094b2:	4b31      	ldr	r3, [pc, #196]	; (8009578 <HAL_RCC_ClockConfig+0x260>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	e00d      	b.n	80094d4 <HAL_RCC_ClockConfig+0x1bc>
 80094b8:	2302      	movs	r3, #2
 80094ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094be:	fa93 f3a3 	rbit	r3, r3
 80094c2:	627b      	str	r3, [r7, #36]	; 0x24
 80094c4:	2302      	movs	r3, #2
 80094c6:	623b      	str	r3, [r7, #32]
 80094c8:	6a3b      	ldr	r3, [r7, #32]
 80094ca:	fa93 f3a3 	rbit	r3, r3
 80094ce:	61fb      	str	r3, [r7, #28]
 80094d0:	4b29      	ldr	r3, [pc, #164]	; (8009578 <HAL_RCC_ClockConfig+0x260>)
 80094d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d4:	2202      	movs	r2, #2
 80094d6:	61ba      	str	r2, [r7, #24]
 80094d8:	69ba      	ldr	r2, [r7, #24]
 80094da:	fa92 f2a2 	rbit	r2, r2
 80094de:	617a      	str	r2, [r7, #20]
  return result;
 80094e0:	697a      	ldr	r2, [r7, #20]
 80094e2:	fab2 f282 	clz	r2, r2
 80094e6:	b2d2      	uxtb	r2, r2
 80094e8:	f042 0220 	orr.w	r2, r2, #32
 80094ec:	b2d2      	uxtb	r2, r2
 80094ee:	f002 021f 	and.w	r2, r2, #31
 80094f2:	2101      	movs	r1, #1
 80094f4:	fa01 f202 	lsl.w	r2, r1, r2
 80094f8:	4013      	ands	r3, r2
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d101      	bne.n	8009502 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80094fe:	2301      	movs	r3, #1
 8009500:	e079      	b.n	80095f6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009502:	4b1d      	ldr	r3, [pc, #116]	; (8009578 <HAL_RCC_ClockConfig+0x260>)
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	f023 0203 	bic.w	r2, r3, #3
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	491a      	ldr	r1, [pc, #104]	; (8009578 <HAL_RCC_ClockConfig+0x260>)
 8009510:	4313      	orrs	r3, r2
 8009512:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009514:	f7fb fb1c 	bl	8004b50 <HAL_GetTick>
 8009518:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800951a:	e00a      	b.n	8009532 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800951c:	f7fb fb18 	bl	8004b50 <HAL_GetTick>
 8009520:	4602      	mov	r2, r0
 8009522:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009524:	1ad3      	subs	r3, r2, r3
 8009526:	f241 3288 	movw	r2, #5000	; 0x1388
 800952a:	4293      	cmp	r3, r2
 800952c:	d901      	bls.n	8009532 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800952e:	2303      	movs	r3, #3
 8009530:	e061      	b.n	80095f6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009532:	4b11      	ldr	r3, [pc, #68]	; (8009578 <HAL_RCC_ClockConfig+0x260>)
 8009534:	685b      	ldr	r3, [r3, #4]
 8009536:	f003 020c 	and.w	r2, r3, #12
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	009b      	lsls	r3, r3, #2
 8009540:	429a      	cmp	r2, r3
 8009542:	d1eb      	bne.n	800951c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009544:	4b0b      	ldr	r3, [pc, #44]	; (8009574 <HAL_RCC_ClockConfig+0x25c>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f003 0307 	and.w	r3, r3, #7
 800954c:	683a      	ldr	r2, [r7, #0]
 800954e:	429a      	cmp	r2, r3
 8009550:	d214      	bcs.n	800957c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009552:	4b08      	ldr	r3, [pc, #32]	; (8009574 <HAL_RCC_ClockConfig+0x25c>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f023 0207 	bic.w	r2, r3, #7
 800955a:	4906      	ldr	r1, [pc, #24]	; (8009574 <HAL_RCC_ClockConfig+0x25c>)
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	4313      	orrs	r3, r2
 8009560:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009562:	4b04      	ldr	r3, [pc, #16]	; (8009574 <HAL_RCC_ClockConfig+0x25c>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f003 0307 	and.w	r3, r3, #7
 800956a:	683a      	ldr	r2, [r7, #0]
 800956c:	429a      	cmp	r2, r3
 800956e:	d005      	beq.n	800957c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8009570:	2301      	movs	r3, #1
 8009572:	e040      	b.n	80095f6 <HAL_RCC_ClockConfig+0x2de>
 8009574:	40022000 	.word	0x40022000
 8009578:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f003 0304 	and.w	r3, r3, #4
 8009584:	2b00      	cmp	r3, #0
 8009586:	d008      	beq.n	800959a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009588:	4b1d      	ldr	r3, [pc, #116]	; (8009600 <HAL_RCC_ClockConfig+0x2e8>)
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	68db      	ldr	r3, [r3, #12]
 8009594:	491a      	ldr	r1, [pc, #104]	; (8009600 <HAL_RCC_ClockConfig+0x2e8>)
 8009596:	4313      	orrs	r3, r2
 8009598:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f003 0308 	and.w	r3, r3, #8
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d009      	beq.n	80095ba <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80095a6:	4b16      	ldr	r3, [pc, #88]	; (8009600 <HAL_RCC_ClockConfig+0x2e8>)
 80095a8:	685b      	ldr	r3, [r3, #4]
 80095aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	691b      	ldr	r3, [r3, #16]
 80095b2:	00db      	lsls	r3, r3, #3
 80095b4:	4912      	ldr	r1, [pc, #72]	; (8009600 <HAL_RCC_ClockConfig+0x2e8>)
 80095b6:	4313      	orrs	r3, r2
 80095b8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80095ba:	f000 f829 	bl	8009610 <HAL_RCC_GetSysClockFreq>
 80095be:	4601      	mov	r1, r0
 80095c0:	4b0f      	ldr	r3, [pc, #60]	; (8009600 <HAL_RCC_ClockConfig+0x2e8>)
 80095c2:	685b      	ldr	r3, [r3, #4]
 80095c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80095c8:	22f0      	movs	r2, #240	; 0xf0
 80095ca:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095cc:	693a      	ldr	r2, [r7, #16]
 80095ce:	fa92 f2a2 	rbit	r2, r2
 80095d2:	60fa      	str	r2, [r7, #12]
  return result;
 80095d4:	68fa      	ldr	r2, [r7, #12]
 80095d6:	fab2 f282 	clz	r2, r2
 80095da:	b2d2      	uxtb	r2, r2
 80095dc:	40d3      	lsrs	r3, r2
 80095de:	4a09      	ldr	r2, [pc, #36]	; (8009604 <HAL_RCC_ClockConfig+0x2ec>)
 80095e0:	5cd3      	ldrb	r3, [r2, r3]
 80095e2:	fa21 f303 	lsr.w	r3, r1, r3
 80095e6:	4a08      	ldr	r2, [pc, #32]	; (8009608 <HAL_RCC_ClockConfig+0x2f0>)
 80095e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80095ea:	4b08      	ldr	r3, [pc, #32]	; (800960c <HAL_RCC_ClockConfig+0x2f4>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4618      	mov	r0, r3
 80095f0:	f7fb fa6a 	bl	8004ac8 <HAL_InitTick>
  
  return HAL_OK;
 80095f4:	2300      	movs	r3, #0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3778      	adds	r7, #120	; 0x78
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
 80095fe:	bf00      	nop
 8009600:	40021000 	.word	0x40021000
 8009604:	08013d5c 	.word	0x08013d5c
 8009608:	2000000c 	.word	0x2000000c
 800960c:	20000010 	.word	0x20000010

08009610 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009610:	b480      	push	{r7}
 8009612:	b08b      	sub	sp, #44	; 0x2c
 8009614:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8009616:	2300      	movs	r3, #0
 8009618:	61fb      	str	r3, [r7, #28]
 800961a:	2300      	movs	r3, #0
 800961c:	61bb      	str	r3, [r7, #24]
 800961e:	2300      	movs	r3, #0
 8009620:	627b      	str	r3, [r7, #36]	; 0x24
 8009622:	2300      	movs	r3, #0
 8009624:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8009626:	2300      	movs	r3, #0
 8009628:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800962a:	4b2a      	ldr	r3, [pc, #168]	; (80096d4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800962c:	685b      	ldr	r3, [r3, #4]
 800962e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8009630:	69fb      	ldr	r3, [r7, #28]
 8009632:	f003 030c 	and.w	r3, r3, #12
 8009636:	2b04      	cmp	r3, #4
 8009638:	d002      	beq.n	8009640 <HAL_RCC_GetSysClockFreq+0x30>
 800963a:	2b08      	cmp	r3, #8
 800963c:	d003      	beq.n	8009646 <HAL_RCC_GetSysClockFreq+0x36>
 800963e:	e03f      	b.n	80096c0 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009640:	4b25      	ldr	r3, [pc, #148]	; (80096d8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8009642:	623b      	str	r3, [r7, #32]
      break;
 8009644:	e03f      	b.n	80096c6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8009646:	69fb      	ldr	r3, [r7, #28]
 8009648:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800964c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8009650:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009652:	68ba      	ldr	r2, [r7, #8]
 8009654:	fa92 f2a2 	rbit	r2, r2
 8009658:	607a      	str	r2, [r7, #4]
  return result;
 800965a:	687a      	ldr	r2, [r7, #4]
 800965c:	fab2 f282 	clz	r2, r2
 8009660:	b2d2      	uxtb	r2, r2
 8009662:	40d3      	lsrs	r3, r2
 8009664:	4a1d      	ldr	r2, [pc, #116]	; (80096dc <HAL_RCC_GetSysClockFreq+0xcc>)
 8009666:	5cd3      	ldrb	r3, [r2, r3]
 8009668:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800966a:	4b1a      	ldr	r3, [pc, #104]	; (80096d4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800966c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800966e:	f003 030f 	and.w	r3, r3, #15
 8009672:	220f      	movs	r2, #15
 8009674:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009676:	693a      	ldr	r2, [r7, #16]
 8009678:	fa92 f2a2 	rbit	r2, r2
 800967c:	60fa      	str	r2, [r7, #12]
  return result;
 800967e:	68fa      	ldr	r2, [r7, #12]
 8009680:	fab2 f282 	clz	r2, r2
 8009684:	b2d2      	uxtb	r2, r2
 8009686:	40d3      	lsrs	r3, r2
 8009688:	4a15      	ldr	r2, [pc, #84]	; (80096e0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800968a:	5cd3      	ldrb	r3, [r2, r3]
 800968c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800968e:	69fb      	ldr	r3, [r7, #28]
 8009690:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009694:	2b00      	cmp	r3, #0
 8009696:	d008      	beq.n	80096aa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8009698:	4a0f      	ldr	r2, [pc, #60]	; (80096d8 <HAL_RCC_GetSysClockFreq+0xc8>)
 800969a:	69bb      	ldr	r3, [r7, #24]
 800969c:	fbb2 f2f3 	udiv	r2, r2, r3
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	fb02 f303 	mul.w	r3, r2, r3
 80096a6:	627b      	str	r3, [r7, #36]	; 0x24
 80096a8:	e007      	b.n	80096ba <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80096aa:	4a0b      	ldr	r2, [pc, #44]	; (80096d8 <HAL_RCC_GetSysClockFreq+0xc8>)
 80096ac:	69bb      	ldr	r3, [r7, #24]
 80096ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	fb02 f303 	mul.w	r3, r2, r3
 80096b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80096ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096bc:	623b      	str	r3, [r7, #32]
      break;
 80096be:	e002      	b.n	80096c6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80096c0:	4b05      	ldr	r3, [pc, #20]	; (80096d8 <HAL_RCC_GetSysClockFreq+0xc8>)
 80096c2:	623b      	str	r3, [r7, #32]
      break;
 80096c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80096c6:	6a3b      	ldr	r3, [r7, #32]
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	372c      	adds	r7, #44	; 0x2c
 80096cc:	46bd      	mov	sp, r7
 80096ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d2:	4770      	bx	lr
 80096d4:	40021000 	.word	0x40021000
 80096d8:	007a1200 	.word	0x007a1200
 80096dc:	08013d74 	.word	0x08013d74
 80096e0:	08013d84 	.word	0x08013d84

080096e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80096e4:	b480      	push	{r7}
 80096e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80096e8:	4b03      	ldr	r3, [pc, #12]	; (80096f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80096ea:	681b      	ldr	r3, [r3, #0]
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	46bd      	mov	sp, r7
 80096f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f4:	4770      	bx	lr
 80096f6:	bf00      	nop
 80096f8:	2000000c 	.word	0x2000000c

080096fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b082      	sub	sp, #8
 8009700:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8009702:	f7ff ffef 	bl	80096e4 <HAL_RCC_GetHCLKFreq>
 8009706:	4601      	mov	r1, r0
 8009708:	4b0b      	ldr	r3, [pc, #44]	; (8009738 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009710:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8009714:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009716:	687a      	ldr	r2, [r7, #4]
 8009718:	fa92 f2a2 	rbit	r2, r2
 800971c:	603a      	str	r2, [r7, #0]
  return result;
 800971e:	683a      	ldr	r2, [r7, #0]
 8009720:	fab2 f282 	clz	r2, r2
 8009724:	b2d2      	uxtb	r2, r2
 8009726:	40d3      	lsrs	r3, r2
 8009728:	4a04      	ldr	r2, [pc, #16]	; (800973c <HAL_RCC_GetPCLK1Freq+0x40>)
 800972a:	5cd3      	ldrb	r3, [r2, r3]
 800972c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8009730:	4618      	mov	r0, r3
 8009732:	3708      	adds	r7, #8
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}
 8009738:	40021000 	.word	0x40021000
 800973c:	08013d6c 	.word	0x08013d6c

08009740 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b082      	sub	sp, #8
 8009744:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8009746:	f7ff ffcd 	bl	80096e4 <HAL_RCC_GetHCLKFreq>
 800974a:	4601      	mov	r1, r0
 800974c:	4b0b      	ldr	r3, [pc, #44]	; (800977c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8009754:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009758:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800975a:	687a      	ldr	r2, [r7, #4]
 800975c:	fa92 f2a2 	rbit	r2, r2
 8009760:	603a      	str	r2, [r7, #0]
  return result;
 8009762:	683a      	ldr	r2, [r7, #0]
 8009764:	fab2 f282 	clz	r2, r2
 8009768:	b2d2      	uxtb	r2, r2
 800976a:	40d3      	lsrs	r3, r2
 800976c:	4a04      	ldr	r2, [pc, #16]	; (8009780 <HAL_RCC_GetPCLK2Freq+0x40>)
 800976e:	5cd3      	ldrb	r3, [r2, r3]
 8009770:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8009774:	4618      	mov	r0, r3
 8009776:	3708      	adds	r7, #8
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}
 800977c:	40021000 	.word	0x40021000
 8009780:	08013d6c 	.word	0x08013d6c

08009784 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b092      	sub	sp, #72	; 0x48
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800978c:	2300      	movs	r3, #0
 800978e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8009790:	2300      	movs	r3, #0
 8009792:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8009794:	2300      	movs	r3, #0
 8009796:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	f000 80d4 	beq.w	8009950 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80097a8:	4b4e      	ldr	r3, [pc, #312]	; (80098e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80097aa:	69db      	ldr	r3, [r3, #28]
 80097ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d10e      	bne.n	80097d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80097b4:	4b4b      	ldr	r3, [pc, #300]	; (80098e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80097b6:	69db      	ldr	r3, [r3, #28]
 80097b8:	4a4a      	ldr	r2, [pc, #296]	; (80098e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80097ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80097be:	61d3      	str	r3, [r2, #28]
 80097c0:	4b48      	ldr	r3, [pc, #288]	; (80098e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80097c2:	69db      	ldr	r3, [r3, #28]
 80097c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80097c8:	60bb      	str	r3, [r7, #8]
 80097ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80097cc:	2301      	movs	r3, #1
 80097ce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80097d2:	4b45      	ldr	r3, [pc, #276]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d118      	bne.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80097de:	4b42      	ldr	r3, [pc, #264]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4a41      	ldr	r2, [pc, #260]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80097e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80097e8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80097ea:	f7fb f9b1 	bl	8004b50 <HAL_GetTick>
 80097ee:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80097f0:	e008      	b.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80097f2:	f7fb f9ad 	bl	8004b50 <HAL_GetTick>
 80097f6:	4602      	mov	r2, r0
 80097f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097fa:	1ad3      	subs	r3, r2, r3
 80097fc:	2b64      	cmp	r3, #100	; 0x64
 80097fe:	d901      	bls.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8009800:	2303      	movs	r3, #3
 8009802:	e1d6      	b.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009804:	4b38      	ldr	r3, [pc, #224]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800980c:	2b00      	cmp	r3, #0
 800980e:	d0f0      	beq.n	80097f2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009810:	4b34      	ldr	r3, [pc, #208]	; (80098e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009812:	6a1b      	ldr	r3, [r3, #32]
 8009814:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009818:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800981a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800981c:	2b00      	cmp	r3, #0
 800981e:	f000 8084 	beq.w	800992a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800982a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800982c:	429a      	cmp	r2, r3
 800982e:	d07c      	beq.n	800992a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009830:	4b2c      	ldr	r3, [pc, #176]	; (80098e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009832:	6a1b      	ldr	r3, [r3, #32]
 8009834:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009838:	63fb      	str	r3, [r7, #60]	; 0x3c
 800983a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800983e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009842:	fa93 f3a3 	rbit	r3, r3
 8009846:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8009848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800984a:	fab3 f383 	clz	r3, r3
 800984e:	b2db      	uxtb	r3, r3
 8009850:	461a      	mov	r2, r3
 8009852:	4b26      	ldr	r3, [pc, #152]	; (80098ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009854:	4413      	add	r3, r2
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	461a      	mov	r2, r3
 800985a:	2301      	movs	r3, #1
 800985c:	6013      	str	r3, [r2, #0]
 800985e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009862:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009866:	fa93 f3a3 	rbit	r3, r3
 800986a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800986c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800986e:	fab3 f383 	clz	r3, r3
 8009872:	b2db      	uxtb	r3, r3
 8009874:	461a      	mov	r2, r3
 8009876:	4b1d      	ldr	r3, [pc, #116]	; (80098ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009878:	4413      	add	r3, r2
 800987a:	009b      	lsls	r3, r3, #2
 800987c:	461a      	mov	r2, r3
 800987e:	2300      	movs	r3, #0
 8009880:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8009882:	4a18      	ldr	r2, [pc, #96]	; (80098e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009884:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009886:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009888:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800988a:	f003 0301 	and.w	r3, r3, #1
 800988e:	2b00      	cmp	r3, #0
 8009890:	d04b      	beq.n	800992a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009892:	f7fb f95d 	bl	8004b50 <HAL_GetTick>
 8009896:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009898:	e00a      	b.n	80098b0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800989a:	f7fb f959 	bl	8004b50 <HAL_GetTick>
 800989e:	4602      	mov	r2, r0
 80098a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80098a2:	1ad3      	subs	r3, r2, r3
 80098a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d901      	bls.n	80098b0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80098ac:	2303      	movs	r3, #3
 80098ae:	e180      	b.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80098b0:	2302      	movs	r3, #2
 80098b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098b6:	fa93 f3a3 	rbit	r3, r3
 80098ba:	627b      	str	r3, [r7, #36]	; 0x24
 80098bc:	2302      	movs	r3, #2
 80098be:	623b      	str	r3, [r7, #32]
 80098c0:	6a3b      	ldr	r3, [r7, #32]
 80098c2:	fa93 f3a3 	rbit	r3, r3
 80098c6:	61fb      	str	r3, [r7, #28]
  return result;
 80098c8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80098ca:	fab3 f383 	clz	r3, r3
 80098ce:	b2db      	uxtb	r3, r3
 80098d0:	095b      	lsrs	r3, r3, #5
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	f043 0302 	orr.w	r3, r3, #2
 80098d8:	b2db      	uxtb	r3, r3
 80098da:	2b02      	cmp	r3, #2
 80098dc:	d108      	bne.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80098de:	4b01      	ldr	r3, [pc, #4]	; (80098e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80098e0:	6a1b      	ldr	r3, [r3, #32]
 80098e2:	e00d      	b.n	8009900 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80098e4:	40021000 	.word	0x40021000
 80098e8:	40007000 	.word	0x40007000
 80098ec:	10908100 	.word	0x10908100
 80098f0:	2302      	movs	r3, #2
 80098f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098f4:	69bb      	ldr	r3, [r7, #24]
 80098f6:	fa93 f3a3 	rbit	r3, r3
 80098fa:	617b      	str	r3, [r7, #20]
 80098fc:	4b9a      	ldr	r3, [pc, #616]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80098fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009900:	2202      	movs	r2, #2
 8009902:	613a      	str	r2, [r7, #16]
 8009904:	693a      	ldr	r2, [r7, #16]
 8009906:	fa92 f2a2 	rbit	r2, r2
 800990a:	60fa      	str	r2, [r7, #12]
  return result;
 800990c:	68fa      	ldr	r2, [r7, #12]
 800990e:	fab2 f282 	clz	r2, r2
 8009912:	b2d2      	uxtb	r2, r2
 8009914:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009918:	b2d2      	uxtb	r2, r2
 800991a:	f002 021f 	and.w	r2, r2, #31
 800991e:	2101      	movs	r1, #1
 8009920:	fa01 f202 	lsl.w	r2, r1, r2
 8009924:	4013      	ands	r3, r2
 8009926:	2b00      	cmp	r3, #0
 8009928:	d0b7      	beq.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800992a:	4b8f      	ldr	r3, [pc, #572]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800992c:	6a1b      	ldr	r3, [r3, #32]
 800992e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	685b      	ldr	r3, [r3, #4]
 8009936:	498c      	ldr	r1, [pc, #560]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009938:	4313      	orrs	r3, r2
 800993a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800993c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009940:	2b01      	cmp	r3, #1
 8009942:	d105      	bne.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009944:	4b88      	ldr	r3, [pc, #544]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009946:	69db      	ldr	r3, [r3, #28]
 8009948:	4a87      	ldr	r2, [pc, #540]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800994a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800994e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f003 0301 	and.w	r3, r3, #1
 8009958:	2b00      	cmp	r3, #0
 800995a:	d008      	beq.n	800996e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800995c:	4b82      	ldr	r3, [pc, #520]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800995e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009960:	f023 0203 	bic.w	r2, r3, #3
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	497f      	ldr	r1, [pc, #508]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800996a:	4313      	orrs	r3, r2
 800996c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f003 0302 	and.w	r3, r3, #2
 8009976:	2b00      	cmp	r3, #0
 8009978:	d008      	beq.n	800998c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800997a:	4b7b      	ldr	r3, [pc, #492]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800997c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800997e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	68db      	ldr	r3, [r3, #12]
 8009986:	4978      	ldr	r1, [pc, #480]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009988:	4313      	orrs	r3, r2
 800998a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f003 0304 	and.w	r3, r3, #4
 8009994:	2b00      	cmp	r3, #0
 8009996:	d008      	beq.n	80099aa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009998:	4b73      	ldr	r3, [pc, #460]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800999a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800999c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	691b      	ldr	r3, [r3, #16]
 80099a4:	4970      	ldr	r1, [pc, #448]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099a6:	4313      	orrs	r3, r2
 80099a8:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f003 0320 	and.w	r3, r3, #32
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d008      	beq.n	80099c8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80099b6:	4b6c      	ldr	r3, [pc, #432]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099ba:	f023 0210 	bic.w	r2, r3, #16
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	69db      	ldr	r3, [r3, #28]
 80099c2:	4969      	ldr	r1, [pc, #420]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099c4:	4313      	orrs	r3, r2
 80099c6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d008      	beq.n	80099e6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80099d4:	4b64      	ldr	r3, [pc, #400]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099e0:	4961      	ldr	r1, [pc, #388]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099e2:	4313      	orrs	r3, r2
 80099e4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d008      	beq.n	8009a04 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80099f2:	4b5d      	ldr	r3, [pc, #372]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80099f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099f6:	f023 0220 	bic.w	r2, r3, #32
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6a1b      	ldr	r3, [r3, #32]
 80099fe:	495a      	ldr	r1, [pc, #360]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a00:	4313      	orrs	r3, r2
 8009a02:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d008      	beq.n	8009a22 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009a10:	4b55      	ldr	r3, [pc, #340]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a14:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a1c:	4952      	ldr	r1, [pc, #328]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f003 0308 	and.w	r3, r3, #8
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d008      	beq.n	8009a40 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009a2e:	4b4e      	ldr	r3, [pc, #312]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a32:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	695b      	ldr	r3, [r3, #20]
 8009a3a:	494b      	ldr	r1, [pc, #300]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f003 0310 	and.w	r3, r3, #16
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d008      	beq.n	8009a5e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009a4c:	4b46      	ldr	r3, [pc, #280]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a50:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	699b      	ldr	r3, [r3, #24]
 8009a58:	4943      	ldr	r1, [pc, #268]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d008      	beq.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009a6a:	4b3f      	ldr	r3, [pc, #252]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a76:	493c      	ldr	r1, [pc, #240]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a78:	4313      	orrs	r3, r2
 8009a7a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d008      	beq.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009a88:	4b37      	ldr	r3, [pc, #220]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a8c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a94:	4934      	ldr	r1, [pc, #208]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009a96:	4313      	orrs	r3, r2
 8009a98:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d008      	beq.n	8009ab8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8009aa6:	4b30      	ldr	r3, [pc, #192]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aaa:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ab2:	492d      	ldr	r1, [pc, #180]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d008      	beq.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8009ac4:	4b28      	ldr	r3, [pc, #160]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ac8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ad0:	4925      	ldr	r1, [pc, #148]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d008      	beq.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8009ae2:	4b21      	ldr	r3, [pc, #132]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ae6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009aee:	491e      	ldr	r1, [pc, #120]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009af0:	4313      	orrs	r3, r2
 8009af2:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d008      	beq.n	8009b12 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8009b00:	4b19      	ldr	r3, [pc, #100]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b04:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b0c:	4916      	ldr	r1, [pc, #88]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d008      	beq.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8009b1e:	4b12      	ldr	r3, [pc, #72]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b22:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b2a:	490f      	ldr	r1, [pc, #60]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b2c:	4313      	orrs	r3, r2
 8009b2e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d008      	beq.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8009b3c:	4b0a      	ldr	r3, [pc, #40]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b40:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b48:	4907      	ldr	r1, [pc, #28]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b4a:	4313      	orrs	r3, r2
 8009b4c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d00c      	beq.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8009b5a:	4b03      	ldr	r3, [pc, #12]	; (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b5e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	e002      	b.n	8009b6c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8009b66:	bf00      	nop
 8009b68:	40021000 	.word	0x40021000
 8009b6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b6e:	4913      	ldr	r1, [pc, #76]	; (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009b70:	4313      	orrs	r3, r2
 8009b72:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d008      	beq.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8009b80:	4b0e      	ldr	r3, [pc, #56]	; (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b84:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b8c:	490b      	ldr	r1, [pc, #44]	; (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009b8e:	4313      	orrs	r3, r2
 8009b90:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d008      	beq.n	8009bb0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8009b9e:	4b07      	ldr	r3, [pc, #28]	; (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ba2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009baa:	4904      	ldr	r1, [pc, #16]	; (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009bac:	4313      	orrs	r3, r2
 8009bae:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3748      	adds	r7, #72	; 0x48
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}
 8009bba:	bf00      	nop
 8009bbc:	40021000 	.word	0x40021000

08009bc0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d101      	bne.n	8009bd2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009bce:	2301      	movs	r3, #1
 8009bd0:	e09d      	b.n	8009d0e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d108      	bne.n	8009bec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	685b      	ldr	r3, [r3, #4]
 8009bde:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009be2:	d009      	beq.n	8009bf8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2200      	movs	r2, #0
 8009be8:	61da      	str	r2, [r3, #28]
 8009bea:	e005      	b.n	8009bf8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d106      	bne.n	8009c18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f7fa fbbe 	bl	8004394 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2202      	movs	r2, #2
 8009c1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	681a      	ldr	r2, [r3, #0]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c2e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	68db      	ldr	r3, [r3, #12]
 8009c34:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009c38:	d902      	bls.n	8009c40 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	60fb      	str	r3, [r7, #12]
 8009c3e:	e002      	b.n	8009c46 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009c40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009c44:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009c4e:	d007      	beq.n	8009c60 <HAL_SPI_Init+0xa0>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	68db      	ldr	r3, [r3, #12]
 8009c54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009c58:	d002      	beq.n	8009c60 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	685b      	ldr	r3, [r3, #4]
 8009c64:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009c70:	431a      	orrs	r2, r3
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	691b      	ldr	r3, [r3, #16]
 8009c76:	f003 0302 	and.w	r3, r3, #2
 8009c7a:	431a      	orrs	r2, r3
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	695b      	ldr	r3, [r3, #20]
 8009c80:	f003 0301 	and.w	r3, r3, #1
 8009c84:	431a      	orrs	r2, r3
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	699b      	ldr	r3, [r3, #24]
 8009c8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009c8e:	431a      	orrs	r2, r3
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	69db      	ldr	r3, [r3, #28]
 8009c94:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009c98:	431a      	orrs	r2, r3
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6a1b      	ldr	r3, [r3, #32]
 8009c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ca2:	ea42 0103 	orr.w	r1, r2, r3
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009caa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	430a      	orrs	r2, r1
 8009cb4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	699b      	ldr	r3, [r3, #24]
 8009cba:	0c1b      	lsrs	r3, r3, #16
 8009cbc:	f003 0204 	and.w	r2, r3, #4
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cc4:	f003 0310 	and.w	r3, r3, #16
 8009cc8:	431a      	orrs	r2, r3
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cce:	f003 0308 	and.w	r3, r3, #8
 8009cd2:	431a      	orrs	r2, r3
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	68db      	ldr	r3, [r3, #12]
 8009cd8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009cdc:	ea42 0103 	orr.w	r1, r2, r3
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	430a      	orrs	r2, r1
 8009cec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	69da      	ldr	r2, [r3, #28]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009cfc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2200      	movs	r2, #0
 8009d02:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2201      	movs	r2, #1
 8009d08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009d0c:	2300      	movs	r3, #0
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3710      	adds	r7, #16
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}

08009d16 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d16:	b580      	push	{r7, lr}
 8009d18:	b088      	sub	sp, #32
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	60f8      	str	r0, [r7, #12]
 8009d1e:	60b9      	str	r1, [r7, #8]
 8009d20:	603b      	str	r3, [r7, #0]
 8009d22:	4613      	mov	r3, r2
 8009d24:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009d26:	2300      	movs	r3, #0
 8009d28:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009d30:	2b01      	cmp	r3, #1
 8009d32:	d101      	bne.n	8009d38 <HAL_SPI_Transmit+0x22>
 8009d34:	2302      	movs	r3, #2
 8009d36:	e158      	b.n	8009fea <HAL_SPI_Transmit+0x2d4>
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009d40:	f7fa ff06 	bl	8004b50 <HAL_GetTick>
 8009d44:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009d46:	88fb      	ldrh	r3, [r7, #6]
 8009d48:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009d50:	b2db      	uxtb	r3, r3
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d002      	beq.n	8009d5c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009d56:	2302      	movs	r3, #2
 8009d58:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009d5a:	e13d      	b.n	8009fd8 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d002      	beq.n	8009d68 <HAL_SPI_Transmit+0x52>
 8009d62:	88fb      	ldrh	r3, [r7, #6]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d102      	bne.n	8009d6e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009d68:	2301      	movs	r3, #1
 8009d6a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009d6c:	e134      	b.n	8009fd8 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2203      	movs	r2, #3
 8009d72:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	68ba      	ldr	r2, [r7, #8]
 8009d80:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	88fa      	ldrh	r2, [r7, #6]
 8009d86:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	88fa      	ldrh	r2, [r7, #6]
 8009d8c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2200      	movs	r2, #0
 8009d92:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	2200      	movs	r2, #0
 8009d98:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	2200      	movs	r2, #0
 8009da8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2200      	movs	r2, #0
 8009dae:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009db8:	d10f      	bne.n	8009dda <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	681a      	ldr	r2, [r3, #0]
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009dc8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	681a      	ldr	r2, [r3, #0]
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009dd8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009de4:	2b40      	cmp	r3, #64	; 0x40
 8009de6:	d007      	beq.n	8009df8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	681a      	ldr	r2, [r3, #0]
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009df6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	68db      	ldr	r3, [r3, #12]
 8009dfc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009e00:	d94b      	bls.n	8009e9a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	685b      	ldr	r3, [r3, #4]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d002      	beq.n	8009e10 <HAL_SPI_Transmit+0xfa>
 8009e0a:	8afb      	ldrh	r3, [r7, #22]
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d13e      	bne.n	8009e8e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e14:	881a      	ldrh	r2, [r3, #0]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e20:	1c9a      	adds	r2, r3, #2
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e2a:	b29b      	uxth	r3, r3
 8009e2c:	3b01      	subs	r3, #1
 8009e2e:	b29a      	uxth	r2, r3
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009e34:	e02b      	b.n	8009e8e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	f003 0302 	and.w	r3, r3, #2
 8009e40:	2b02      	cmp	r3, #2
 8009e42:	d112      	bne.n	8009e6a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e48:	881a      	ldrh	r2, [r3, #0]
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e54:	1c9a      	adds	r2, r3, #2
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e5e:	b29b      	uxth	r3, r3
 8009e60:	3b01      	subs	r3, #1
 8009e62:	b29a      	uxth	r2, r3
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009e68:	e011      	b.n	8009e8e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e6a:	f7fa fe71 	bl	8004b50 <HAL_GetTick>
 8009e6e:	4602      	mov	r2, r0
 8009e70:	69bb      	ldr	r3, [r7, #24]
 8009e72:	1ad3      	subs	r3, r2, r3
 8009e74:	683a      	ldr	r2, [r7, #0]
 8009e76:	429a      	cmp	r2, r3
 8009e78:	d803      	bhi.n	8009e82 <HAL_SPI_Transmit+0x16c>
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e80:	d102      	bne.n	8009e88 <HAL_SPI_Transmit+0x172>
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d102      	bne.n	8009e8e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8009e88:	2303      	movs	r3, #3
 8009e8a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009e8c:	e0a4      	b.n	8009fd8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e92:	b29b      	uxth	r3, r3
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d1ce      	bne.n	8009e36 <HAL_SPI_Transmit+0x120>
 8009e98:	e07c      	b.n	8009f94 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	685b      	ldr	r3, [r3, #4]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d002      	beq.n	8009ea8 <HAL_SPI_Transmit+0x192>
 8009ea2:	8afb      	ldrh	r3, [r7, #22]
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	d170      	bne.n	8009f8a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009eac:	b29b      	uxth	r3, r3
 8009eae:	2b01      	cmp	r3, #1
 8009eb0:	d912      	bls.n	8009ed8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eb6:	881a      	ldrh	r2, [r3, #0]
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ec2:	1c9a      	adds	r2, r3, #2
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	3b02      	subs	r3, #2
 8009ed0:	b29a      	uxth	r2, r3
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009ed6:	e058      	b.n	8009f8a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	330c      	adds	r3, #12
 8009ee2:	7812      	ldrb	r2, [r2, #0]
 8009ee4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eea:	1c5a      	adds	r2, r3, #1
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ef4:	b29b      	uxth	r3, r3
 8009ef6:	3b01      	subs	r3, #1
 8009ef8:	b29a      	uxth	r2, r3
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009efe:	e044      	b.n	8009f8a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	689b      	ldr	r3, [r3, #8]
 8009f06:	f003 0302 	and.w	r3, r3, #2
 8009f0a:	2b02      	cmp	r3, #2
 8009f0c:	d12b      	bne.n	8009f66 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f12:	b29b      	uxth	r3, r3
 8009f14:	2b01      	cmp	r3, #1
 8009f16:	d912      	bls.n	8009f3e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f1c:	881a      	ldrh	r2, [r3, #0]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f28:	1c9a      	adds	r2, r3, #2
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f32:	b29b      	uxth	r3, r3
 8009f34:	3b02      	subs	r3, #2
 8009f36:	b29a      	uxth	r2, r3
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009f3c:	e025      	b.n	8009f8a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	330c      	adds	r3, #12
 8009f48:	7812      	ldrb	r2, [r2, #0]
 8009f4a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f50:	1c5a      	adds	r2, r3, #1
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f5a:	b29b      	uxth	r3, r3
 8009f5c:	3b01      	subs	r3, #1
 8009f5e:	b29a      	uxth	r2, r3
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009f64:	e011      	b.n	8009f8a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009f66:	f7fa fdf3 	bl	8004b50 <HAL_GetTick>
 8009f6a:	4602      	mov	r2, r0
 8009f6c:	69bb      	ldr	r3, [r7, #24]
 8009f6e:	1ad3      	subs	r3, r2, r3
 8009f70:	683a      	ldr	r2, [r7, #0]
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d803      	bhi.n	8009f7e <HAL_SPI_Transmit+0x268>
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f7c:	d102      	bne.n	8009f84 <HAL_SPI_Transmit+0x26e>
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d102      	bne.n	8009f8a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8009f84:	2303      	movs	r3, #3
 8009f86:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009f88:	e026      	b.n	8009fd8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f8e:	b29b      	uxth	r3, r3
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d1b5      	bne.n	8009f00 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009f94:	69ba      	ldr	r2, [r7, #24]
 8009f96:	6839      	ldr	r1, [r7, #0]
 8009f98:	68f8      	ldr	r0, [r7, #12]
 8009f9a:	f000 fc89 	bl	800a8b0 <SPI_EndRxTxTransaction>
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d002      	beq.n	8009faa <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	2220      	movs	r2, #32
 8009fa8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	689b      	ldr	r3, [r3, #8]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d10a      	bne.n	8009fc8 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	613b      	str	r3, [r7, #16]
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	68db      	ldr	r3, [r3, #12]
 8009fbc:	613b      	str	r3, [r7, #16]
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	689b      	ldr	r3, [r3, #8]
 8009fc4:	613b      	str	r3, [r7, #16]
 8009fc6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d002      	beq.n	8009fd6 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	77fb      	strb	r3, [r7, #31]
 8009fd4:	e000      	b.n	8009fd8 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8009fd6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2201      	movs	r2, #1
 8009fdc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009fe8:	7ffb      	ldrb	r3, [r7, #31]
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3720      	adds	r7, #32
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}

08009ff2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009ff2:	b580      	push	{r7, lr}
 8009ff4:	b08a      	sub	sp, #40	; 0x28
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	60f8      	str	r0, [r7, #12]
 8009ffa:	60b9      	str	r1, [r7, #8]
 8009ffc:	607a      	str	r2, [r7, #4]
 8009ffe:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a000:	2301      	movs	r3, #1
 800a002:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a004:	2300      	movs	r3, #0
 800a006:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a010:	2b01      	cmp	r3, #1
 800a012:	d101      	bne.n	800a018 <HAL_SPI_TransmitReceive+0x26>
 800a014:	2302      	movs	r3, #2
 800a016:	e1fb      	b.n	800a410 <HAL_SPI_TransmitReceive+0x41e>
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2201      	movs	r2, #1
 800a01c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a020:	f7fa fd96 	bl	8004b50 <HAL_GetTick>
 800a024:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a02c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	685b      	ldr	r3, [r3, #4]
 800a032:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800a034:	887b      	ldrh	r3, [r7, #2]
 800a036:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800a038:	887b      	ldrh	r3, [r7, #2]
 800a03a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a03c:	7efb      	ldrb	r3, [r7, #27]
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d00e      	beq.n	800a060 <HAL_SPI_TransmitReceive+0x6e>
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a048:	d106      	bne.n	800a058 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d102      	bne.n	800a058 <HAL_SPI_TransmitReceive+0x66>
 800a052:	7efb      	ldrb	r3, [r7, #27]
 800a054:	2b04      	cmp	r3, #4
 800a056:	d003      	beq.n	800a060 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800a058:	2302      	movs	r3, #2
 800a05a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800a05e:	e1cd      	b.n	800a3fc <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d005      	beq.n	800a072 <HAL_SPI_TransmitReceive+0x80>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d002      	beq.n	800a072 <HAL_SPI_TransmitReceive+0x80>
 800a06c:	887b      	ldrh	r3, [r7, #2]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d103      	bne.n	800a07a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800a072:	2301      	movs	r3, #1
 800a074:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800a078:	e1c0      	b.n	800a3fc <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a080:	b2db      	uxtb	r3, r3
 800a082:	2b04      	cmp	r3, #4
 800a084:	d003      	beq.n	800a08e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2205      	movs	r2, #5
 800a08a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2200      	movs	r2, #0
 800a092:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	687a      	ldr	r2, [r7, #4]
 800a098:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	887a      	ldrh	r2, [r7, #2]
 800a09e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	887a      	ldrh	r2, [r7, #2]
 800a0a6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	68ba      	ldr	r2, [r7, #8]
 800a0ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	887a      	ldrh	r2, [r7, #2]
 800a0b4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	887a      	ldrh	r2, [r7, #2]
 800a0ba:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2200      	movs	r2, #0
 800a0c0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	68db      	ldr	r3, [r3, #12]
 800a0cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a0d0:	d802      	bhi.n	800a0d8 <HAL_SPI_TransmitReceive+0xe6>
 800a0d2:	8a3b      	ldrh	r3, [r7, #16]
 800a0d4:	2b01      	cmp	r3, #1
 800a0d6:	d908      	bls.n	800a0ea <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	685a      	ldr	r2, [r3, #4]
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a0e6:	605a      	str	r2, [r3, #4]
 800a0e8:	e007      	b.n	800a0fa <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	685a      	ldr	r2, [r3, #4]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a0f8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a104:	2b40      	cmp	r3, #64	; 0x40
 800a106:	d007      	beq.n	800a118 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	681a      	ldr	r2, [r3, #0]
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a116:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	68db      	ldr	r3, [r3, #12]
 800a11c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a120:	d97c      	bls.n	800a21c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	685b      	ldr	r3, [r3, #4]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d002      	beq.n	800a130 <HAL_SPI_TransmitReceive+0x13e>
 800a12a:	8a7b      	ldrh	r3, [r7, #18]
 800a12c:	2b01      	cmp	r3, #1
 800a12e:	d169      	bne.n	800a204 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a134:	881a      	ldrh	r2, [r3, #0]
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a140:	1c9a      	adds	r2, r3, #2
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a14a:	b29b      	uxth	r3, r3
 800a14c:	3b01      	subs	r3, #1
 800a14e:	b29a      	uxth	r2, r3
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a154:	e056      	b.n	800a204 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	689b      	ldr	r3, [r3, #8]
 800a15c:	f003 0302 	and.w	r3, r3, #2
 800a160:	2b02      	cmp	r3, #2
 800a162:	d11b      	bne.n	800a19c <HAL_SPI_TransmitReceive+0x1aa>
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a168:	b29b      	uxth	r3, r3
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d016      	beq.n	800a19c <HAL_SPI_TransmitReceive+0x1aa>
 800a16e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a170:	2b01      	cmp	r3, #1
 800a172:	d113      	bne.n	800a19c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a178:	881a      	ldrh	r2, [r3, #0]
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a184:	1c9a      	adds	r2, r3, #2
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a18e:	b29b      	uxth	r3, r3
 800a190:	3b01      	subs	r3, #1
 800a192:	b29a      	uxth	r2, r3
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a198:	2300      	movs	r3, #0
 800a19a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	689b      	ldr	r3, [r3, #8]
 800a1a2:	f003 0301 	and.w	r3, r3, #1
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d11c      	bne.n	800a1e4 <HAL_SPI_TransmitReceive+0x1f2>
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a1b0:	b29b      	uxth	r3, r3
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d016      	beq.n	800a1e4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	68da      	ldr	r2, [r3, #12]
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c0:	b292      	uxth	r2, r2
 800a1c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c8:	1c9a      	adds	r2, r3, #2
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a1d4:	b29b      	uxth	r3, r3
 800a1d6:	3b01      	subs	r3, #1
 800a1d8:	b29a      	uxth	r2, r3
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a1e4:	f7fa fcb4 	bl	8004b50 <HAL_GetTick>
 800a1e8:	4602      	mov	r2, r0
 800a1ea:	69fb      	ldr	r3, [r7, #28]
 800a1ec:	1ad3      	subs	r3, r2, r3
 800a1ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a1f0:	429a      	cmp	r2, r3
 800a1f2:	d807      	bhi.n	800a204 <HAL_SPI_TransmitReceive+0x212>
 800a1f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1fa:	d003      	beq.n	800a204 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800a1fc:	2303      	movs	r3, #3
 800a1fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800a202:	e0fb      	b.n	800a3fc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a208:	b29b      	uxth	r3, r3
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d1a3      	bne.n	800a156 <HAL_SPI_TransmitReceive+0x164>
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a214:	b29b      	uxth	r3, r3
 800a216:	2b00      	cmp	r3, #0
 800a218:	d19d      	bne.n	800a156 <HAL_SPI_TransmitReceive+0x164>
 800a21a:	e0df      	b.n	800a3dc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	685b      	ldr	r3, [r3, #4]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d003      	beq.n	800a22c <HAL_SPI_TransmitReceive+0x23a>
 800a224:	8a7b      	ldrh	r3, [r7, #18]
 800a226:	2b01      	cmp	r3, #1
 800a228:	f040 80cb 	bne.w	800a3c2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a230:	b29b      	uxth	r3, r3
 800a232:	2b01      	cmp	r3, #1
 800a234:	d912      	bls.n	800a25c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a23a:	881a      	ldrh	r2, [r3, #0]
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a246:	1c9a      	adds	r2, r3, #2
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a250:	b29b      	uxth	r3, r3
 800a252:	3b02      	subs	r3, #2
 800a254:	b29a      	uxth	r2, r3
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a25a:	e0b2      	b.n	800a3c2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	330c      	adds	r3, #12
 800a266:	7812      	ldrb	r2, [r2, #0]
 800a268:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a26e:	1c5a      	adds	r2, r3, #1
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a278:	b29b      	uxth	r3, r3
 800a27a:	3b01      	subs	r3, #1
 800a27c:	b29a      	uxth	r2, r3
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a282:	e09e      	b.n	800a3c2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	689b      	ldr	r3, [r3, #8]
 800a28a:	f003 0302 	and.w	r3, r3, #2
 800a28e:	2b02      	cmp	r3, #2
 800a290:	d134      	bne.n	800a2fc <HAL_SPI_TransmitReceive+0x30a>
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a296:	b29b      	uxth	r3, r3
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d02f      	beq.n	800a2fc <HAL_SPI_TransmitReceive+0x30a>
 800a29c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a29e:	2b01      	cmp	r3, #1
 800a2a0:	d12c      	bne.n	800a2fc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a2a6:	b29b      	uxth	r3, r3
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d912      	bls.n	800a2d2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2b0:	881a      	ldrh	r2, [r3, #0]
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2bc:	1c9a      	adds	r2, r3, #2
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a2c6:	b29b      	uxth	r3, r3
 800a2c8:	3b02      	subs	r3, #2
 800a2ca:	b29a      	uxth	r2, r3
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a2d0:	e012      	b.n	800a2f8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	330c      	adds	r3, #12
 800a2dc:	7812      	ldrb	r2, [r2, #0]
 800a2de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2e4:	1c5a      	adds	r2, r3, #1
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a2ee:	b29b      	uxth	r3, r3
 800a2f0:	3b01      	subs	r3, #1
 800a2f2:	b29a      	uxth	r2, r3
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	689b      	ldr	r3, [r3, #8]
 800a302:	f003 0301 	and.w	r3, r3, #1
 800a306:	2b01      	cmp	r3, #1
 800a308:	d148      	bne.n	800a39c <HAL_SPI_TransmitReceive+0x3aa>
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a310:	b29b      	uxth	r3, r3
 800a312:	2b00      	cmp	r3, #0
 800a314:	d042      	beq.n	800a39c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a31c:	b29b      	uxth	r3, r3
 800a31e:	2b01      	cmp	r3, #1
 800a320:	d923      	bls.n	800a36a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	68da      	ldr	r2, [r3, #12]
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a32c:	b292      	uxth	r2, r2
 800a32e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a334:	1c9a      	adds	r2, r3, #2
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a340:	b29b      	uxth	r3, r3
 800a342:	3b02      	subs	r3, #2
 800a344:	b29a      	uxth	r2, r3
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a352:	b29b      	uxth	r3, r3
 800a354:	2b01      	cmp	r3, #1
 800a356:	d81f      	bhi.n	800a398 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	685a      	ldr	r2, [r3, #4]
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a366:	605a      	str	r2, [r3, #4]
 800a368:	e016      	b.n	800a398 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f103 020c 	add.w	r2, r3, #12
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a376:	7812      	ldrb	r2, [r2, #0]
 800a378:	b2d2      	uxtb	r2, r2
 800a37a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a380:	1c5a      	adds	r2, r3, #1
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a38c:	b29b      	uxth	r3, r3
 800a38e:	3b01      	subs	r3, #1
 800a390:	b29a      	uxth	r2, r3
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a398:	2301      	movs	r3, #1
 800a39a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a39c:	f7fa fbd8 	bl	8004b50 <HAL_GetTick>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	69fb      	ldr	r3, [r7, #28]
 800a3a4:	1ad3      	subs	r3, r2, r3
 800a3a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a3a8:	429a      	cmp	r2, r3
 800a3aa:	d803      	bhi.n	800a3b4 <HAL_SPI_TransmitReceive+0x3c2>
 800a3ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b2:	d102      	bne.n	800a3ba <HAL_SPI_TransmitReceive+0x3c8>
 800a3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d103      	bne.n	800a3c2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800a3ba:	2303      	movs	r3, #3
 800a3bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800a3c0:	e01c      	b.n	800a3fc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a3c6:	b29b      	uxth	r3, r3
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	f47f af5b 	bne.w	800a284 <HAL_SPI_TransmitReceive+0x292>
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	f47f af54 	bne.w	800a284 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a3dc:	69fa      	ldr	r2, [r7, #28]
 800a3de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a3e0:	68f8      	ldr	r0, [r7, #12]
 800a3e2:	f000 fa65 	bl	800a8b0 <SPI_EndRxTxTransaction>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d006      	beq.n	800a3fa <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	2220      	movs	r2, #32
 800a3f6:	661a      	str	r2, [r3, #96]	; 0x60
 800a3f8:	e000      	b.n	800a3fc <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800a3fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	2201      	movs	r2, #1
 800a400:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	2200      	movs	r2, #0
 800a408:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a40c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800a410:	4618      	mov	r0, r3
 800a412:	3728      	adds	r7, #40	; 0x28
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}

0800a418 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b088      	sub	sp, #32
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	685b      	ldr	r3, [r3, #4]
 800a426:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	689b      	ldr	r3, [r3, #8]
 800a42e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a430:	69bb      	ldr	r3, [r7, #24]
 800a432:	099b      	lsrs	r3, r3, #6
 800a434:	f003 0301 	and.w	r3, r3, #1
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d10f      	bne.n	800a45c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a43c:	69bb      	ldr	r3, [r7, #24]
 800a43e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a442:	2b00      	cmp	r3, #0
 800a444:	d00a      	beq.n	800a45c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a446:	69fb      	ldr	r3, [r7, #28]
 800a448:	099b      	lsrs	r3, r3, #6
 800a44a:	f003 0301 	and.w	r3, r3, #1
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d004      	beq.n	800a45c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	4798      	blx	r3
    return;
 800a45a:	e0d7      	b.n	800a60c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a45c:	69bb      	ldr	r3, [r7, #24]
 800a45e:	085b      	lsrs	r3, r3, #1
 800a460:	f003 0301 	and.w	r3, r3, #1
 800a464:	2b00      	cmp	r3, #0
 800a466:	d00a      	beq.n	800a47e <HAL_SPI_IRQHandler+0x66>
 800a468:	69fb      	ldr	r3, [r7, #28]
 800a46a:	09db      	lsrs	r3, r3, #7
 800a46c:	f003 0301 	and.w	r3, r3, #1
 800a470:	2b00      	cmp	r3, #0
 800a472:	d004      	beq.n	800a47e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	4798      	blx	r3
    return;
 800a47c:	e0c6      	b.n	800a60c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a47e:	69bb      	ldr	r3, [r7, #24]
 800a480:	095b      	lsrs	r3, r3, #5
 800a482:	f003 0301 	and.w	r3, r3, #1
 800a486:	2b00      	cmp	r3, #0
 800a488:	d10c      	bne.n	800a4a4 <HAL_SPI_IRQHandler+0x8c>
 800a48a:	69bb      	ldr	r3, [r7, #24]
 800a48c:	099b      	lsrs	r3, r3, #6
 800a48e:	f003 0301 	and.w	r3, r3, #1
 800a492:	2b00      	cmp	r3, #0
 800a494:	d106      	bne.n	800a4a4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a496:	69bb      	ldr	r3, [r7, #24]
 800a498:	0a1b      	lsrs	r3, r3, #8
 800a49a:	f003 0301 	and.w	r3, r3, #1
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	f000 80b4 	beq.w	800a60c <HAL_SPI_IRQHandler+0x1f4>
 800a4a4:	69fb      	ldr	r3, [r7, #28]
 800a4a6:	095b      	lsrs	r3, r3, #5
 800a4a8:	f003 0301 	and.w	r3, r3, #1
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	f000 80ad 	beq.w	800a60c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a4b2:	69bb      	ldr	r3, [r7, #24]
 800a4b4:	099b      	lsrs	r3, r3, #6
 800a4b6:	f003 0301 	and.w	r3, r3, #1
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d023      	beq.n	800a506 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	2b03      	cmp	r3, #3
 800a4c8:	d011      	beq.n	800a4ee <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a4ce:	f043 0204 	orr.w	r2, r3, #4
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	617b      	str	r3, [r7, #20]
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	68db      	ldr	r3, [r3, #12]
 800a4e0:	617b      	str	r3, [r7, #20]
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	689b      	ldr	r3, [r3, #8]
 800a4e8:	617b      	str	r3, [r7, #20]
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	e00b      	b.n	800a506 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	613b      	str	r3, [r7, #16]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	68db      	ldr	r3, [r3, #12]
 800a4f8:	613b      	str	r3, [r7, #16]
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	613b      	str	r3, [r7, #16]
 800a502:	693b      	ldr	r3, [r7, #16]
        return;
 800a504:	e082      	b.n	800a60c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a506:	69bb      	ldr	r3, [r7, #24]
 800a508:	095b      	lsrs	r3, r3, #5
 800a50a:	f003 0301 	and.w	r3, r3, #1
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d014      	beq.n	800a53c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a516:	f043 0201 	orr.w	r2, r3, #1
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a51e:	2300      	movs	r3, #0
 800a520:	60fb      	str	r3, [r7, #12]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	689b      	ldr	r3, [r3, #8]
 800a528:	60fb      	str	r3, [r7, #12]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	681a      	ldr	r2, [r3, #0]
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a538:	601a      	str	r2, [r3, #0]
 800a53a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a53c:	69bb      	ldr	r3, [r7, #24]
 800a53e:	0a1b      	lsrs	r3, r3, #8
 800a540:	f003 0301 	and.w	r3, r3, #1
 800a544:	2b00      	cmp	r3, #0
 800a546:	d00c      	beq.n	800a562 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a54c:	f043 0208 	orr.w	r2, r3, #8
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a554:	2300      	movs	r3, #0
 800a556:	60bb      	str	r3, [r7, #8]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	689b      	ldr	r3, [r3, #8]
 800a55e:	60bb      	str	r3, [r7, #8]
 800a560:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a566:	2b00      	cmp	r3, #0
 800a568:	d04f      	beq.n	800a60a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	685a      	ldr	r2, [r3, #4]
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a578:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2201      	movs	r2, #1
 800a57e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a582:	69fb      	ldr	r3, [r7, #28]
 800a584:	f003 0302 	and.w	r3, r3, #2
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d104      	bne.n	800a596 <HAL_SPI_IRQHandler+0x17e>
 800a58c:	69fb      	ldr	r3, [r7, #28]
 800a58e:	f003 0301 	and.w	r3, r3, #1
 800a592:	2b00      	cmp	r3, #0
 800a594:	d034      	beq.n	800a600 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	685a      	ldr	r2, [r3, #4]
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f022 0203 	bic.w	r2, r2, #3
 800a5a4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d011      	beq.n	800a5d2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5b2:	4a18      	ldr	r2, [pc, #96]	; (800a614 <HAL_SPI_IRQHandler+0x1fc>)
 800a5b4:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f7fb fcf1 	bl	8005fa2 <HAL_DMA_Abort_IT>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d005      	beq.n	800a5d2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d016      	beq.n	800a608 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5de:	4a0d      	ldr	r2, [pc, #52]	; (800a614 <HAL_SPI_IRQHandler+0x1fc>)
 800a5e0:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	f7fb fcdb 	bl	8005fa2 <HAL_DMA_Abort_IT>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00a      	beq.n	800a608 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5f6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800a5fe:	e003      	b.n	800a608 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f000 f809 	bl	800a618 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a606:	e000      	b.n	800a60a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a608:	bf00      	nop
    return;
 800a60a:	bf00      	nop
  }
}
 800a60c:	3720      	adds	r7, #32
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd80      	pop	{r7, pc}
 800a612:	bf00      	nop
 800a614:	0800a649 	.word	0x0800a649

0800a618 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a618:	b480      	push	{r7}
 800a61a:	b083      	sub	sp, #12
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a620:	bf00      	nop
 800a622:	370c      	adds	r7, #12
 800a624:	46bd      	mov	sp, r7
 800a626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62a:	4770      	bx	lr

0800a62c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b083      	sub	sp, #12
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a63a:	b2db      	uxtb	r3, r3
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	370c      	adds	r7, #12
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr

0800a648 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b084      	sub	sp, #16
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a654:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	2200      	movs	r2, #0
 800a65a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	2200      	movs	r2, #0
 800a662:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a664:	68f8      	ldr	r0, [r7, #12]
 800a666:	f7ff ffd7 	bl	800a618 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a66a:	bf00      	nop
 800a66c:	3710      	adds	r7, #16
 800a66e:	46bd      	mov	sp, r7
 800a670:	bd80      	pop	{r7, pc}
	...

0800a674 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b088      	sub	sp, #32
 800a678:	af00      	add	r7, sp, #0
 800a67a:	60f8      	str	r0, [r7, #12]
 800a67c:	60b9      	str	r1, [r7, #8]
 800a67e:	603b      	str	r3, [r7, #0]
 800a680:	4613      	mov	r3, r2
 800a682:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a684:	f7fa fa64 	bl	8004b50 <HAL_GetTick>
 800a688:	4602      	mov	r2, r0
 800a68a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a68c:	1a9b      	subs	r3, r3, r2
 800a68e:	683a      	ldr	r2, [r7, #0]
 800a690:	4413      	add	r3, r2
 800a692:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a694:	f7fa fa5c 	bl	8004b50 <HAL_GetTick>
 800a698:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a69a:	4b39      	ldr	r3, [pc, #228]	; (800a780 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	015b      	lsls	r3, r3, #5
 800a6a0:	0d1b      	lsrs	r3, r3, #20
 800a6a2:	69fa      	ldr	r2, [r7, #28]
 800a6a4:	fb02 f303 	mul.w	r3, r2, r3
 800a6a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a6aa:	e054      	b.n	800a756 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6b2:	d050      	beq.n	800a756 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a6b4:	f7fa fa4c 	bl	8004b50 <HAL_GetTick>
 800a6b8:	4602      	mov	r2, r0
 800a6ba:	69bb      	ldr	r3, [r7, #24]
 800a6bc:	1ad3      	subs	r3, r2, r3
 800a6be:	69fa      	ldr	r2, [r7, #28]
 800a6c0:	429a      	cmp	r2, r3
 800a6c2:	d902      	bls.n	800a6ca <SPI_WaitFlagStateUntilTimeout+0x56>
 800a6c4:	69fb      	ldr	r3, [r7, #28]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d13d      	bne.n	800a746 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	685a      	ldr	r2, [r3, #4]
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a6d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	685b      	ldr	r3, [r3, #4]
 800a6de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a6e2:	d111      	bne.n	800a708 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	689b      	ldr	r3, [r3, #8]
 800a6e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6ec:	d004      	beq.n	800a6f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	689b      	ldr	r3, [r3, #8]
 800a6f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6f6:	d107      	bne.n	800a708 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	681a      	ldr	r2, [r3, #0]
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a706:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a70c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a710:	d10f      	bne.n	800a732 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	681a      	ldr	r2, [r3, #0]
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a720:	601a      	str	r2, [r3, #0]
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	681a      	ldr	r2, [r3, #0]
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a730:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	2201      	movs	r2, #1
 800a736:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	2200      	movs	r2, #0
 800a73e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a742:	2303      	movs	r3, #3
 800a744:	e017      	b.n	800a776 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a746:	697b      	ldr	r3, [r7, #20]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d101      	bne.n	800a750 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a74c:	2300      	movs	r3, #0
 800a74e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a750:	697b      	ldr	r3, [r7, #20]
 800a752:	3b01      	subs	r3, #1
 800a754:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	689a      	ldr	r2, [r3, #8]
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	4013      	ands	r3, r2
 800a760:	68ba      	ldr	r2, [r7, #8]
 800a762:	429a      	cmp	r2, r3
 800a764:	bf0c      	ite	eq
 800a766:	2301      	moveq	r3, #1
 800a768:	2300      	movne	r3, #0
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	461a      	mov	r2, r3
 800a76e:	79fb      	ldrb	r3, [r7, #7]
 800a770:	429a      	cmp	r2, r3
 800a772:	d19b      	bne.n	800a6ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a774:	2300      	movs	r3, #0
}
 800a776:	4618      	mov	r0, r3
 800a778:	3720      	adds	r7, #32
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}
 800a77e:	bf00      	nop
 800a780:	2000000c 	.word	0x2000000c

0800a784 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b08a      	sub	sp, #40	; 0x28
 800a788:	af00      	add	r7, sp, #0
 800a78a:	60f8      	str	r0, [r7, #12]
 800a78c:	60b9      	str	r1, [r7, #8]
 800a78e:	607a      	str	r2, [r7, #4]
 800a790:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a792:	2300      	movs	r3, #0
 800a794:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a796:	f7fa f9db 	bl	8004b50 <HAL_GetTick>
 800a79a:	4602      	mov	r2, r0
 800a79c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a79e:	1a9b      	subs	r3, r3, r2
 800a7a0:	683a      	ldr	r2, [r7, #0]
 800a7a2:	4413      	add	r3, r2
 800a7a4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800a7a6:	f7fa f9d3 	bl	8004b50 <HAL_GetTick>
 800a7aa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	330c      	adds	r3, #12
 800a7b2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a7b4:	4b3d      	ldr	r3, [pc, #244]	; (800a8ac <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a7b6:	681a      	ldr	r2, [r3, #0]
 800a7b8:	4613      	mov	r3, r2
 800a7ba:	009b      	lsls	r3, r3, #2
 800a7bc:	4413      	add	r3, r2
 800a7be:	00da      	lsls	r2, r3, #3
 800a7c0:	1ad3      	subs	r3, r2, r3
 800a7c2:	0d1b      	lsrs	r3, r3, #20
 800a7c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7c6:	fb02 f303 	mul.w	r3, r2, r3
 800a7ca:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a7cc:	e060      	b.n	800a890 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a7d4:	d107      	bne.n	800a7e6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d104      	bne.n	800a7e6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a7dc:	69fb      	ldr	r3, [r7, #28]
 800a7de:	781b      	ldrb	r3, [r3, #0]
 800a7e0:	b2db      	uxtb	r3, r3
 800a7e2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a7e4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7ec:	d050      	beq.n	800a890 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a7ee:	f7fa f9af 	bl	8004b50 <HAL_GetTick>
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	6a3b      	ldr	r3, [r7, #32]
 800a7f6:	1ad3      	subs	r3, r2, r3
 800a7f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d902      	bls.n	800a804 <SPI_WaitFifoStateUntilTimeout+0x80>
 800a7fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a800:	2b00      	cmp	r3, #0
 800a802:	d13d      	bne.n	800a880 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	685a      	ldr	r2, [r3, #4]
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a812:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	685b      	ldr	r3, [r3, #4]
 800a818:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a81c:	d111      	bne.n	800a842 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	689b      	ldr	r3, [r3, #8]
 800a822:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a826:	d004      	beq.n	800a832 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	689b      	ldr	r3, [r3, #8]
 800a82c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a830:	d107      	bne.n	800a842 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	681a      	ldr	r2, [r3, #0]
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a840:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a846:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a84a:	d10f      	bne.n	800a86c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	681a      	ldr	r2, [r3, #0]
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a85a:	601a      	str	r2, [r3, #0]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	681a      	ldr	r2, [r3, #0]
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a86a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	2201      	movs	r2, #1
 800a870:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	2200      	movs	r2, #0
 800a878:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a87c:	2303      	movs	r3, #3
 800a87e:	e010      	b.n	800a8a2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a880:	69bb      	ldr	r3, [r7, #24]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d101      	bne.n	800a88a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800a886:	2300      	movs	r3, #0
 800a888:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800a88a:	69bb      	ldr	r3, [r7, #24]
 800a88c:	3b01      	subs	r3, #1
 800a88e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	689a      	ldr	r2, [r3, #8]
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	4013      	ands	r3, r2
 800a89a:	687a      	ldr	r2, [r7, #4]
 800a89c:	429a      	cmp	r2, r3
 800a89e:	d196      	bne.n	800a7ce <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800a8a0:	2300      	movs	r3, #0
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3728      	adds	r7, #40	; 0x28
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bd80      	pop	{r7, pc}
 800a8aa:	bf00      	nop
 800a8ac:	2000000c 	.word	0x2000000c

0800a8b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b086      	sub	sp, #24
 800a8b4:	af02      	add	r7, sp, #8
 800a8b6:	60f8      	str	r0, [r7, #12]
 800a8b8:	60b9      	str	r1, [r7, #8]
 800a8ba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	9300      	str	r3, [sp, #0]
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800a8c8:	68f8      	ldr	r0, [r7, #12]
 800a8ca:	f7ff ff5b 	bl	800a784 <SPI_WaitFifoStateUntilTimeout>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d007      	beq.n	800a8e4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a8d8:	f043 0220 	orr.w	r2, r3, #32
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a8e0:	2303      	movs	r3, #3
 800a8e2:	e027      	b.n	800a934 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	9300      	str	r3, [sp, #0]
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	2180      	movs	r1, #128	; 0x80
 800a8ee:	68f8      	ldr	r0, [r7, #12]
 800a8f0:	f7ff fec0 	bl	800a674 <SPI_WaitFlagStateUntilTimeout>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d007      	beq.n	800a90a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a8fe:	f043 0220 	orr.w	r2, r3, #32
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a906:	2303      	movs	r3, #3
 800a908:	e014      	b.n	800a934 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	9300      	str	r3, [sp, #0]
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	2200      	movs	r2, #0
 800a912:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a916:	68f8      	ldr	r0, [r7, #12]
 800a918:	f7ff ff34 	bl	800a784 <SPI_WaitFifoStateUntilTimeout>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d007      	beq.n	800a932 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a926:	f043 0220 	orr.w	r2, r3, #32
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a92e:	2303      	movs	r3, #3
 800a930:	e000      	b.n	800a934 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a932:	2300      	movs	r3, #0
}
 800a934:	4618      	mov	r0, r3
 800a936:	3710      	adds	r7, #16
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}

0800a93c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b082      	sub	sp, #8
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d101      	bne.n	800a94e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a94a:	2301      	movs	r3, #1
 800a94c:	e049      	b.n	800a9e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a954:	b2db      	uxtb	r3, r3
 800a956:	2b00      	cmp	r3, #0
 800a958:	d106      	bne.n	800a968 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2200      	movs	r2, #0
 800a95e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f7f9 fdb8 	bl	80044d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2202      	movs	r2, #2
 800a96c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681a      	ldr	r2, [r3, #0]
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	3304      	adds	r3, #4
 800a978:	4619      	mov	r1, r3
 800a97a:	4610      	mov	r0, r2
 800a97c:	f000 fd72 	bl	800b464 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2201      	movs	r2, #1
 800a984:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2201      	movs	r2, #1
 800a98c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2201      	movs	r2, #1
 800a994:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2201      	movs	r2, #1
 800a99c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2201      	movs	r2, #1
 800a9a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2201      	movs	r2, #1
 800a9ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2201      	movs	r2, #1
 800a9b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2201      	movs	r2, #1
 800a9bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2201      	movs	r2, #1
 800a9c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a9e0:	2300      	movs	r3, #0
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3708      	adds	r7, #8
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}
	...

0800a9ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	b085      	sub	sp, #20
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a9fa:	b2db      	uxtb	r3, r3
 800a9fc:	2b01      	cmp	r3, #1
 800a9fe:	d001      	beq.n	800aa04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800aa00:	2301      	movs	r3, #1
 800aa02:	e04f      	b.n	800aaa4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2202      	movs	r2, #2
 800aa08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	68da      	ldr	r2, [r3, #12]
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	f042 0201 	orr.w	r2, r2, #1
 800aa1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	4a23      	ldr	r2, [pc, #140]	; (800aab0 <HAL_TIM_Base_Start_IT+0xc4>)
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d01d      	beq.n	800aa62 <HAL_TIM_Base_Start_IT+0x76>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa2e:	d018      	beq.n	800aa62 <HAL_TIM_Base_Start_IT+0x76>
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	4a1f      	ldr	r2, [pc, #124]	; (800aab4 <HAL_TIM_Base_Start_IT+0xc8>)
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d013      	beq.n	800aa62 <HAL_TIM_Base_Start_IT+0x76>
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	4a1e      	ldr	r2, [pc, #120]	; (800aab8 <HAL_TIM_Base_Start_IT+0xcc>)
 800aa40:	4293      	cmp	r3, r2
 800aa42:	d00e      	beq.n	800aa62 <HAL_TIM_Base_Start_IT+0x76>
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4a1c      	ldr	r2, [pc, #112]	; (800aabc <HAL_TIM_Base_Start_IT+0xd0>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d009      	beq.n	800aa62 <HAL_TIM_Base_Start_IT+0x76>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4a1b      	ldr	r2, [pc, #108]	; (800aac0 <HAL_TIM_Base_Start_IT+0xd4>)
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d004      	beq.n	800aa62 <HAL_TIM_Base_Start_IT+0x76>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4a19      	ldr	r2, [pc, #100]	; (800aac4 <HAL_TIM_Base_Start_IT+0xd8>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d115      	bne.n	800aa8e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	689a      	ldr	r2, [r3, #8]
 800aa68:	4b17      	ldr	r3, [pc, #92]	; (800aac8 <HAL_TIM_Base_Start_IT+0xdc>)
 800aa6a:	4013      	ands	r3, r2
 800aa6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2b06      	cmp	r3, #6
 800aa72:	d015      	beq.n	800aaa0 <HAL_TIM_Base_Start_IT+0xb4>
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa7a:	d011      	beq.n	800aaa0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	681a      	ldr	r2, [r3, #0]
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f042 0201 	orr.w	r2, r2, #1
 800aa8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa8c:	e008      	b.n	800aaa0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f042 0201 	orr.w	r2, r2, #1
 800aa9c:	601a      	str	r2, [r3, #0]
 800aa9e:	e000      	b.n	800aaa2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aaa0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800aaa2:	2300      	movs	r3, #0
}
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	3714      	adds	r7, #20
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaae:	4770      	bx	lr
 800aab0:	40012c00 	.word	0x40012c00
 800aab4:	40000400 	.word	0x40000400
 800aab8:	40000800 	.word	0x40000800
 800aabc:	40013400 	.word	0x40013400
 800aac0:	40014000 	.word	0x40014000
 800aac4:	40015000 	.word	0x40015000
 800aac8:	00010007 	.word	0x00010007

0800aacc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800aacc:	b480      	push	{r7}
 800aace:	b083      	sub	sp, #12
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	68da      	ldr	r2, [r3, #12]
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f022 0201 	bic.w	r2, r2, #1
 800aae2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	6a1a      	ldr	r2, [r3, #32]
 800aaea:	f241 1311 	movw	r3, #4369	; 0x1111
 800aaee:	4013      	ands	r3, r2
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d10f      	bne.n	800ab14 <HAL_TIM_Base_Stop_IT+0x48>
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	6a1a      	ldr	r2, [r3, #32]
 800aafa:	f240 4344 	movw	r3, #1092	; 0x444
 800aafe:	4013      	ands	r3, r2
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d107      	bne.n	800ab14 <HAL_TIM_Base_Stop_IT+0x48>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	681a      	ldr	r2, [r3, #0]
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f022 0201 	bic.w	r2, r2, #1
 800ab12:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2201      	movs	r2, #1
 800ab18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800ab1c:	2300      	movs	r3, #0
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	370c      	adds	r7, #12
 800ab22:	46bd      	mov	sp, r7
 800ab24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab28:	4770      	bx	lr

0800ab2a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ab2a:	b580      	push	{r7, lr}
 800ab2c:	b082      	sub	sp, #8
 800ab2e:	af00      	add	r7, sp, #0
 800ab30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d101      	bne.n	800ab3c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ab38:	2301      	movs	r3, #1
 800ab3a:	e049      	b.n	800abd0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab42:	b2db      	uxtb	r3, r3
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d106      	bne.n	800ab56 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f000 f841 	bl	800abd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	2202      	movs	r2, #2
 800ab5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681a      	ldr	r2, [r3, #0]
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	3304      	adds	r3, #4
 800ab66:	4619      	mov	r1, r3
 800ab68:	4610      	mov	r0, r2
 800ab6a:	f000 fc7b 	bl	800b464 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2201      	movs	r2, #1
 800ab72:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	2201      	movs	r2, #1
 800ab7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	2201      	movs	r2, #1
 800ab82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2201      	movs	r2, #1
 800ab8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2201      	movs	r2, #1
 800ab92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2201      	movs	r2, #1
 800ab9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2201      	movs	r2, #1
 800aba2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2201      	movs	r2, #1
 800abaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2201      	movs	r2, #1
 800abb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2201      	movs	r2, #1
 800abba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	2201      	movs	r2, #1
 800abc2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2201      	movs	r2, #1
 800abca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800abce:	2300      	movs	r3, #0
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	3708      	adds	r7, #8
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}

0800abd8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800abd8:	b480      	push	{r7}
 800abda:	b083      	sub	sp, #12
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800abe0:	bf00      	nop
 800abe2:	370c      	adds	r7, #12
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr

0800abec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b084      	sub	sp, #16
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
 800abf4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d109      	bne.n	800ac10 <HAL_TIM_PWM_Start+0x24>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ac02:	b2db      	uxtb	r3, r3
 800ac04:	2b01      	cmp	r3, #1
 800ac06:	bf14      	ite	ne
 800ac08:	2301      	movne	r3, #1
 800ac0a:	2300      	moveq	r3, #0
 800ac0c:	b2db      	uxtb	r3, r3
 800ac0e:	e03c      	b.n	800ac8a <HAL_TIM_PWM_Start+0x9e>
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	2b04      	cmp	r3, #4
 800ac14:	d109      	bne.n	800ac2a <HAL_TIM_PWM_Start+0x3e>
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ac1c:	b2db      	uxtb	r3, r3
 800ac1e:	2b01      	cmp	r3, #1
 800ac20:	bf14      	ite	ne
 800ac22:	2301      	movne	r3, #1
 800ac24:	2300      	moveq	r3, #0
 800ac26:	b2db      	uxtb	r3, r3
 800ac28:	e02f      	b.n	800ac8a <HAL_TIM_PWM_Start+0x9e>
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	2b08      	cmp	r3, #8
 800ac2e:	d109      	bne.n	800ac44 <HAL_TIM_PWM_Start+0x58>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ac36:	b2db      	uxtb	r3, r3
 800ac38:	2b01      	cmp	r3, #1
 800ac3a:	bf14      	ite	ne
 800ac3c:	2301      	movne	r3, #1
 800ac3e:	2300      	moveq	r3, #0
 800ac40:	b2db      	uxtb	r3, r3
 800ac42:	e022      	b.n	800ac8a <HAL_TIM_PWM_Start+0x9e>
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	2b0c      	cmp	r3, #12
 800ac48:	d109      	bne.n	800ac5e <HAL_TIM_PWM_Start+0x72>
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ac50:	b2db      	uxtb	r3, r3
 800ac52:	2b01      	cmp	r3, #1
 800ac54:	bf14      	ite	ne
 800ac56:	2301      	movne	r3, #1
 800ac58:	2300      	moveq	r3, #0
 800ac5a:	b2db      	uxtb	r3, r3
 800ac5c:	e015      	b.n	800ac8a <HAL_TIM_PWM_Start+0x9e>
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	2b10      	cmp	r3, #16
 800ac62:	d109      	bne.n	800ac78 <HAL_TIM_PWM_Start+0x8c>
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ac6a:	b2db      	uxtb	r3, r3
 800ac6c:	2b01      	cmp	r3, #1
 800ac6e:	bf14      	ite	ne
 800ac70:	2301      	movne	r3, #1
 800ac72:	2300      	moveq	r3, #0
 800ac74:	b2db      	uxtb	r3, r3
 800ac76:	e008      	b.n	800ac8a <HAL_TIM_PWM_Start+0x9e>
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ac7e:	b2db      	uxtb	r3, r3
 800ac80:	2b01      	cmp	r3, #1
 800ac82:	bf14      	ite	ne
 800ac84:	2301      	movne	r3, #1
 800ac86:	2300      	moveq	r3, #0
 800ac88:	b2db      	uxtb	r3, r3
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d001      	beq.n	800ac92 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ac8e:	2301      	movs	r3, #1
 800ac90:	e0a1      	b.n	800add6 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d104      	bne.n	800aca2 <HAL_TIM_PWM_Start+0xb6>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2202      	movs	r2, #2
 800ac9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800aca0:	e023      	b.n	800acea <HAL_TIM_PWM_Start+0xfe>
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	2b04      	cmp	r3, #4
 800aca6:	d104      	bne.n	800acb2 <HAL_TIM_PWM_Start+0xc6>
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2202      	movs	r2, #2
 800acac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800acb0:	e01b      	b.n	800acea <HAL_TIM_PWM_Start+0xfe>
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	2b08      	cmp	r3, #8
 800acb6:	d104      	bne.n	800acc2 <HAL_TIM_PWM_Start+0xd6>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2202      	movs	r2, #2
 800acbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800acc0:	e013      	b.n	800acea <HAL_TIM_PWM_Start+0xfe>
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	2b0c      	cmp	r3, #12
 800acc6:	d104      	bne.n	800acd2 <HAL_TIM_PWM_Start+0xe6>
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2202      	movs	r2, #2
 800accc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800acd0:	e00b      	b.n	800acea <HAL_TIM_PWM_Start+0xfe>
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	2b10      	cmp	r3, #16
 800acd6:	d104      	bne.n	800ace2 <HAL_TIM_PWM_Start+0xf6>
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2202      	movs	r2, #2
 800acdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ace0:	e003      	b.n	800acea <HAL_TIM_PWM_Start+0xfe>
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2202      	movs	r2, #2
 800ace6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	2201      	movs	r2, #1
 800acf0:	6839      	ldr	r1, [r7, #0]
 800acf2:	4618      	mov	r0, r3
 800acf4:	f000 fff4 	bl	800bce0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	4a38      	ldr	r2, [pc, #224]	; (800ade0 <HAL_TIM_PWM_Start+0x1f4>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d018      	beq.n	800ad34 <HAL_TIM_PWM_Start+0x148>
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	4a37      	ldr	r2, [pc, #220]	; (800ade4 <HAL_TIM_PWM_Start+0x1f8>)
 800ad08:	4293      	cmp	r3, r2
 800ad0a:	d013      	beq.n	800ad34 <HAL_TIM_PWM_Start+0x148>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4a35      	ldr	r2, [pc, #212]	; (800ade8 <HAL_TIM_PWM_Start+0x1fc>)
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d00e      	beq.n	800ad34 <HAL_TIM_PWM_Start+0x148>
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	4a34      	ldr	r2, [pc, #208]	; (800adec <HAL_TIM_PWM_Start+0x200>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d009      	beq.n	800ad34 <HAL_TIM_PWM_Start+0x148>
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	4a32      	ldr	r2, [pc, #200]	; (800adf0 <HAL_TIM_PWM_Start+0x204>)
 800ad26:	4293      	cmp	r3, r2
 800ad28:	d004      	beq.n	800ad34 <HAL_TIM_PWM_Start+0x148>
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	4a31      	ldr	r2, [pc, #196]	; (800adf4 <HAL_TIM_PWM_Start+0x208>)
 800ad30:	4293      	cmp	r3, r2
 800ad32:	d101      	bne.n	800ad38 <HAL_TIM_PWM_Start+0x14c>
 800ad34:	2301      	movs	r3, #1
 800ad36:	e000      	b.n	800ad3a <HAL_TIM_PWM_Start+0x14e>
 800ad38:	2300      	movs	r3, #0
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d007      	beq.n	800ad4e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ad4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	4a23      	ldr	r2, [pc, #140]	; (800ade0 <HAL_TIM_PWM_Start+0x1f4>)
 800ad54:	4293      	cmp	r3, r2
 800ad56:	d01d      	beq.n	800ad94 <HAL_TIM_PWM_Start+0x1a8>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad60:	d018      	beq.n	800ad94 <HAL_TIM_PWM_Start+0x1a8>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	4a24      	ldr	r2, [pc, #144]	; (800adf8 <HAL_TIM_PWM_Start+0x20c>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d013      	beq.n	800ad94 <HAL_TIM_PWM_Start+0x1a8>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	4a22      	ldr	r2, [pc, #136]	; (800adfc <HAL_TIM_PWM_Start+0x210>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d00e      	beq.n	800ad94 <HAL_TIM_PWM_Start+0x1a8>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	4a1a      	ldr	r2, [pc, #104]	; (800ade4 <HAL_TIM_PWM_Start+0x1f8>)
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d009      	beq.n	800ad94 <HAL_TIM_PWM_Start+0x1a8>
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	4a18      	ldr	r2, [pc, #96]	; (800ade8 <HAL_TIM_PWM_Start+0x1fc>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d004      	beq.n	800ad94 <HAL_TIM_PWM_Start+0x1a8>
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	4a19      	ldr	r2, [pc, #100]	; (800adf4 <HAL_TIM_PWM_Start+0x208>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d115      	bne.n	800adc0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	689a      	ldr	r2, [r3, #8]
 800ad9a:	4b19      	ldr	r3, [pc, #100]	; (800ae00 <HAL_TIM_PWM_Start+0x214>)
 800ad9c:	4013      	ands	r3, r2
 800ad9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	2b06      	cmp	r3, #6
 800ada4:	d015      	beq.n	800add2 <HAL_TIM_PWM_Start+0x1e6>
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800adac:	d011      	beq.n	800add2 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	681a      	ldr	r2, [r3, #0]
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f042 0201 	orr.w	r2, r2, #1
 800adbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adbe:	e008      	b.n	800add2 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	681a      	ldr	r2, [r3, #0]
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f042 0201 	orr.w	r2, r2, #1
 800adce:	601a      	str	r2, [r3, #0]
 800add0:	e000      	b.n	800add4 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800add2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800add4:	2300      	movs	r3, #0
}
 800add6:	4618      	mov	r0, r3
 800add8:	3710      	adds	r7, #16
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}
 800adde:	bf00      	nop
 800ade0:	40012c00 	.word	0x40012c00
 800ade4:	40013400 	.word	0x40013400
 800ade8:	40014000 	.word	0x40014000
 800adec:	40014400 	.word	0x40014400
 800adf0:	40014800 	.word	0x40014800
 800adf4:	40015000 	.word	0x40015000
 800adf8:	40000400 	.word	0x40000400
 800adfc:	40000800 	.word	0x40000800
 800ae00:	00010007 	.word	0x00010007

0800ae04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b082      	sub	sp, #8
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	691b      	ldr	r3, [r3, #16]
 800ae12:	f003 0302 	and.w	r3, r3, #2
 800ae16:	2b02      	cmp	r3, #2
 800ae18:	d122      	bne.n	800ae60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	68db      	ldr	r3, [r3, #12]
 800ae20:	f003 0302 	and.w	r3, r3, #2
 800ae24:	2b02      	cmp	r3, #2
 800ae26:	d11b      	bne.n	800ae60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	f06f 0202 	mvn.w	r2, #2
 800ae30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2201      	movs	r2, #1
 800ae36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	699b      	ldr	r3, [r3, #24]
 800ae3e:	f003 0303 	and.w	r3, r3, #3
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d003      	beq.n	800ae4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	f000 faed 	bl	800b426 <HAL_TIM_IC_CaptureCallback>
 800ae4c:	e005      	b.n	800ae5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 fadf 	bl	800b412 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f000 faf0 	bl	800b43a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	691b      	ldr	r3, [r3, #16]
 800ae66:	f003 0304 	and.w	r3, r3, #4
 800ae6a:	2b04      	cmp	r3, #4
 800ae6c:	d122      	bne.n	800aeb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	68db      	ldr	r3, [r3, #12]
 800ae74:	f003 0304 	and.w	r3, r3, #4
 800ae78:	2b04      	cmp	r3, #4
 800ae7a:	d11b      	bne.n	800aeb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	f06f 0204 	mvn.w	r2, #4
 800ae84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2202      	movs	r2, #2
 800ae8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	699b      	ldr	r3, [r3, #24]
 800ae92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d003      	beq.n	800aea2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f000 fac3 	bl	800b426 <HAL_TIM_IC_CaptureCallback>
 800aea0:	e005      	b.n	800aeae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f000 fab5 	bl	800b412 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aea8:	6878      	ldr	r0, [r7, #4]
 800aeaa:	f000 fac6 	bl	800b43a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	691b      	ldr	r3, [r3, #16]
 800aeba:	f003 0308 	and.w	r3, r3, #8
 800aebe:	2b08      	cmp	r3, #8
 800aec0:	d122      	bne.n	800af08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	68db      	ldr	r3, [r3, #12]
 800aec8:	f003 0308 	and.w	r3, r3, #8
 800aecc:	2b08      	cmp	r3, #8
 800aece:	d11b      	bne.n	800af08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f06f 0208 	mvn.w	r2, #8
 800aed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2204      	movs	r2, #4
 800aede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	69db      	ldr	r3, [r3, #28]
 800aee6:	f003 0303 	and.w	r3, r3, #3
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d003      	beq.n	800aef6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f000 fa99 	bl	800b426 <HAL_TIM_IC_CaptureCallback>
 800aef4:	e005      	b.n	800af02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f000 fa8b 	bl	800b412 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f000 fa9c 	bl	800b43a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	2200      	movs	r2, #0
 800af06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	691b      	ldr	r3, [r3, #16]
 800af0e:	f003 0310 	and.w	r3, r3, #16
 800af12:	2b10      	cmp	r3, #16
 800af14:	d122      	bne.n	800af5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	68db      	ldr	r3, [r3, #12]
 800af1c:	f003 0310 	and.w	r3, r3, #16
 800af20:	2b10      	cmp	r3, #16
 800af22:	d11b      	bne.n	800af5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	f06f 0210 	mvn.w	r2, #16
 800af2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	2208      	movs	r2, #8
 800af32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	69db      	ldr	r3, [r3, #28]
 800af3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d003      	beq.n	800af4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800af42:	6878      	ldr	r0, [r7, #4]
 800af44:	f000 fa6f 	bl	800b426 <HAL_TIM_IC_CaptureCallback>
 800af48:	e005      	b.n	800af56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f000 fa61 	bl	800b412 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f000 fa72 	bl	800b43a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2200      	movs	r2, #0
 800af5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	691b      	ldr	r3, [r3, #16]
 800af62:	f003 0301 	and.w	r3, r3, #1
 800af66:	2b01      	cmp	r3, #1
 800af68:	d10e      	bne.n	800af88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	68db      	ldr	r3, [r3, #12]
 800af70:	f003 0301 	and.w	r3, r3, #1
 800af74:	2b01      	cmp	r3, #1
 800af76:	d107      	bne.n	800af88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	f06f 0201 	mvn.w	r2, #1
 800af80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f000 fa3b 	bl	800b3fe <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	691b      	ldr	r3, [r3, #16]
 800af8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af92:	2b80      	cmp	r3, #128	; 0x80
 800af94:	d10e      	bne.n	800afb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	68db      	ldr	r3, [r3, #12]
 800af9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800afa0:	2b80      	cmp	r3, #128	; 0x80
 800afa2:	d107      	bne.n	800afb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800afac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f000 ff52 	bl	800be58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	691b      	ldr	r3, [r3, #16]
 800afba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800afbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800afc2:	d10e      	bne.n	800afe2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	68db      	ldr	r3, [r3, #12]
 800afca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800afce:	2b80      	cmp	r3, #128	; 0x80
 800afd0:	d107      	bne.n	800afe2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800afda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800afdc:	6878      	ldr	r0, [r7, #4]
 800afde:	f000 ff45 	bl	800be6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	691b      	ldr	r3, [r3, #16]
 800afe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afec:	2b40      	cmp	r3, #64	; 0x40
 800afee:	d10e      	bne.n	800b00e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	68db      	ldr	r3, [r3, #12]
 800aff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800affa:	2b40      	cmp	r3, #64	; 0x40
 800affc:	d107      	bne.n	800b00e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f000 fa20 	bl	800b44e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	691b      	ldr	r3, [r3, #16]
 800b014:	f003 0320 	and.w	r3, r3, #32
 800b018:	2b20      	cmp	r3, #32
 800b01a:	d10e      	bne.n	800b03a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	68db      	ldr	r3, [r3, #12]
 800b022:	f003 0320 	and.w	r3, r3, #32
 800b026:	2b20      	cmp	r3, #32
 800b028:	d107      	bne.n	800b03a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f06f 0220 	mvn.w	r2, #32
 800b032:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b034:	6878      	ldr	r0, [r7, #4]
 800b036:	f000 ff05 	bl	800be44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b03a:	bf00      	nop
 800b03c:	3708      	adds	r7, #8
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
	...

0800b044 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b044:	b580      	push	{r7, lr}
 800b046:	b086      	sub	sp, #24
 800b048:	af00      	add	r7, sp, #0
 800b04a:	60f8      	str	r0, [r7, #12]
 800b04c:	60b9      	str	r1, [r7, #8]
 800b04e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b050:	2300      	movs	r3, #0
 800b052:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b05a:	2b01      	cmp	r3, #1
 800b05c:	d101      	bne.n	800b062 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b05e:	2302      	movs	r3, #2
 800b060:	e0ff      	b.n	800b262 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	2201      	movs	r2, #1
 800b066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2b14      	cmp	r3, #20
 800b06e:	f200 80f0 	bhi.w	800b252 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b072:	a201      	add	r2, pc, #4	; (adr r2, 800b078 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b078:	0800b0cd 	.word	0x0800b0cd
 800b07c:	0800b253 	.word	0x0800b253
 800b080:	0800b253 	.word	0x0800b253
 800b084:	0800b253 	.word	0x0800b253
 800b088:	0800b10d 	.word	0x0800b10d
 800b08c:	0800b253 	.word	0x0800b253
 800b090:	0800b253 	.word	0x0800b253
 800b094:	0800b253 	.word	0x0800b253
 800b098:	0800b14f 	.word	0x0800b14f
 800b09c:	0800b253 	.word	0x0800b253
 800b0a0:	0800b253 	.word	0x0800b253
 800b0a4:	0800b253 	.word	0x0800b253
 800b0a8:	0800b18f 	.word	0x0800b18f
 800b0ac:	0800b253 	.word	0x0800b253
 800b0b0:	0800b253 	.word	0x0800b253
 800b0b4:	0800b253 	.word	0x0800b253
 800b0b8:	0800b1d1 	.word	0x0800b1d1
 800b0bc:	0800b253 	.word	0x0800b253
 800b0c0:	0800b253 	.word	0x0800b253
 800b0c4:	0800b253 	.word	0x0800b253
 800b0c8:	0800b211 	.word	0x0800b211
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	68b9      	ldr	r1, [r7, #8]
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f000 fa64 	bl	800b5a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	699a      	ldr	r2, [r3, #24]
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f042 0208 	orr.w	r2, r2, #8
 800b0e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	699a      	ldr	r2, [r3, #24]
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f022 0204 	bic.w	r2, r2, #4
 800b0f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	6999      	ldr	r1, [r3, #24]
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	691a      	ldr	r2, [r3, #16]
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	430a      	orrs	r2, r1
 800b108:	619a      	str	r2, [r3, #24]
      break;
 800b10a:	e0a5      	b.n	800b258 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	68b9      	ldr	r1, [r7, #8]
 800b112:	4618      	mov	r0, r3
 800b114:	f000 fade 	bl	800b6d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	699a      	ldr	r2, [r3, #24]
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b126:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	699a      	ldr	r2, [r3, #24]
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b136:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	6999      	ldr	r1, [r3, #24]
 800b13e:	68bb      	ldr	r3, [r7, #8]
 800b140:	691b      	ldr	r3, [r3, #16]
 800b142:	021a      	lsls	r2, r3, #8
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	430a      	orrs	r2, r1
 800b14a:	619a      	str	r2, [r3, #24]
      break;
 800b14c:	e084      	b.n	800b258 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	68b9      	ldr	r1, [r7, #8]
 800b154:	4618      	mov	r0, r3
 800b156:	f000 fb51 	bl	800b7fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	69da      	ldr	r2, [r3, #28]
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f042 0208 	orr.w	r2, r2, #8
 800b168:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	69da      	ldr	r2, [r3, #28]
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	f022 0204 	bic.w	r2, r2, #4
 800b178:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	69d9      	ldr	r1, [r3, #28]
 800b180:	68bb      	ldr	r3, [r7, #8]
 800b182:	691a      	ldr	r2, [r3, #16]
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	430a      	orrs	r2, r1
 800b18a:	61da      	str	r2, [r3, #28]
      break;
 800b18c:	e064      	b.n	800b258 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	68b9      	ldr	r1, [r7, #8]
 800b194:	4618      	mov	r0, r3
 800b196:	f000 fbc3 	bl	800b920 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	69da      	ldr	r2, [r3, #28]
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b1a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	69da      	ldr	r2, [r3, #28]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b1b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	69d9      	ldr	r1, [r3, #28]
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	691b      	ldr	r3, [r3, #16]
 800b1c4:	021a      	lsls	r2, r3, #8
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	430a      	orrs	r2, r1
 800b1cc:	61da      	str	r2, [r3, #28]
      break;
 800b1ce:	e043      	b.n	800b258 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	68b9      	ldr	r1, [r7, #8]
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f000 fc12 	bl	800ba00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f042 0208 	orr.w	r2, r2, #8
 800b1ea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	f022 0204 	bic.w	r2, r2, #4
 800b1fa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	691a      	ldr	r2, [r3, #16]
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	430a      	orrs	r2, r1
 800b20c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800b20e:	e023      	b.n	800b258 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	68b9      	ldr	r1, [r7, #8]
 800b216:	4618      	mov	r0, r3
 800b218:	f000 fc5c 	bl	800bad4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b22a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b23a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	691b      	ldr	r3, [r3, #16]
 800b246:	021a      	lsls	r2, r3, #8
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	430a      	orrs	r2, r1
 800b24e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800b250:	e002      	b.n	800b258 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800b252:	2301      	movs	r3, #1
 800b254:	75fb      	strb	r3, [r7, #23]
      break;
 800b256:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	2200      	movs	r2, #0
 800b25c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b260:	7dfb      	ldrb	r3, [r7, #23]
}
 800b262:	4618      	mov	r0, r3
 800b264:	3718      	adds	r7, #24
 800b266:	46bd      	mov	sp, r7
 800b268:	bd80      	pop	{r7, pc}
 800b26a:	bf00      	nop

0800b26c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b084      	sub	sp, #16
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
 800b274:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b276:	2300      	movs	r3, #0
 800b278:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b280:	2b01      	cmp	r3, #1
 800b282:	d101      	bne.n	800b288 <HAL_TIM_ConfigClockSource+0x1c>
 800b284:	2302      	movs	r3, #2
 800b286:	e0b6      	b.n	800b3f6 <HAL_TIM_ConfigClockSource+0x18a>
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2201      	movs	r2, #1
 800b28c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2202      	movs	r2, #2
 800b294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	689b      	ldr	r3, [r3, #8]
 800b29e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b2a0:	68bb      	ldr	r3, [r7, #8]
 800b2a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b2a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b2aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b2ac:	68bb      	ldr	r3, [r7, #8]
 800b2ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b2b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	68ba      	ldr	r2, [r7, #8]
 800b2ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2c4:	d03e      	beq.n	800b344 <HAL_TIM_ConfigClockSource+0xd8>
 800b2c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2ca:	f200 8087 	bhi.w	800b3dc <HAL_TIM_ConfigClockSource+0x170>
 800b2ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b2d2:	f000 8086 	beq.w	800b3e2 <HAL_TIM_ConfigClockSource+0x176>
 800b2d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b2da:	d87f      	bhi.n	800b3dc <HAL_TIM_ConfigClockSource+0x170>
 800b2dc:	2b70      	cmp	r3, #112	; 0x70
 800b2de:	d01a      	beq.n	800b316 <HAL_TIM_ConfigClockSource+0xaa>
 800b2e0:	2b70      	cmp	r3, #112	; 0x70
 800b2e2:	d87b      	bhi.n	800b3dc <HAL_TIM_ConfigClockSource+0x170>
 800b2e4:	2b60      	cmp	r3, #96	; 0x60
 800b2e6:	d050      	beq.n	800b38a <HAL_TIM_ConfigClockSource+0x11e>
 800b2e8:	2b60      	cmp	r3, #96	; 0x60
 800b2ea:	d877      	bhi.n	800b3dc <HAL_TIM_ConfigClockSource+0x170>
 800b2ec:	2b50      	cmp	r3, #80	; 0x50
 800b2ee:	d03c      	beq.n	800b36a <HAL_TIM_ConfigClockSource+0xfe>
 800b2f0:	2b50      	cmp	r3, #80	; 0x50
 800b2f2:	d873      	bhi.n	800b3dc <HAL_TIM_ConfigClockSource+0x170>
 800b2f4:	2b40      	cmp	r3, #64	; 0x40
 800b2f6:	d058      	beq.n	800b3aa <HAL_TIM_ConfigClockSource+0x13e>
 800b2f8:	2b40      	cmp	r3, #64	; 0x40
 800b2fa:	d86f      	bhi.n	800b3dc <HAL_TIM_ConfigClockSource+0x170>
 800b2fc:	2b30      	cmp	r3, #48	; 0x30
 800b2fe:	d064      	beq.n	800b3ca <HAL_TIM_ConfigClockSource+0x15e>
 800b300:	2b30      	cmp	r3, #48	; 0x30
 800b302:	d86b      	bhi.n	800b3dc <HAL_TIM_ConfigClockSource+0x170>
 800b304:	2b20      	cmp	r3, #32
 800b306:	d060      	beq.n	800b3ca <HAL_TIM_ConfigClockSource+0x15e>
 800b308:	2b20      	cmp	r3, #32
 800b30a:	d867      	bhi.n	800b3dc <HAL_TIM_ConfigClockSource+0x170>
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d05c      	beq.n	800b3ca <HAL_TIM_ConfigClockSource+0x15e>
 800b310:	2b10      	cmp	r3, #16
 800b312:	d05a      	beq.n	800b3ca <HAL_TIM_ConfigClockSource+0x15e>
 800b314:	e062      	b.n	800b3dc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6818      	ldr	r0, [r3, #0]
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	6899      	ldr	r1, [r3, #8]
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	685a      	ldr	r2, [r3, #4]
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	68db      	ldr	r3, [r3, #12]
 800b326:	f000 fcbb 	bl	800bca0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	689b      	ldr	r3, [r3, #8]
 800b330:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b338:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	68ba      	ldr	r2, [r7, #8]
 800b340:	609a      	str	r2, [r3, #8]
      break;
 800b342:	e04f      	b.n	800b3e4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	6818      	ldr	r0, [r3, #0]
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	6899      	ldr	r1, [r3, #8]
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	685a      	ldr	r2, [r3, #4]
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	68db      	ldr	r3, [r3, #12]
 800b354:	f000 fca4 	bl	800bca0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	689a      	ldr	r2, [r3, #8]
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b366:	609a      	str	r2, [r3, #8]
      break;
 800b368:	e03c      	b.n	800b3e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6818      	ldr	r0, [r3, #0]
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	6859      	ldr	r1, [r3, #4]
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	68db      	ldr	r3, [r3, #12]
 800b376:	461a      	mov	r2, r3
 800b378:	f000 fc18 	bl	800bbac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	2150      	movs	r1, #80	; 0x50
 800b382:	4618      	mov	r0, r3
 800b384:	f000 fc71 	bl	800bc6a <TIM_ITRx_SetConfig>
      break;
 800b388:	e02c      	b.n	800b3e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6818      	ldr	r0, [r3, #0]
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	6859      	ldr	r1, [r3, #4]
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	68db      	ldr	r3, [r3, #12]
 800b396:	461a      	mov	r2, r3
 800b398:	f000 fc37 	bl	800bc0a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	2160      	movs	r1, #96	; 0x60
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	f000 fc61 	bl	800bc6a <TIM_ITRx_SetConfig>
      break;
 800b3a8:	e01c      	b.n	800b3e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6818      	ldr	r0, [r3, #0]
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	6859      	ldr	r1, [r3, #4]
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	68db      	ldr	r3, [r3, #12]
 800b3b6:	461a      	mov	r2, r3
 800b3b8:	f000 fbf8 	bl	800bbac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	2140      	movs	r1, #64	; 0x40
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	f000 fc51 	bl	800bc6a <TIM_ITRx_SetConfig>
      break;
 800b3c8:	e00c      	b.n	800b3e4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681a      	ldr	r2, [r3, #0]
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	4619      	mov	r1, r3
 800b3d4:	4610      	mov	r0, r2
 800b3d6:	f000 fc48 	bl	800bc6a <TIM_ITRx_SetConfig>
      break;
 800b3da:	e003      	b.n	800b3e4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800b3dc:	2301      	movs	r3, #1
 800b3de:	73fb      	strb	r3, [r7, #15]
      break;
 800b3e0:	e000      	b.n	800b3e4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800b3e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	2201      	movs	r2, #1
 800b3e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b3f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3710      	adds	r7, #16
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}

0800b3fe <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b3fe:	b480      	push	{r7}
 800b400:	b083      	sub	sp, #12
 800b402:	af00      	add	r7, sp, #0
 800b404:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b406:	bf00      	nop
 800b408:	370c      	adds	r7, #12
 800b40a:	46bd      	mov	sp, r7
 800b40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b410:	4770      	bx	lr

0800b412 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b412:	b480      	push	{r7}
 800b414:	b083      	sub	sp, #12
 800b416:	af00      	add	r7, sp, #0
 800b418:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b41a:	bf00      	nop
 800b41c:	370c      	adds	r7, #12
 800b41e:	46bd      	mov	sp, r7
 800b420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b424:	4770      	bx	lr

0800b426 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b426:	b480      	push	{r7}
 800b428:	b083      	sub	sp, #12
 800b42a:	af00      	add	r7, sp, #0
 800b42c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b42e:	bf00      	nop
 800b430:	370c      	adds	r7, #12
 800b432:	46bd      	mov	sp, r7
 800b434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b438:	4770      	bx	lr

0800b43a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b43a:	b480      	push	{r7}
 800b43c:	b083      	sub	sp, #12
 800b43e:	af00      	add	r7, sp, #0
 800b440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b442:	bf00      	nop
 800b444:	370c      	adds	r7, #12
 800b446:	46bd      	mov	sp, r7
 800b448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44c:	4770      	bx	lr

0800b44e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b44e:	b480      	push	{r7}
 800b450:	b083      	sub	sp, #12
 800b452:	af00      	add	r7, sp, #0
 800b454:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b456:	bf00      	nop
 800b458:	370c      	adds	r7, #12
 800b45a:	46bd      	mov	sp, r7
 800b45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b460:	4770      	bx	lr
	...

0800b464 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b464:	b480      	push	{r7}
 800b466:	b085      	sub	sp, #20
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	4a42      	ldr	r2, [pc, #264]	; (800b580 <TIM_Base_SetConfig+0x11c>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d013      	beq.n	800b4a4 <TIM_Base_SetConfig+0x40>
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b482:	d00f      	beq.n	800b4a4 <TIM_Base_SetConfig+0x40>
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	4a3f      	ldr	r2, [pc, #252]	; (800b584 <TIM_Base_SetConfig+0x120>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d00b      	beq.n	800b4a4 <TIM_Base_SetConfig+0x40>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	4a3e      	ldr	r2, [pc, #248]	; (800b588 <TIM_Base_SetConfig+0x124>)
 800b490:	4293      	cmp	r3, r2
 800b492:	d007      	beq.n	800b4a4 <TIM_Base_SetConfig+0x40>
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	4a3d      	ldr	r2, [pc, #244]	; (800b58c <TIM_Base_SetConfig+0x128>)
 800b498:	4293      	cmp	r3, r2
 800b49a:	d003      	beq.n	800b4a4 <TIM_Base_SetConfig+0x40>
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	4a3c      	ldr	r2, [pc, #240]	; (800b590 <TIM_Base_SetConfig+0x12c>)
 800b4a0:	4293      	cmp	r3, r2
 800b4a2:	d108      	bne.n	800b4b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b4aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	685b      	ldr	r3, [r3, #4]
 800b4b0:	68fa      	ldr	r2, [r7, #12]
 800b4b2:	4313      	orrs	r3, r2
 800b4b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	4a31      	ldr	r2, [pc, #196]	; (800b580 <TIM_Base_SetConfig+0x11c>)
 800b4ba:	4293      	cmp	r3, r2
 800b4bc:	d01f      	beq.n	800b4fe <TIM_Base_SetConfig+0x9a>
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4c4:	d01b      	beq.n	800b4fe <TIM_Base_SetConfig+0x9a>
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	4a2e      	ldr	r2, [pc, #184]	; (800b584 <TIM_Base_SetConfig+0x120>)
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d017      	beq.n	800b4fe <TIM_Base_SetConfig+0x9a>
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	4a2d      	ldr	r2, [pc, #180]	; (800b588 <TIM_Base_SetConfig+0x124>)
 800b4d2:	4293      	cmp	r3, r2
 800b4d4:	d013      	beq.n	800b4fe <TIM_Base_SetConfig+0x9a>
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	4a2c      	ldr	r2, [pc, #176]	; (800b58c <TIM_Base_SetConfig+0x128>)
 800b4da:	4293      	cmp	r3, r2
 800b4dc:	d00f      	beq.n	800b4fe <TIM_Base_SetConfig+0x9a>
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	4a2c      	ldr	r2, [pc, #176]	; (800b594 <TIM_Base_SetConfig+0x130>)
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	d00b      	beq.n	800b4fe <TIM_Base_SetConfig+0x9a>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	4a2b      	ldr	r2, [pc, #172]	; (800b598 <TIM_Base_SetConfig+0x134>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d007      	beq.n	800b4fe <TIM_Base_SetConfig+0x9a>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	4a2a      	ldr	r2, [pc, #168]	; (800b59c <TIM_Base_SetConfig+0x138>)
 800b4f2:	4293      	cmp	r3, r2
 800b4f4:	d003      	beq.n	800b4fe <TIM_Base_SetConfig+0x9a>
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	4a25      	ldr	r2, [pc, #148]	; (800b590 <TIM_Base_SetConfig+0x12c>)
 800b4fa:	4293      	cmp	r3, r2
 800b4fc:	d108      	bne.n	800b510 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b504:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	68db      	ldr	r3, [r3, #12]
 800b50a:	68fa      	ldr	r2, [r7, #12]
 800b50c:	4313      	orrs	r3, r2
 800b50e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	695b      	ldr	r3, [r3, #20]
 800b51a:	4313      	orrs	r3, r2
 800b51c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	68fa      	ldr	r2, [r7, #12]
 800b522:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	689a      	ldr	r2, [r3, #8]
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	681a      	ldr	r2, [r3, #0]
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	4a12      	ldr	r2, [pc, #72]	; (800b580 <TIM_Base_SetConfig+0x11c>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d013      	beq.n	800b564 <TIM_Base_SetConfig+0x100>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	4a13      	ldr	r2, [pc, #76]	; (800b58c <TIM_Base_SetConfig+0x128>)
 800b540:	4293      	cmp	r3, r2
 800b542:	d00f      	beq.n	800b564 <TIM_Base_SetConfig+0x100>
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	4a13      	ldr	r2, [pc, #76]	; (800b594 <TIM_Base_SetConfig+0x130>)
 800b548:	4293      	cmp	r3, r2
 800b54a:	d00b      	beq.n	800b564 <TIM_Base_SetConfig+0x100>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	4a12      	ldr	r2, [pc, #72]	; (800b598 <TIM_Base_SetConfig+0x134>)
 800b550:	4293      	cmp	r3, r2
 800b552:	d007      	beq.n	800b564 <TIM_Base_SetConfig+0x100>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	4a11      	ldr	r2, [pc, #68]	; (800b59c <TIM_Base_SetConfig+0x138>)
 800b558:	4293      	cmp	r3, r2
 800b55a:	d003      	beq.n	800b564 <TIM_Base_SetConfig+0x100>
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	4a0c      	ldr	r2, [pc, #48]	; (800b590 <TIM_Base_SetConfig+0x12c>)
 800b560:	4293      	cmp	r3, r2
 800b562:	d103      	bne.n	800b56c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	691a      	ldr	r2, [r3, #16]
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2201      	movs	r2, #1
 800b570:	615a      	str	r2, [r3, #20]
}
 800b572:	bf00      	nop
 800b574:	3714      	adds	r7, #20
 800b576:	46bd      	mov	sp, r7
 800b578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57c:	4770      	bx	lr
 800b57e:	bf00      	nop
 800b580:	40012c00 	.word	0x40012c00
 800b584:	40000400 	.word	0x40000400
 800b588:	40000800 	.word	0x40000800
 800b58c:	40013400 	.word	0x40013400
 800b590:	40015000 	.word	0x40015000
 800b594:	40014000 	.word	0x40014000
 800b598:	40014400 	.word	0x40014400
 800b59c:	40014800 	.word	0x40014800

0800b5a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b087      	sub	sp, #28
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6a1b      	ldr	r3, [r3, #32]
 800b5ae:	f023 0201 	bic.w	r2, r3, #1
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6a1b      	ldr	r3, [r3, #32]
 800b5ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	685b      	ldr	r3, [r3, #4]
 800b5c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	699b      	ldr	r3, [r3, #24]
 800b5c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b5ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	f023 0303 	bic.w	r3, r3, #3
 800b5da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	68fa      	ldr	r2, [r7, #12]
 800b5e2:	4313      	orrs	r3, r2
 800b5e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	f023 0302 	bic.w	r3, r3, #2
 800b5ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	689b      	ldr	r3, [r3, #8]
 800b5f2:	697a      	ldr	r2, [r7, #20]
 800b5f4:	4313      	orrs	r3, r2
 800b5f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	4a30      	ldr	r2, [pc, #192]	; (800b6bc <TIM_OC1_SetConfig+0x11c>)
 800b5fc:	4293      	cmp	r3, r2
 800b5fe:	d013      	beq.n	800b628 <TIM_OC1_SetConfig+0x88>
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	4a2f      	ldr	r2, [pc, #188]	; (800b6c0 <TIM_OC1_SetConfig+0x120>)
 800b604:	4293      	cmp	r3, r2
 800b606:	d00f      	beq.n	800b628 <TIM_OC1_SetConfig+0x88>
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	4a2e      	ldr	r2, [pc, #184]	; (800b6c4 <TIM_OC1_SetConfig+0x124>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d00b      	beq.n	800b628 <TIM_OC1_SetConfig+0x88>
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	4a2d      	ldr	r2, [pc, #180]	; (800b6c8 <TIM_OC1_SetConfig+0x128>)
 800b614:	4293      	cmp	r3, r2
 800b616:	d007      	beq.n	800b628 <TIM_OC1_SetConfig+0x88>
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	4a2c      	ldr	r2, [pc, #176]	; (800b6cc <TIM_OC1_SetConfig+0x12c>)
 800b61c:	4293      	cmp	r3, r2
 800b61e:	d003      	beq.n	800b628 <TIM_OC1_SetConfig+0x88>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	4a2b      	ldr	r2, [pc, #172]	; (800b6d0 <TIM_OC1_SetConfig+0x130>)
 800b624:	4293      	cmp	r3, r2
 800b626:	d10c      	bne.n	800b642 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b628:	697b      	ldr	r3, [r7, #20]
 800b62a:	f023 0308 	bic.w	r3, r3, #8
 800b62e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b630:	683b      	ldr	r3, [r7, #0]
 800b632:	68db      	ldr	r3, [r3, #12]
 800b634:	697a      	ldr	r2, [r7, #20]
 800b636:	4313      	orrs	r3, r2
 800b638:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b63a:	697b      	ldr	r3, [r7, #20]
 800b63c:	f023 0304 	bic.w	r3, r3, #4
 800b640:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	4a1d      	ldr	r2, [pc, #116]	; (800b6bc <TIM_OC1_SetConfig+0x11c>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d013      	beq.n	800b672 <TIM_OC1_SetConfig+0xd2>
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	4a1c      	ldr	r2, [pc, #112]	; (800b6c0 <TIM_OC1_SetConfig+0x120>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d00f      	beq.n	800b672 <TIM_OC1_SetConfig+0xd2>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	4a1b      	ldr	r2, [pc, #108]	; (800b6c4 <TIM_OC1_SetConfig+0x124>)
 800b656:	4293      	cmp	r3, r2
 800b658:	d00b      	beq.n	800b672 <TIM_OC1_SetConfig+0xd2>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	4a1a      	ldr	r2, [pc, #104]	; (800b6c8 <TIM_OC1_SetConfig+0x128>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	d007      	beq.n	800b672 <TIM_OC1_SetConfig+0xd2>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	4a19      	ldr	r2, [pc, #100]	; (800b6cc <TIM_OC1_SetConfig+0x12c>)
 800b666:	4293      	cmp	r3, r2
 800b668:	d003      	beq.n	800b672 <TIM_OC1_SetConfig+0xd2>
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	4a18      	ldr	r2, [pc, #96]	; (800b6d0 <TIM_OC1_SetConfig+0x130>)
 800b66e:	4293      	cmp	r3, r2
 800b670:	d111      	bne.n	800b696 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b672:	693b      	ldr	r3, [r7, #16]
 800b674:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b678:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b680:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	695b      	ldr	r3, [r3, #20]
 800b686:	693a      	ldr	r2, [r7, #16]
 800b688:	4313      	orrs	r3, r2
 800b68a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	699b      	ldr	r3, [r3, #24]
 800b690:	693a      	ldr	r2, [r7, #16]
 800b692:	4313      	orrs	r3, r2
 800b694:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	693a      	ldr	r2, [r7, #16]
 800b69a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	68fa      	ldr	r2, [r7, #12]
 800b6a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	685a      	ldr	r2, [r3, #4]
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	697a      	ldr	r2, [r7, #20]
 800b6ae:	621a      	str	r2, [r3, #32]
}
 800b6b0:	bf00      	nop
 800b6b2:	371c      	adds	r7, #28
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr
 800b6bc:	40012c00 	.word	0x40012c00
 800b6c0:	40013400 	.word	0x40013400
 800b6c4:	40014000 	.word	0x40014000
 800b6c8:	40014400 	.word	0x40014400
 800b6cc:	40014800 	.word	0x40014800
 800b6d0:	40015000 	.word	0x40015000

0800b6d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b087      	sub	sp, #28
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
 800b6dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	6a1b      	ldr	r3, [r3, #32]
 800b6e2:	f023 0210 	bic.w	r2, r3, #16
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6a1b      	ldr	r3, [r3, #32]
 800b6ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	685b      	ldr	r3, [r3, #4]
 800b6f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	699b      	ldr	r3, [r3, #24]
 800b6fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b702:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b706:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b70e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b710:	683b      	ldr	r3, [r7, #0]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	021b      	lsls	r3, r3, #8
 800b716:	68fa      	ldr	r2, [r7, #12]
 800b718:	4313      	orrs	r3, r2
 800b71a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	f023 0320 	bic.w	r3, r3, #32
 800b722:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	689b      	ldr	r3, [r3, #8]
 800b728:	011b      	lsls	r3, r3, #4
 800b72a:	697a      	ldr	r2, [r7, #20]
 800b72c:	4313      	orrs	r3, r2
 800b72e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	4a2c      	ldr	r2, [pc, #176]	; (800b7e4 <TIM_OC2_SetConfig+0x110>)
 800b734:	4293      	cmp	r3, r2
 800b736:	d007      	beq.n	800b748 <TIM_OC2_SetConfig+0x74>
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	4a2b      	ldr	r2, [pc, #172]	; (800b7e8 <TIM_OC2_SetConfig+0x114>)
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d003      	beq.n	800b748 <TIM_OC2_SetConfig+0x74>
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	4a2a      	ldr	r2, [pc, #168]	; (800b7ec <TIM_OC2_SetConfig+0x118>)
 800b744:	4293      	cmp	r3, r2
 800b746:	d10d      	bne.n	800b764 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b748:	697b      	ldr	r3, [r7, #20]
 800b74a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b74e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	68db      	ldr	r3, [r3, #12]
 800b754:	011b      	lsls	r3, r3, #4
 800b756:	697a      	ldr	r2, [r7, #20]
 800b758:	4313      	orrs	r3, r2
 800b75a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b75c:	697b      	ldr	r3, [r7, #20]
 800b75e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b762:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	4a1f      	ldr	r2, [pc, #124]	; (800b7e4 <TIM_OC2_SetConfig+0x110>)
 800b768:	4293      	cmp	r3, r2
 800b76a:	d013      	beq.n	800b794 <TIM_OC2_SetConfig+0xc0>
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	4a1e      	ldr	r2, [pc, #120]	; (800b7e8 <TIM_OC2_SetConfig+0x114>)
 800b770:	4293      	cmp	r3, r2
 800b772:	d00f      	beq.n	800b794 <TIM_OC2_SetConfig+0xc0>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	4a1e      	ldr	r2, [pc, #120]	; (800b7f0 <TIM_OC2_SetConfig+0x11c>)
 800b778:	4293      	cmp	r3, r2
 800b77a:	d00b      	beq.n	800b794 <TIM_OC2_SetConfig+0xc0>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	4a1d      	ldr	r2, [pc, #116]	; (800b7f4 <TIM_OC2_SetConfig+0x120>)
 800b780:	4293      	cmp	r3, r2
 800b782:	d007      	beq.n	800b794 <TIM_OC2_SetConfig+0xc0>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	4a1c      	ldr	r2, [pc, #112]	; (800b7f8 <TIM_OC2_SetConfig+0x124>)
 800b788:	4293      	cmp	r3, r2
 800b78a:	d003      	beq.n	800b794 <TIM_OC2_SetConfig+0xc0>
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	4a17      	ldr	r2, [pc, #92]	; (800b7ec <TIM_OC2_SetConfig+0x118>)
 800b790:	4293      	cmp	r3, r2
 800b792:	d113      	bne.n	800b7bc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b794:	693b      	ldr	r3, [r7, #16]
 800b796:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b79a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b79c:	693b      	ldr	r3, [r7, #16]
 800b79e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b7a2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	695b      	ldr	r3, [r3, #20]
 800b7a8:	009b      	lsls	r3, r3, #2
 800b7aa:	693a      	ldr	r2, [r7, #16]
 800b7ac:	4313      	orrs	r3, r2
 800b7ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	699b      	ldr	r3, [r3, #24]
 800b7b4:	009b      	lsls	r3, r3, #2
 800b7b6:	693a      	ldr	r2, [r7, #16]
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	693a      	ldr	r2, [r7, #16]
 800b7c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	68fa      	ldr	r2, [r7, #12]
 800b7c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	685a      	ldr	r2, [r3, #4]
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	697a      	ldr	r2, [r7, #20]
 800b7d4:	621a      	str	r2, [r3, #32]
}
 800b7d6:	bf00      	nop
 800b7d8:	371c      	adds	r7, #28
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e0:	4770      	bx	lr
 800b7e2:	bf00      	nop
 800b7e4:	40012c00 	.word	0x40012c00
 800b7e8:	40013400 	.word	0x40013400
 800b7ec:	40015000 	.word	0x40015000
 800b7f0:	40014000 	.word	0x40014000
 800b7f4:	40014400 	.word	0x40014400
 800b7f8:	40014800 	.word	0x40014800

0800b7fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	b087      	sub	sp, #28
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
 800b804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6a1b      	ldr	r3, [r3, #32]
 800b80a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6a1b      	ldr	r3, [r3, #32]
 800b816:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	685b      	ldr	r3, [r3, #4]
 800b81c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	69db      	ldr	r3, [r3, #28]
 800b822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b82a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b82e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	f023 0303 	bic.w	r3, r3, #3
 800b836:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	68fa      	ldr	r2, [r7, #12]
 800b83e:	4313      	orrs	r3, r2
 800b840:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b842:	697b      	ldr	r3, [r7, #20]
 800b844:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b848:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	689b      	ldr	r3, [r3, #8]
 800b84e:	021b      	lsls	r3, r3, #8
 800b850:	697a      	ldr	r2, [r7, #20]
 800b852:	4313      	orrs	r3, r2
 800b854:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	4a2b      	ldr	r2, [pc, #172]	; (800b908 <TIM_OC3_SetConfig+0x10c>)
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d007      	beq.n	800b86e <TIM_OC3_SetConfig+0x72>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	4a2a      	ldr	r2, [pc, #168]	; (800b90c <TIM_OC3_SetConfig+0x110>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d003      	beq.n	800b86e <TIM_OC3_SetConfig+0x72>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	4a29      	ldr	r2, [pc, #164]	; (800b910 <TIM_OC3_SetConfig+0x114>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d10d      	bne.n	800b88a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b86e:	697b      	ldr	r3, [r7, #20]
 800b870:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b874:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	68db      	ldr	r3, [r3, #12]
 800b87a:	021b      	lsls	r3, r3, #8
 800b87c:	697a      	ldr	r2, [r7, #20]
 800b87e:	4313      	orrs	r3, r2
 800b880:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b882:	697b      	ldr	r3, [r7, #20]
 800b884:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b888:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	4a1e      	ldr	r2, [pc, #120]	; (800b908 <TIM_OC3_SetConfig+0x10c>)
 800b88e:	4293      	cmp	r3, r2
 800b890:	d013      	beq.n	800b8ba <TIM_OC3_SetConfig+0xbe>
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	4a1d      	ldr	r2, [pc, #116]	; (800b90c <TIM_OC3_SetConfig+0x110>)
 800b896:	4293      	cmp	r3, r2
 800b898:	d00f      	beq.n	800b8ba <TIM_OC3_SetConfig+0xbe>
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	4a1d      	ldr	r2, [pc, #116]	; (800b914 <TIM_OC3_SetConfig+0x118>)
 800b89e:	4293      	cmp	r3, r2
 800b8a0:	d00b      	beq.n	800b8ba <TIM_OC3_SetConfig+0xbe>
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	4a1c      	ldr	r2, [pc, #112]	; (800b918 <TIM_OC3_SetConfig+0x11c>)
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	d007      	beq.n	800b8ba <TIM_OC3_SetConfig+0xbe>
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	4a1b      	ldr	r2, [pc, #108]	; (800b91c <TIM_OC3_SetConfig+0x120>)
 800b8ae:	4293      	cmp	r3, r2
 800b8b0:	d003      	beq.n	800b8ba <TIM_OC3_SetConfig+0xbe>
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	4a16      	ldr	r2, [pc, #88]	; (800b910 <TIM_OC3_SetConfig+0x114>)
 800b8b6:	4293      	cmp	r3, r2
 800b8b8:	d113      	bne.n	800b8e2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b8c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b8c2:	693b      	ldr	r3, [r7, #16]
 800b8c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b8c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	695b      	ldr	r3, [r3, #20]
 800b8ce:	011b      	lsls	r3, r3, #4
 800b8d0:	693a      	ldr	r2, [r7, #16]
 800b8d2:	4313      	orrs	r3, r2
 800b8d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b8d6:	683b      	ldr	r3, [r7, #0]
 800b8d8:	699b      	ldr	r3, [r3, #24]
 800b8da:	011b      	lsls	r3, r3, #4
 800b8dc:	693a      	ldr	r2, [r7, #16]
 800b8de:	4313      	orrs	r3, r2
 800b8e0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	693a      	ldr	r2, [r7, #16]
 800b8e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	68fa      	ldr	r2, [r7, #12]
 800b8ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	685a      	ldr	r2, [r3, #4]
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	697a      	ldr	r2, [r7, #20]
 800b8fa:	621a      	str	r2, [r3, #32]
}
 800b8fc:	bf00      	nop
 800b8fe:	371c      	adds	r7, #28
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr
 800b908:	40012c00 	.word	0x40012c00
 800b90c:	40013400 	.word	0x40013400
 800b910:	40015000 	.word	0x40015000
 800b914:	40014000 	.word	0x40014000
 800b918:	40014400 	.word	0x40014400
 800b91c:	40014800 	.word	0x40014800

0800b920 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b920:	b480      	push	{r7}
 800b922:	b087      	sub	sp, #28
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]
 800b928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	6a1b      	ldr	r3, [r3, #32]
 800b92e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6a1b      	ldr	r3, [r3, #32]
 800b93a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	685b      	ldr	r3, [r3, #4]
 800b940:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	69db      	ldr	r3, [r3, #28]
 800b946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b94e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b95a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	021b      	lsls	r3, r3, #8
 800b962:	68fa      	ldr	r2, [r7, #12]
 800b964:	4313      	orrs	r3, r2
 800b966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b968:	693b      	ldr	r3, [r7, #16]
 800b96a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b96e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	689b      	ldr	r3, [r3, #8]
 800b974:	031b      	lsls	r3, r3, #12
 800b976:	693a      	ldr	r2, [r7, #16]
 800b978:	4313      	orrs	r3, r2
 800b97a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	4a1a      	ldr	r2, [pc, #104]	; (800b9e8 <TIM_OC4_SetConfig+0xc8>)
 800b980:	4293      	cmp	r3, r2
 800b982:	d013      	beq.n	800b9ac <TIM_OC4_SetConfig+0x8c>
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	4a19      	ldr	r2, [pc, #100]	; (800b9ec <TIM_OC4_SetConfig+0xcc>)
 800b988:	4293      	cmp	r3, r2
 800b98a:	d00f      	beq.n	800b9ac <TIM_OC4_SetConfig+0x8c>
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	4a18      	ldr	r2, [pc, #96]	; (800b9f0 <TIM_OC4_SetConfig+0xd0>)
 800b990:	4293      	cmp	r3, r2
 800b992:	d00b      	beq.n	800b9ac <TIM_OC4_SetConfig+0x8c>
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	4a17      	ldr	r2, [pc, #92]	; (800b9f4 <TIM_OC4_SetConfig+0xd4>)
 800b998:	4293      	cmp	r3, r2
 800b99a:	d007      	beq.n	800b9ac <TIM_OC4_SetConfig+0x8c>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	4a16      	ldr	r2, [pc, #88]	; (800b9f8 <TIM_OC4_SetConfig+0xd8>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d003      	beq.n	800b9ac <TIM_OC4_SetConfig+0x8c>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	4a15      	ldr	r2, [pc, #84]	; (800b9fc <TIM_OC4_SetConfig+0xdc>)
 800b9a8:	4293      	cmp	r3, r2
 800b9aa:	d109      	bne.n	800b9c0 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b9ac:	697b      	ldr	r3, [r7, #20]
 800b9ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b9b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	695b      	ldr	r3, [r3, #20]
 800b9b8:	019b      	lsls	r3, r3, #6
 800b9ba:	697a      	ldr	r2, [r7, #20]
 800b9bc:	4313      	orrs	r3, r2
 800b9be:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	697a      	ldr	r2, [r7, #20]
 800b9c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	68fa      	ldr	r2, [r7, #12]
 800b9ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	685a      	ldr	r2, [r3, #4]
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	693a      	ldr	r2, [r7, #16]
 800b9d8:	621a      	str	r2, [r3, #32]
}
 800b9da:	bf00      	nop
 800b9dc:	371c      	adds	r7, #28
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e4:	4770      	bx	lr
 800b9e6:	bf00      	nop
 800b9e8:	40012c00 	.word	0x40012c00
 800b9ec:	40013400 	.word	0x40013400
 800b9f0:	40014000 	.word	0x40014000
 800b9f4:	40014400 	.word	0x40014400
 800b9f8:	40014800 	.word	0x40014800
 800b9fc:	40015000 	.word	0x40015000

0800ba00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ba00:	b480      	push	{r7}
 800ba02:	b087      	sub	sp, #28
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
 800ba08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6a1b      	ldr	r3, [r3, #32]
 800ba0e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6a1b      	ldr	r3, [r3, #32]
 800ba1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	685b      	ldr	r3, [r3, #4]
 800ba20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ba2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ba34:	683b      	ldr	r3, [r7, #0]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	68fa      	ldr	r2, [r7, #12]
 800ba3a:	4313      	orrs	r3, r2
 800ba3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ba3e:	693b      	ldr	r3, [r7, #16]
 800ba40:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ba44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	689b      	ldr	r3, [r3, #8]
 800ba4a:	041b      	lsls	r3, r3, #16
 800ba4c:	693a      	ldr	r2, [r7, #16]
 800ba4e:	4313      	orrs	r3, r2
 800ba50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	4a19      	ldr	r2, [pc, #100]	; (800babc <TIM_OC5_SetConfig+0xbc>)
 800ba56:	4293      	cmp	r3, r2
 800ba58:	d013      	beq.n	800ba82 <TIM_OC5_SetConfig+0x82>
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	4a18      	ldr	r2, [pc, #96]	; (800bac0 <TIM_OC5_SetConfig+0xc0>)
 800ba5e:	4293      	cmp	r3, r2
 800ba60:	d00f      	beq.n	800ba82 <TIM_OC5_SetConfig+0x82>
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	4a17      	ldr	r2, [pc, #92]	; (800bac4 <TIM_OC5_SetConfig+0xc4>)
 800ba66:	4293      	cmp	r3, r2
 800ba68:	d00b      	beq.n	800ba82 <TIM_OC5_SetConfig+0x82>
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	4a16      	ldr	r2, [pc, #88]	; (800bac8 <TIM_OC5_SetConfig+0xc8>)
 800ba6e:	4293      	cmp	r3, r2
 800ba70:	d007      	beq.n	800ba82 <TIM_OC5_SetConfig+0x82>
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	4a15      	ldr	r2, [pc, #84]	; (800bacc <TIM_OC5_SetConfig+0xcc>)
 800ba76:	4293      	cmp	r3, r2
 800ba78:	d003      	beq.n	800ba82 <TIM_OC5_SetConfig+0x82>
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	4a14      	ldr	r2, [pc, #80]	; (800bad0 <TIM_OC5_SetConfig+0xd0>)
 800ba7e:	4293      	cmp	r3, r2
 800ba80:	d109      	bne.n	800ba96 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ba82:	697b      	ldr	r3, [r7, #20]
 800ba84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ba88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	695b      	ldr	r3, [r3, #20]
 800ba8e:	021b      	lsls	r3, r3, #8
 800ba90:	697a      	ldr	r2, [r7, #20]
 800ba92:	4313      	orrs	r3, r2
 800ba94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	697a      	ldr	r2, [r7, #20]
 800ba9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	68fa      	ldr	r2, [r7, #12]
 800baa0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800baa2:	683b      	ldr	r3, [r7, #0]
 800baa4:	685a      	ldr	r2, [r3, #4]
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	693a      	ldr	r2, [r7, #16]
 800baae:	621a      	str	r2, [r3, #32]
}
 800bab0:	bf00      	nop
 800bab2:	371c      	adds	r7, #28
 800bab4:	46bd      	mov	sp, r7
 800bab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baba:	4770      	bx	lr
 800babc:	40012c00 	.word	0x40012c00
 800bac0:	40013400 	.word	0x40013400
 800bac4:	40014000 	.word	0x40014000
 800bac8:	40014400 	.word	0x40014400
 800bacc:	40014800 	.word	0x40014800
 800bad0:	40015000 	.word	0x40015000

0800bad4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800bad4:	b480      	push	{r7}
 800bad6:	b087      	sub	sp, #28
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
 800badc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	6a1b      	ldr	r3, [r3, #32]
 800bae2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	6a1b      	ldr	r3, [r3, #32]
 800baee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	685b      	ldr	r3, [r3, #4]
 800baf4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bafa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bb02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bb06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	021b      	lsls	r3, r3, #8
 800bb0e:	68fa      	ldr	r2, [r7, #12]
 800bb10:	4313      	orrs	r3, r2
 800bb12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bb14:	693b      	ldr	r3, [r7, #16]
 800bb16:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bb1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	689b      	ldr	r3, [r3, #8]
 800bb20:	051b      	lsls	r3, r3, #20
 800bb22:	693a      	ldr	r2, [r7, #16]
 800bb24:	4313      	orrs	r3, r2
 800bb26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	4a1a      	ldr	r2, [pc, #104]	; (800bb94 <TIM_OC6_SetConfig+0xc0>)
 800bb2c:	4293      	cmp	r3, r2
 800bb2e:	d013      	beq.n	800bb58 <TIM_OC6_SetConfig+0x84>
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	4a19      	ldr	r2, [pc, #100]	; (800bb98 <TIM_OC6_SetConfig+0xc4>)
 800bb34:	4293      	cmp	r3, r2
 800bb36:	d00f      	beq.n	800bb58 <TIM_OC6_SetConfig+0x84>
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	4a18      	ldr	r2, [pc, #96]	; (800bb9c <TIM_OC6_SetConfig+0xc8>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d00b      	beq.n	800bb58 <TIM_OC6_SetConfig+0x84>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	4a17      	ldr	r2, [pc, #92]	; (800bba0 <TIM_OC6_SetConfig+0xcc>)
 800bb44:	4293      	cmp	r3, r2
 800bb46:	d007      	beq.n	800bb58 <TIM_OC6_SetConfig+0x84>
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	4a16      	ldr	r2, [pc, #88]	; (800bba4 <TIM_OC6_SetConfig+0xd0>)
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	d003      	beq.n	800bb58 <TIM_OC6_SetConfig+0x84>
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	4a15      	ldr	r2, [pc, #84]	; (800bba8 <TIM_OC6_SetConfig+0xd4>)
 800bb54:	4293      	cmp	r3, r2
 800bb56:	d109      	bne.n	800bb6c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bb58:	697b      	ldr	r3, [r7, #20]
 800bb5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bb5e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	695b      	ldr	r3, [r3, #20]
 800bb64:	029b      	lsls	r3, r3, #10
 800bb66:	697a      	ldr	r2, [r7, #20]
 800bb68:	4313      	orrs	r3, r2
 800bb6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	697a      	ldr	r2, [r7, #20]
 800bb70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	68fa      	ldr	r2, [r7, #12]
 800bb76:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	685a      	ldr	r2, [r3, #4]
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	693a      	ldr	r2, [r7, #16]
 800bb84:	621a      	str	r2, [r3, #32]
}
 800bb86:	bf00      	nop
 800bb88:	371c      	adds	r7, #28
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb90:	4770      	bx	lr
 800bb92:	bf00      	nop
 800bb94:	40012c00 	.word	0x40012c00
 800bb98:	40013400 	.word	0x40013400
 800bb9c:	40014000 	.word	0x40014000
 800bba0:	40014400 	.word	0x40014400
 800bba4:	40014800 	.word	0x40014800
 800bba8:	40015000 	.word	0x40015000

0800bbac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bbac:	b480      	push	{r7}
 800bbae:	b087      	sub	sp, #28
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	60f8      	str	r0, [r7, #12]
 800bbb4:	60b9      	str	r1, [r7, #8]
 800bbb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	6a1b      	ldr	r3, [r3, #32]
 800bbbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	6a1b      	ldr	r3, [r3, #32]
 800bbc2:	f023 0201 	bic.w	r2, r3, #1
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	699b      	ldr	r3, [r3, #24]
 800bbce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bbd0:	693b      	ldr	r3, [r7, #16]
 800bbd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bbd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	011b      	lsls	r3, r3, #4
 800bbdc:	693a      	ldr	r2, [r7, #16]
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bbe2:	697b      	ldr	r3, [r7, #20]
 800bbe4:	f023 030a 	bic.w	r3, r3, #10
 800bbe8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bbea:	697a      	ldr	r2, [r7, #20]
 800bbec:	68bb      	ldr	r3, [r7, #8]
 800bbee:	4313      	orrs	r3, r2
 800bbf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	693a      	ldr	r2, [r7, #16]
 800bbf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	697a      	ldr	r2, [r7, #20]
 800bbfc:	621a      	str	r2, [r3, #32]
}
 800bbfe:	bf00      	nop
 800bc00:	371c      	adds	r7, #28
 800bc02:	46bd      	mov	sp, r7
 800bc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc08:	4770      	bx	lr

0800bc0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc0a:	b480      	push	{r7}
 800bc0c:	b087      	sub	sp, #28
 800bc0e:	af00      	add	r7, sp, #0
 800bc10:	60f8      	str	r0, [r7, #12]
 800bc12:	60b9      	str	r1, [r7, #8]
 800bc14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	6a1b      	ldr	r3, [r3, #32]
 800bc1a:	f023 0210 	bic.w	r2, r3, #16
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	699b      	ldr	r3, [r3, #24]
 800bc26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	6a1b      	ldr	r3, [r3, #32]
 800bc2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bc2e:	697b      	ldr	r3, [r7, #20]
 800bc30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bc34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	031b      	lsls	r3, r3, #12
 800bc3a:	697a      	ldr	r2, [r7, #20]
 800bc3c:	4313      	orrs	r3, r2
 800bc3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bc40:	693b      	ldr	r3, [r7, #16]
 800bc42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bc46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bc48:	68bb      	ldr	r3, [r7, #8]
 800bc4a:	011b      	lsls	r3, r3, #4
 800bc4c:	693a      	ldr	r2, [r7, #16]
 800bc4e:	4313      	orrs	r3, r2
 800bc50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	697a      	ldr	r2, [r7, #20]
 800bc56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	693a      	ldr	r2, [r7, #16]
 800bc5c:	621a      	str	r2, [r3, #32]
}
 800bc5e:	bf00      	nop
 800bc60:	371c      	adds	r7, #28
 800bc62:	46bd      	mov	sp, r7
 800bc64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc68:	4770      	bx	lr

0800bc6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bc6a:	b480      	push	{r7}
 800bc6c:	b085      	sub	sp, #20
 800bc6e:	af00      	add	r7, sp, #0
 800bc70:	6078      	str	r0, [r7, #4]
 800bc72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	689b      	ldr	r3, [r3, #8]
 800bc78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bc82:	683a      	ldr	r2, [r7, #0]
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	4313      	orrs	r3, r2
 800bc88:	f043 0307 	orr.w	r3, r3, #7
 800bc8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	68fa      	ldr	r2, [r7, #12]
 800bc92:	609a      	str	r2, [r3, #8]
}
 800bc94:	bf00      	nop
 800bc96:	3714      	adds	r7, #20
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9e:	4770      	bx	lr

0800bca0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bca0:	b480      	push	{r7}
 800bca2:	b087      	sub	sp, #28
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	60f8      	str	r0, [r7, #12]
 800bca8:	60b9      	str	r1, [r7, #8]
 800bcaa:	607a      	str	r2, [r7, #4]
 800bcac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	689b      	ldr	r3, [r3, #8]
 800bcb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bcb4:	697b      	ldr	r3, [r7, #20]
 800bcb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bcba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	021a      	lsls	r2, r3, #8
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	431a      	orrs	r2, r3
 800bcc4:	68bb      	ldr	r3, [r7, #8]
 800bcc6:	4313      	orrs	r3, r2
 800bcc8:	697a      	ldr	r2, [r7, #20]
 800bcca:	4313      	orrs	r3, r2
 800bccc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	697a      	ldr	r2, [r7, #20]
 800bcd2:	609a      	str	r2, [r3, #8]
}
 800bcd4:	bf00      	nop
 800bcd6:	371c      	adds	r7, #28
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcde:	4770      	bx	lr

0800bce0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bce0:	b480      	push	{r7}
 800bce2:	b087      	sub	sp, #28
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	60f8      	str	r0, [r7, #12]
 800bce8:	60b9      	str	r1, [r7, #8]
 800bcea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	f003 031f 	and.w	r3, r3, #31
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	fa02 f303 	lsl.w	r3, r2, r3
 800bcf8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	6a1a      	ldr	r2, [r3, #32]
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	43db      	mvns	r3, r3
 800bd02:	401a      	ands	r2, r3
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	6a1a      	ldr	r2, [r3, #32]
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	f003 031f 	and.w	r3, r3, #31
 800bd12:	6879      	ldr	r1, [r7, #4]
 800bd14:	fa01 f303 	lsl.w	r3, r1, r3
 800bd18:	431a      	orrs	r2, r3
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	621a      	str	r2, [r3, #32]
}
 800bd1e:	bf00      	nop
 800bd20:	371c      	adds	r7, #28
 800bd22:	46bd      	mov	sp, r7
 800bd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd28:	4770      	bx	lr
	...

0800bd2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b085      	sub	sp, #20
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
 800bd34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bd3c:	2b01      	cmp	r3, #1
 800bd3e:	d101      	bne.n	800bd44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bd40:	2302      	movs	r3, #2
 800bd42:	e06d      	b.n	800be20 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	2201      	movs	r2, #1
 800bd48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2202      	movs	r2, #2
 800bd50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	685b      	ldr	r3, [r3, #4]
 800bd5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	689b      	ldr	r3, [r3, #8]
 800bd62:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	4a30      	ldr	r2, [pc, #192]	; (800be2c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bd6a:	4293      	cmp	r3, r2
 800bd6c:	d009      	beq.n	800bd82 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	4a2f      	ldr	r2, [pc, #188]	; (800be30 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d004      	beq.n	800bd82 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	4a2d      	ldr	r2, [pc, #180]	; (800be34 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d108      	bne.n	800bd94 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800bd88:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	685b      	ldr	r3, [r3, #4]
 800bd8e:	68fa      	ldr	r2, [r7, #12]
 800bd90:	4313      	orrs	r3, r2
 800bd92:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bd9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	68fa      	ldr	r2, [r7, #12]
 800bda2:	4313      	orrs	r3, r2
 800bda4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	68fa      	ldr	r2, [r7, #12]
 800bdac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	4a1e      	ldr	r2, [pc, #120]	; (800be2c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bdb4:	4293      	cmp	r3, r2
 800bdb6:	d01d      	beq.n	800bdf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bdc0:	d018      	beq.n	800bdf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	4a1c      	ldr	r2, [pc, #112]	; (800be38 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d013      	beq.n	800bdf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4a1a      	ldr	r2, [pc, #104]	; (800be3c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d00e      	beq.n	800bdf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	4a15      	ldr	r2, [pc, #84]	; (800be30 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800bddc:	4293      	cmp	r3, r2
 800bdde:	d009      	beq.n	800bdf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	4a16      	ldr	r2, [pc, #88]	; (800be40 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d004      	beq.n	800bdf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	4a11      	ldr	r2, [pc, #68]	; (800be34 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	d10c      	bne.n	800be0e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bdfa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	689b      	ldr	r3, [r3, #8]
 800be00:	68ba      	ldr	r2, [r7, #8]
 800be02:	4313      	orrs	r3, r2
 800be04:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	68ba      	ldr	r2, [r7, #8]
 800be0c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	2201      	movs	r2, #1
 800be12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	2200      	movs	r2, #0
 800be1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800be1e:	2300      	movs	r3, #0
}
 800be20:	4618      	mov	r0, r3
 800be22:	3714      	adds	r7, #20
 800be24:	46bd      	mov	sp, r7
 800be26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2a:	4770      	bx	lr
 800be2c:	40012c00 	.word	0x40012c00
 800be30:	40013400 	.word	0x40013400
 800be34:	40015000 	.word	0x40015000
 800be38:	40000400 	.word	0x40000400
 800be3c:	40000800 	.word	0x40000800
 800be40:	40014000 	.word	0x40014000

0800be44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800be44:	b480      	push	{r7}
 800be46:	b083      	sub	sp, #12
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800be4c:	bf00      	nop
 800be4e:	370c      	adds	r7, #12
 800be50:	46bd      	mov	sp, r7
 800be52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be56:	4770      	bx	lr

0800be58 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800be58:	b480      	push	{r7}
 800be5a:	b083      	sub	sp, #12
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800be60:	bf00      	nop
 800be62:	370c      	adds	r7, #12
 800be64:	46bd      	mov	sp, r7
 800be66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6a:	4770      	bx	lr

0800be6c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800be6c:	b480      	push	{r7}
 800be6e:	b083      	sub	sp, #12
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800be74:	bf00      	nop
 800be76:	370c      	adds	r7, #12
 800be78:	46bd      	mov	sp, r7
 800be7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7e:	4770      	bx	lr

0800be80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b082      	sub	sp, #8
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d101      	bne.n	800be92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800be8e:	2301      	movs	r3, #1
 800be90:	e040      	b.n	800bf14 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800be96:	2b00      	cmp	r3, #0
 800be98:	d106      	bne.n	800bea8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	2200      	movs	r2, #0
 800be9e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bea2:	6878      	ldr	r0, [r7, #4]
 800bea4:	f7f8 fba6 	bl	80045f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2224      	movs	r2, #36	; 0x24
 800beac:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	681a      	ldr	r2, [r3, #0]
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	f022 0201 	bic.w	r2, r2, #1
 800bebc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f000 f82c 	bl	800bf1c <UART_SetConfig>
 800bec4:	4603      	mov	r3, r0
 800bec6:	2b01      	cmp	r3, #1
 800bec8:	d101      	bne.n	800bece <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800beca:	2301      	movs	r3, #1
 800becc:	e022      	b.n	800bf14 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d002      	beq.n	800bedc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f000 f9f6 	bl	800c2c8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	685a      	ldr	r2, [r3, #4]
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800beea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	689a      	ldr	r2, [r3, #8]
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800befa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	681a      	ldr	r2, [r3, #0]
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	f042 0201 	orr.w	r2, r2, #1
 800bf0a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bf0c:	6878      	ldr	r0, [r7, #4]
 800bf0e:	f000 fa7d 	bl	800c40c <UART_CheckIdleState>
 800bf12:	4603      	mov	r3, r0
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	3708      	adds	r7, #8
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}

0800bf1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b088      	sub	sp, #32
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bf24:	2300      	movs	r3, #0
 800bf26:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	689a      	ldr	r2, [r3, #8]
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	691b      	ldr	r3, [r3, #16]
 800bf30:	431a      	orrs	r2, r3
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	695b      	ldr	r3, [r3, #20]
 800bf36:	431a      	orrs	r2, r3
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	69db      	ldr	r3, [r3, #28]
 800bf3c:	4313      	orrs	r3, r2
 800bf3e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	681a      	ldr	r2, [r3, #0]
 800bf46:	4b92      	ldr	r3, [pc, #584]	; (800c190 <UART_SetConfig+0x274>)
 800bf48:	4013      	ands	r3, r2
 800bf4a:	687a      	ldr	r2, [r7, #4]
 800bf4c:	6812      	ldr	r2, [r2, #0]
 800bf4e:	6979      	ldr	r1, [r7, #20]
 800bf50:	430b      	orrs	r3, r1
 800bf52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	685b      	ldr	r3, [r3, #4]
 800bf5a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	68da      	ldr	r2, [r3, #12]
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	430a      	orrs	r2, r1
 800bf68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	699b      	ldr	r3, [r3, #24]
 800bf6e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	6a1b      	ldr	r3, [r3, #32]
 800bf74:	697a      	ldr	r2, [r7, #20]
 800bf76:	4313      	orrs	r3, r2
 800bf78:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	689b      	ldr	r3, [r3, #8]
 800bf80:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	697a      	ldr	r2, [r7, #20]
 800bf8a:	430a      	orrs	r2, r1
 800bf8c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	4a80      	ldr	r2, [pc, #512]	; (800c194 <UART_SetConfig+0x278>)
 800bf94:	4293      	cmp	r3, r2
 800bf96:	d120      	bne.n	800bfda <UART_SetConfig+0xbe>
 800bf98:	4b7f      	ldr	r3, [pc, #508]	; (800c198 <UART_SetConfig+0x27c>)
 800bf9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf9c:	f003 0303 	and.w	r3, r3, #3
 800bfa0:	2b03      	cmp	r3, #3
 800bfa2:	d817      	bhi.n	800bfd4 <UART_SetConfig+0xb8>
 800bfa4:	a201      	add	r2, pc, #4	; (adr r2, 800bfac <UART_SetConfig+0x90>)
 800bfa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfaa:	bf00      	nop
 800bfac:	0800bfbd 	.word	0x0800bfbd
 800bfb0:	0800bfc9 	.word	0x0800bfc9
 800bfb4:	0800bfcf 	.word	0x0800bfcf
 800bfb8:	0800bfc3 	.word	0x0800bfc3
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	77fb      	strb	r3, [r7, #31]
 800bfc0:	e0b5      	b.n	800c12e <UART_SetConfig+0x212>
 800bfc2:	2302      	movs	r3, #2
 800bfc4:	77fb      	strb	r3, [r7, #31]
 800bfc6:	e0b2      	b.n	800c12e <UART_SetConfig+0x212>
 800bfc8:	2304      	movs	r3, #4
 800bfca:	77fb      	strb	r3, [r7, #31]
 800bfcc:	e0af      	b.n	800c12e <UART_SetConfig+0x212>
 800bfce:	2308      	movs	r3, #8
 800bfd0:	77fb      	strb	r3, [r7, #31]
 800bfd2:	e0ac      	b.n	800c12e <UART_SetConfig+0x212>
 800bfd4:	2310      	movs	r3, #16
 800bfd6:	77fb      	strb	r3, [r7, #31]
 800bfd8:	e0a9      	b.n	800c12e <UART_SetConfig+0x212>
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	4a6f      	ldr	r2, [pc, #444]	; (800c19c <UART_SetConfig+0x280>)
 800bfe0:	4293      	cmp	r3, r2
 800bfe2:	d124      	bne.n	800c02e <UART_SetConfig+0x112>
 800bfe4:	4b6c      	ldr	r3, [pc, #432]	; (800c198 <UART_SetConfig+0x27c>)
 800bfe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfe8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800bfec:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bff0:	d011      	beq.n	800c016 <UART_SetConfig+0xfa>
 800bff2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bff6:	d817      	bhi.n	800c028 <UART_SetConfig+0x10c>
 800bff8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bffc:	d011      	beq.n	800c022 <UART_SetConfig+0x106>
 800bffe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c002:	d811      	bhi.n	800c028 <UART_SetConfig+0x10c>
 800c004:	2b00      	cmp	r3, #0
 800c006:	d003      	beq.n	800c010 <UART_SetConfig+0xf4>
 800c008:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c00c:	d006      	beq.n	800c01c <UART_SetConfig+0x100>
 800c00e:	e00b      	b.n	800c028 <UART_SetConfig+0x10c>
 800c010:	2300      	movs	r3, #0
 800c012:	77fb      	strb	r3, [r7, #31]
 800c014:	e08b      	b.n	800c12e <UART_SetConfig+0x212>
 800c016:	2302      	movs	r3, #2
 800c018:	77fb      	strb	r3, [r7, #31]
 800c01a:	e088      	b.n	800c12e <UART_SetConfig+0x212>
 800c01c:	2304      	movs	r3, #4
 800c01e:	77fb      	strb	r3, [r7, #31]
 800c020:	e085      	b.n	800c12e <UART_SetConfig+0x212>
 800c022:	2308      	movs	r3, #8
 800c024:	77fb      	strb	r3, [r7, #31]
 800c026:	e082      	b.n	800c12e <UART_SetConfig+0x212>
 800c028:	2310      	movs	r3, #16
 800c02a:	77fb      	strb	r3, [r7, #31]
 800c02c:	e07f      	b.n	800c12e <UART_SetConfig+0x212>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	4a5b      	ldr	r2, [pc, #364]	; (800c1a0 <UART_SetConfig+0x284>)
 800c034:	4293      	cmp	r3, r2
 800c036:	d124      	bne.n	800c082 <UART_SetConfig+0x166>
 800c038:	4b57      	ldr	r3, [pc, #348]	; (800c198 <UART_SetConfig+0x27c>)
 800c03a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c03c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800c040:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800c044:	d011      	beq.n	800c06a <UART_SetConfig+0x14e>
 800c046:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800c04a:	d817      	bhi.n	800c07c <UART_SetConfig+0x160>
 800c04c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c050:	d011      	beq.n	800c076 <UART_SetConfig+0x15a>
 800c052:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c056:	d811      	bhi.n	800c07c <UART_SetConfig+0x160>
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d003      	beq.n	800c064 <UART_SetConfig+0x148>
 800c05c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c060:	d006      	beq.n	800c070 <UART_SetConfig+0x154>
 800c062:	e00b      	b.n	800c07c <UART_SetConfig+0x160>
 800c064:	2300      	movs	r3, #0
 800c066:	77fb      	strb	r3, [r7, #31]
 800c068:	e061      	b.n	800c12e <UART_SetConfig+0x212>
 800c06a:	2302      	movs	r3, #2
 800c06c:	77fb      	strb	r3, [r7, #31]
 800c06e:	e05e      	b.n	800c12e <UART_SetConfig+0x212>
 800c070:	2304      	movs	r3, #4
 800c072:	77fb      	strb	r3, [r7, #31]
 800c074:	e05b      	b.n	800c12e <UART_SetConfig+0x212>
 800c076:	2308      	movs	r3, #8
 800c078:	77fb      	strb	r3, [r7, #31]
 800c07a:	e058      	b.n	800c12e <UART_SetConfig+0x212>
 800c07c:	2310      	movs	r3, #16
 800c07e:	77fb      	strb	r3, [r7, #31]
 800c080:	e055      	b.n	800c12e <UART_SetConfig+0x212>
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	4a47      	ldr	r2, [pc, #284]	; (800c1a4 <UART_SetConfig+0x288>)
 800c088:	4293      	cmp	r3, r2
 800c08a:	d124      	bne.n	800c0d6 <UART_SetConfig+0x1ba>
 800c08c:	4b42      	ldr	r3, [pc, #264]	; (800c198 <UART_SetConfig+0x27c>)
 800c08e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c090:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800c094:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c098:	d011      	beq.n	800c0be <UART_SetConfig+0x1a2>
 800c09a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c09e:	d817      	bhi.n	800c0d0 <UART_SetConfig+0x1b4>
 800c0a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c0a4:	d011      	beq.n	800c0ca <UART_SetConfig+0x1ae>
 800c0a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c0aa:	d811      	bhi.n	800c0d0 <UART_SetConfig+0x1b4>
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d003      	beq.n	800c0b8 <UART_SetConfig+0x19c>
 800c0b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c0b4:	d006      	beq.n	800c0c4 <UART_SetConfig+0x1a8>
 800c0b6:	e00b      	b.n	800c0d0 <UART_SetConfig+0x1b4>
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	77fb      	strb	r3, [r7, #31]
 800c0bc:	e037      	b.n	800c12e <UART_SetConfig+0x212>
 800c0be:	2302      	movs	r3, #2
 800c0c0:	77fb      	strb	r3, [r7, #31]
 800c0c2:	e034      	b.n	800c12e <UART_SetConfig+0x212>
 800c0c4:	2304      	movs	r3, #4
 800c0c6:	77fb      	strb	r3, [r7, #31]
 800c0c8:	e031      	b.n	800c12e <UART_SetConfig+0x212>
 800c0ca:	2308      	movs	r3, #8
 800c0cc:	77fb      	strb	r3, [r7, #31]
 800c0ce:	e02e      	b.n	800c12e <UART_SetConfig+0x212>
 800c0d0:	2310      	movs	r3, #16
 800c0d2:	77fb      	strb	r3, [r7, #31]
 800c0d4:	e02b      	b.n	800c12e <UART_SetConfig+0x212>
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	4a33      	ldr	r2, [pc, #204]	; (800c1a8 <UART_SetConfig+0x28c>)
 800c0dc:	4293      	cmp	r3, r2
 800c0de:	d124      	bne.n	800c12a <UART_SetConfig+0x20e>
 800c0e0:	4b2d      	ldr	r3, [pc, #180]	; (800c198 <UART_SetConfig+0x27c>)
 800c0e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0e4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800c0e8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c0ec:	d011      	beq.n	800c112 <UART_SetConfig+0x1f6>
 800c0ee:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c0f2:	d817      	bhi.n	800c124 <UART_SetConfig+0x208>
 800c0f4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c0f8:	d011      	beq.n	800c11e <UART_SetConfig+0x202>
 800c0fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c0fe:	d811      	bhi.n	800c124 <UART_SetConfig+0x208>
 800c100:	2b00      	cmp	r3, #0
 800c102:	d003      	beq.n	800c10c <UART_SetConfig+0x1f0>
 800c104:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c108:	d006      	beq.n	800c118 <UART_SetConfig+0x1fc>
 800c10a:	e00b      	b.n	800c124 <UART_SetConfig+0x208>
 800c10c:	2300      	movs	r3, #0
 800c10e:	77fb      	strb	r3, [r7, #31]
 800c110:	e00d      	b.n	800c12e <UART_SetConfig+0x212>
 800c112:	2302      	movs	r3, #2
 800c114:	77fb      	strb	r3, [r7, #31]
 800c116:	e00a      	b.n	800c12e <UART_SetConfig+0x212>
 800c118:	2304      	movs	r3, #4
 800c11a:	77fb      	strb	r3, [r7, #31]
 800c11c:	e007      	b.n	800c12e <UART_SetConfig+0x212>
 800c11e:	2308      	movs	r3, #8
 800c120:	77fb      	strb	r3, [r7, #31]
 800c122:	e004      	b.n	800c12e <UART_SetConfig+0x212>
 800c124:	2310      	movs	r3, #16
 800c126:	77fb      	strb	r3, [r7, #31]
 800c128:	e001      	b.n	800c12e <UART_SetConfig+0x212>
 800c12a:	2310      	movs	r3, #16
 800c12c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	69db      	ldr	r3, [r3, #28]
 800c132:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c136:	d16c      	bne.n	800c212 <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 800c138:	7ffb      	ldrb	r3, [r7, #31]
 800c13a:	2b08      	cmp	r3, #8
 800c13c:	d838      	bhi.n	800c1b0 <UART_SetConfig+0x294>
 800c13e:	a201      	add	r2, pc, #4	; (adr r2, 800c144 <UART_SetConfig+0x228>)
 800c140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c144:	0800c169 	.word	0x0800c169
 800c148:	0800c171 	.word	0x0800c171
 800c14c:	0800c179 	.word	0x0800c179
 800c150:	0800c1b1 	.word	0x0800c1b1
 800c154:	0800c17f 	.word	0x0800c17f
 800c158:	0800c1b1 	.word	0x0800c1b1
 800c15c:	0800c1b1 	.word	0x0800c1b1
 800c160:	0800c1b1 	.word	0x0800c1b1
 800c164:	0800c187 	.word	0x0800c187
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c168:	f7fd fac8 	bl	80096fc <HAL_RCC_GetPCLK1Freq>
 800c16c:	61b8      	str	r0, [r7, #24]
        break;
 800c16e:	e024      	b.n	800c1ba <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c170:	f7fd fae6 	bl	8009740 <HAL_RCC_GetPCLK2Freq>
 800c174:	61b8      	str	r0, [r7, #24]
        break;
 800c176:	e020      	b.n	800c1ba <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c178:	4b0c      	ldr	r3, [pc, #48]	; (800c1ac <UART_SetConfig+0x290>)
 800c17a:	61bb      	str	r3, [r7, #24]
        break;
 800c17c:	e01d      	b.n	800c1ba <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c17e:	f7fd fa47 	bl	8009610 <HAL_RCC_GetSysClockFreq>
 800c182:	61b8      	str	r0, [r7, #24]
        break;
 800c184:	e019      	b.n	800c1ba <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c186:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c18a:	61bb      	str	r3, [r7, #24]
        break;
 800c18c:	e015      	b.n	800c1ba <UART_SetConfig+0x29e>
 800c18e:	bf00      	nop
 800c190:	efff69f3 	.word	0xefff69f3
 800c194:	40013800 	.word	0x40013800
 800c198:	40021000 	.word	0x40021000
 800c19c:	40004400 	.word	0x40004400
 800c1a0:	40004800 	.word	0x40004800
 800c1a4:	40004c00 	.word	0x40004c00
 800c1a8:	40005000 	.word	0x40005000
 800c1ac:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	77bb      	strb	r3, [r7, #30]
        break;
 800c1b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c1ba:	69bb      	ldr	r3, [r7, #24]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d075      	beq.n	800c2ac <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c1c0:	69bb      	ldr	r3, [r7, #24]
 800c1c2:	005a      	lsls	r2, r3, #1
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	685b      	ldr	r3, [r3, #4]
 800c1c8:	085b      	lsrs	r3, r3, #1
 800c1ca:	441a      	add	r2, r3
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	685b      	ldr	r3, [r3, #4]
 800c1d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1d4:	b29b      	uxth	r3, r3
 800c1d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	2b0f      	cmp	r3, #15
 800c1dc:	d916      	bls.n	800c20c <UART_SetConfig+0x2f0>
 800c1de:	693b      	ldr	r3, [r7, #16]
 800c1e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1e4:	d212      	bcs.n	800c20c <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c1e6:	693b      	ldr	r3, [r7, #16]
 800c1e8:	b29b      	uxth	r3, r3
 800c1ea:	f023 030f 	bic.w	r3, r3, #15
 800c1ee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c1f0:	693b      	ldr	r3, [r7, #16]
 800c1f2:	085b      	lsrs	r3, r3, #1
 800c1f4:	b29b      	uxth	r3, r3
 800c1f6:	f003 0307 	and.w	r3, r3, #7
 800c1fa:	b29a      	uxth	r2, r3
 800c1fc:	89fb      	ldrh	r3, [r7, #14]
 800c1fe:	4313      	orrs	r3, r2
 800c200:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	89fa      	ldrh	r2, [r7, #14]
 800c208:	60da      	str	r2, [r3, #12]
 800c20a:	e04f      	b.n	800c2ac <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800c20c:	2301      	movs	r3, #1
 800c20e:	77bb      	strb	r3, [r7, #30]
 800c210:	e04c      	b.n	800c2ac <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c212:	7ffb      	ldrb	r3, [r7, #31]
 800c214:	2b08      	cmp	r3, #8
 800c216:	d828      	bhi.n	800c26a <UART_SetConfig+0x34e>
 800c218:	a201      	add	r2, pc, #4	; (adr r2, 800c220 <UART_SetConfig+0x304>)
 800c21a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c21e:	bf00      	nop
 800c220:	0800c245 	.word	0x0800c245
 800c224:	0800c24d 	.word	0x0800c24d
 800c228:	0800c255 	.word	0x0800c255
 800c22c:	0800c26b 	.word	0x0800c26b
 800c230:	0800c25b 	.word	0x0800c25b
 800c234:	0800c26b 	.word	0x0800c26b
 800c238:	0800c26b 	.word	0x0800c26b
 800c23c:	0800c26b 	.word	0x0800c26b
 800c240:	0800c263 	.word	0x0800c263
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c244:	f7fd fa5a 	bl	80096fc <HAL_RCC_GetPCLK1Freq>
 800c248:	61b8      	str	r0, [r7, #24]
        break;
 800c24a:	e013      	b.n	800c274 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c24c:	f7fd fa78 	bl	8009740 <HAL_RCC_GetPCLK2Freq>
 800c250:	61b8      	str	r0, [r7, #24]
        break;
 800c252:	e00f      	b.n	800c274 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c254:	4b1b      	ldr	r3, [pc, #108]	; (800c2c4 <UART_SetConfig+0x3a8>)
 800c256:	61bb      	str	r3, [r7, #24]
        break;
 800c258:	e00c      	b.n	800c274 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c25a:	f7fd f9d9 	bl	8009610 <HAL_RCC_GetSysClockFreq>
 800c25e:	61b8      	str	r0, [r7, #24]
        break;
 800c260:	e008      	b.n	800c274 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c262:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c266:	61bb      	str	r3, [r7, #24]
        break;
 800c268:	e004      	b.n	800c274 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 800c26a:	2300      	movs	r3, #0
 800c26c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c26e:	2301      	movs	r3, #1
 800c270:	77bb      	strb	r3, [r7, #30]
        break;
 800c272:	bf00      	nop
    }

    if (pclk != 0U)
 800c274:	69bb      	ldr	r3, [r7, #24]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d018      	beq.n	800c2ac <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	685b      	ldr	r3, [r3, #4]
 800c27e:	085a      	lsrs	r2, r3, #1
 800c280:	69bb      	ldr	r3, [r7, #24]
 800c282:	441a      	add	r2, r3
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	685b      	ldr	r3, [r3, #4]
 800c288:	fbb2 f3f3 	udiv	r3, r2, r3
 800c28c:	b29b      	uxth	r3, r3
 800c28e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	2b0f      	cmp	r3, #15
 800c294:	d908      	bls.n	800c2a8 <UART_SetConfig+0x38c>
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c29c:	d204      	bcs.n	800c2a8 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	693a      	ldr	r2, [r7, #16]
 800c2a4:	60da      	str	r2, [r3, #12]
 800c2a6:	e001      	b.n	800c2ac <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	2200      	movs	r2, #0
 800c2b0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800c2b8:	7fbb      	ldrb	r3, [r7, #30]
}
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	3720      	adds	r7, #32
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	bd80      	pop	{r7, pc}
 800c2c2:	bf00      	nop
 800c2c4:	007a1200 	.word	0x007a1200

0800c2c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c2c8:	b480      	push	{r7}
 800c2ca:	b083      	sub	sp, #12
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2d4:	f003 0301 	and.w	r3, r3, #1
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d00a      	beq.n	800c2f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	685b      	ldr	r3, [r3, #4]
 800c2e2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	430a      	orrs	r2, r1
 800c2f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2f6:	f003 0302 	and.w	r3, r3, #2
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d00a      	beq.n	800c314 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	685b      	ldr	r3, [r3, #4]
 800c304:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	430a      	orrs	r2, r1
 800c312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c318:	f003 0304 	and.w	r3, r3, #4
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d00a      	beq.n	800c336 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	685b      	ldr	r3, [r3, #4]
 800c326:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	430a      	orrs	r2, r1
 800c334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c33a:	f003 0308 	and.w	r3, r3, #8
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d00a      	beq.n	800c358 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	685b      	ldr	r3, [r3, #4]
 800c348:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	430a      	orrs	r2, r1
 800c356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c35c:	f003 0310 	and.w	r3, r3, #16
 800c360:	2b00      	cmp	r3, #0
 800c362:	d00a      	beq.n	800c37a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	689b      	ldr	r3, [r3, #8]
 800c36a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	430a      	orrs	r2, r1
 800c378:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c37e:	f003 0320 	and.w	r3, r3, #32
 800c382:	2b00      	cmp	r3, #0
 800c384:	d00a      	beq.n	800c39c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	689b      	ldr	r3, [r3, #8]
 800c38c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	430a      	orrs	r2, r1
 800c39a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d01a      	beq.n	800c3de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	685b      	ldr	r3, [r3, #4]
 800c3ae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	430a      	orrs	r2, r1
 800c3bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c3c6:	d10a      	bne.n	800c3de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	685b      	ldr	r3, [r3, #4]
 800c3ce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	430a      	orrs	r2, r1
 800c3dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d00a      	beq.n	800c400 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	685b      	ldr	r3, [r3, #4]
 800c3f0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	430a      	orrs	r2, r1
 800c3fe:	605a      	str	r2, [r3, #4]
  }
}
 800c400:	bf00      	nop
 800c402:	370c      	adds	r7, #12
 800c404:	46bd      	mov	sp, r7
 800c406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40a:	4770      	bx	lr

0800c40c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b086      	sub	sp, #24
 800c410:	af02      	add	r7, sp, #8
 800c412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2200      	movs	r2, #0
 800c418:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c41c:	f7f8 fb98 	bl	8004b50 <HAL_GetTick>
 800c420:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	f003 0308 	and.w	r3, r3, #8
 800c42c:	2b08      	cmp	r3, #8
 800c42e:	d10e      	bne.n	800c44e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c430:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c434:	9300      	str	r3, [sp, #0]
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	2200      	movs	r2, #0
 800c43a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f000 f82d 	bl	800c49e <UART_WaitOnFlagUntilTimeout>
 800c444:	4603      	mov	r3, r0
 800c446:	2b00      	cmp	r3, #0
 800c448:	d001      	beq.n	800c44e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c44a:	2303      	movs	r3, #3
 800c44c:	e023      	b.n	800c496 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	f003 0304 	and.w	r3, r3, #4
 800c458:	2b04      	cmp	r3, #4
 800c45a:	d10e      	bne.n	800c47a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c45c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	2200      	movs	r2, #0
 800c466:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c46a:	6878      	ldr	r0, [r7, #4]
 800c46c:	f000 f817 	bl	800c49e <UART_WaitOnFlagUntilTimeout>
 800c470:	4603      	mov	r3, r0
 800c472:	2b00      	cmp	r3, #0
 800c474:	d001      	beq.n	800c47a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c476:	2303      	movs	r3, #3
 800c478:	e00d      	b.n	800c496 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2220      	movs	r2, #32
 800c47e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2220      	movs	r2, #32
 800c484:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	2200      	movs	r2, #0
 800c48a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	2200      	movs	r2, #0
 800c490:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800c494:	2300      	movs	r3, #0
}
 800c496:	4618      	mov	r0, r3
 800c498:	3710      	adds	r7, #16
 800c49a:	46bd      	mov	sp, r7
 800c49c:	bd80      	pop	{r7, pc}

0800c49e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c49e:	b580      	push	{r7, lr}
 800c4a0:	b09c      	sub	sp, #112	; 0x70
 800c4a2:	af00      	add	r7, sp, #0
 800c4a4:	60f8      	str	r0, [r7, #12]
 800c4a6:	60b9      	str	r1, [r7, #8]
 800c4a8:	603b      	str	r3, [r7, #0]
 800c4aa:	4613      	mov	r3, r2
 800c4ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c4ae:	e0a5      	b.n	800c5fc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c4b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c4b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4b6:	f000 80a1 	beq.w	800c5fc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c4ba:	f7f8 fb49 	bl	8004b50 <HAL_GetTick>
 800c4be:	4602      	mov	r2, r0
 800c4c0:	683b      	ldr	r3, [r7, #0]
 800c4c2:	1ad3      	subs	r3, r2, r3
 800c4c4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c4c6:	429a      	cmp	r2, r3
 800c4c8:	d302      	bcc.n	800c4d0 <UART_WaitOnFlagUntilTimeout+0x32>
 800c4ca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d13e      	bne.n	800c54e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c4d8:	e853 3f00 	ldrex	r3, [r3]
 800c4dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c4de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c4e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c4e4:	667b      	str	r3, [r7, #100]	; 0x64
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	461a      	mov	r2, r3
 800c4ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c4ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c4f0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c4f4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c4f6:	e841 2300 	strex	r3, r2, [r1]
 800c4fa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c4fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d1e6      	bne.n	800c4d0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	3308      	adds	r3, #8
 800c508:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c50a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c50c:	e853 3f00 	ldrex	r3, [r3]
 800c510:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c514:	f023 0301 	bic.w	r3, r3, #1
 800c518:	663b      	str	r3, [r7, #96]	; 0x60
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	3308      	adds	r3, #8
 800c520:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c522:	64ba      	str	r2, [r7, #72]	; 0x48
 800c524:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c526:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c528:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c52a:	e841 2300 	strex	r3, r2, [r1]
 800c52e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c530:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c532:	2b00      	cmp	r3, #0
 800c534:	d1e5      	bne.n	800c502 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	2220      	movs	r2, #32
 800c53a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	2220      	movs	r2, #32
 800c540:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	2200      	movs	r2, #0
 800c546:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800c54a:	2303      	movs	r3, #3
 800c54c:	e067      	b.n	800c61e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	f003 0304 	and.w	r3, r3, #4
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d04f      	beq.n	800c5fc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	69db      	ldr	r3, [r3, #28]
 800c562:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c566:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c56a:	d147      	bne.n	800c5fc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c574:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c57c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c57e:	e853 3f00 	ldrex	r3, [r3]
 800c582:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c586:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c58a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	461a      	mov	r2, r3
 800c592:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c594:	637b      	str	r3, [r7, #52]	; 0x34
 800c596:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c598:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c59a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c59c:	e841 2300 	strex	r3, r2, [r1]
 800c5a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c5a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d1e6      	bne.n	800c576 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	3308      	adds	r3, #8
 800c5ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5b0:	697b      	ldr	r3, [r7, #20]
 800c5b2:	e853 3f00 	ldrex	r3, [r3]
 800c5b6:	613b      	str	r3, [r7, #16]
   return(result);
 800c5b8:	693b      	ldr	r3, [r7, #16]
 800c5ba:	f023 0301 	bic.w	r3, r3, #1
 800c5be:	66bb      	str	r3, [r7, #104]	; 0x68
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	3308      	adds	r3, #8
 800c5c6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c5c8:	623a      	str	r2, [r7, #32]
 800c5ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5cc:	69f9      	ldr	r1, [r7, #28]
 800c5ce:	6a3a      	ldr	r2, [r7, #32]
 800c5d0:	e841 2300 	strex	r3, r2, [r1]
 800c5d4:	61bb      	str	r3, [r7, #24]
   return(result);
 800c5d6:	69bb      	ldr	r3, [r7, #24]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d1e5      	bne.n	800c5a8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	2220      	movs	r2, #32
 800c5e0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	2220      	movs	r2, #32
 800c5e6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	2220      	movs	r2, #32
 800c5ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800c5f8:	2303      	movs	r3, #3
 800c5fa:	e010      	b.n	800c61e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	69da      	ldr	r2, [r3, #28]
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	4013      	ands	r3, r2
 800c606:	68ba      	ldr	r2, [r7, #8]
 800c608:	429a      	cmp	r2, r3
 800c60a:	bf0c      	ite	eq
 800c60c:	2301      	moveq	r3, #1
 800c60e:	2300      	movne	r3, #0
 800c610:	b2db      	uxtb	r3, r3
 800c612:	461a      	mov	r2, r3
 800c614:	79fb      	ldrb	r3, [r7, #7]
 800c616:	429a      	cmp	r2, r3
 800c618:	f43f af4a 	beq.w	800c4b0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c61c:	2300      	movs	r3, #0
}
 800c61e:	4618      	mov	r0, r3
 800c620:	3770      	adds	r7, #112	; 0x70
 800c622:	46bd      	mov	sp, r7
 800c624:	bd80      	pop	{r7, pc}
	...

0800c628 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800c62c:	4904      	ldr	r1, [pc, #16]	; (800c640 <MX_FATFS_Init+0x18>)
 800c62e:	4805      	ldr	r0, [pc, #20]	; (800c644 <MX_FATFS_Init+0x1c>)
 800c630:	f003 ff26 	bl	8010480 <FATFS_LinkDriver>
 800c634:	4603      	mov	r3, r0
 800c636:	461a      	mov	r2, r3
 800c638:	4b03      	ldr	r3, [pc, #12]	; (800c648 <MX_FATFS_Init+0x20>)
 800c63a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c63c:	bf00      	nop
 800c63e:	bd80      	pop	{r7, pc}
 800c640:	20002fe4 	.word	0x20002fe4
 800c644:	20000018 	.word	0x20000018
 800c648:	20002fe0 	.word	0x20002fe0

0800c64c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c64c:	b480      	push	{r7}
 800c64e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800c650:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800c652:	4618      	mov	r0, r3
 800c654:	46bd      	mov	sp, r7
 800c656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65a:	4770      	bx	lr

0800c65c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b082      	sub	sp, #8
 800c660:	af00      	add	r7, sp, #0
 800c662:	4603      	mov	r3, r0
 800c664:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	//return SD_disk_initialize(pdrv);
	return SD_disk_initialize(pdrv);
 800c666:	79fb      	ldrb	r3, [r7, #7]
 800c668:	4618      	mov	r0, r3
 800c66a:	f7f5 faef 	bl	8001c4c <SD_disk_initialize>
 800c66e:	4603      	mov	r3, r0
 800c670:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800c672:	4618      	mov	r0, r3
 800c674:	3708      	adds	r7, #8
 800c676:	46bd      	mov	sp, r7
 800c678:	bd80      	pop	{r7, pc}

0800c67a <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800c67a:	b580      	push	{r7, lr}
 800c67c:	b082      	sub	sp, #8
 800c67e:	af00      	add	r7, sp, #0
 800c680:	4603      	mov	r3, r0
 800c682:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	//return SD_disk_status(pdrv);
	return SD_disk_status(pdrv);
 800c684:	79fb      	ldrb	r3, [r7, #7]
 800c686:	4618      	mov	r0, r3
 800c688:	f7f5 fbca 	bl	8001e20 <SD_disk_status>
 800c68c:	4603      	mov	r3, r0
 800c68e:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800c690:	4618      	mov	r0, r3
 800c692:	3708      	adds	r7, #8
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}

0800c698 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b084      	sub	sp, #16
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	60b9      	str	r1, [r7, #8]
 800c6a0:	607a      	str	r2, [r7, #4]
 800c6a2:	603b      	str	r3, [r7, #0]
 800c6a4:	4603      	mov	r3, r0
 800c6a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	//return SD_disk_read(pdrv, buff, sector, count);
	return SD_disk_read(pdrv, buff, sector, count);
 800c6a8:	7bf8      	ldrb	r0, [r7, #15]
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	687a      	ldr	r2, [r7, #4]
 800c6ae:	68b9      	ldr	r1, [r7, #8]
 800c6b0:	f7f5 fbcc 	bl	8001e4c <SD_disk_read>
 800c6b4:	4603      	mov	r3, r0
 800c6b6:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	3710      	adds	r7, #16
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	bd80      	pop	{r7, pc}

0800c6c0 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b084      	sub	sp, #16
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	60b9      	str	r1, [r7, #8]
 800c6c8:	607a      	str	r2, [r7, #4]
 800c6ca:	603b      	str	r3, [r7, #0]
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	//return SD_disk_write(pdrv, buff, sector, count);
	return SD_disk_write(pdrv, buff, sector, count);
 800c6d0:	7bf8      	ldrb	r0, [r7, #15]
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	687a      	ldr	r2, [r7, #4]
 800c6d6:	68b9      	ldr	r1, [r7, #8]
 800c6d8:	f7f5 fc22 	bl	8001f20 <SD_disk_write>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3710      	adds	r7, #16
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}

0800c6e8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b082      	sub	sp, #8
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	603a      	str	r2, [r7, #0]
 800c6f2:	71fb      	strb	r3, [r7, #7]
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	//return SD_disk_ioctl(pdrv, cmd, buff);
	return SD_disk_ioctl(pdrv, cmd, buff);
 800c6f8:	79fb      	ldrb	r3, [r7, #7]
 800c6fa:	79b9      	ldrb	r1, [r7, #6]
 800c6fc:	683a      	ldr	r2, [r7, #0]
 800c6fe:	4618      	mov	r0, r3
 800c700:	f7f5 fc92 	bl	8002028 <SD_disk_ioctl>
 800c704:	4603      	mov	r3, r0
 800c706:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 800c708:	4618      	mov	r0, r3
 800c70a:	3708      	adds	r7, #8
 800c70c:	46bd      	mov	sp, r7
 800c70e:	bd80      	pop	{r7, pc}

0800c710 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b084      	sub	sp, #16
 800c714:	af00      	add	r7, sp, #0
 800c716:	4603      	mov	r3, r0
 800c718:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c71a:	79fb      	ldrb	r3, [r7, #7]
 800c71c:	4a08      	ldr	r2, [pc, #32]	; (800c740 <disk_status+0x30>)
 800c71e:	009b      	lsls	r3, r3, #2
 800c720:	4413      	add	r3, r2
 800c722:	685b      	ldr	r3, [r3, #4]
 800c724:	685b      	ldr	r3, [r3, #4]
 800c726:	79fa      	ldrb	r2, [r7, #7]
 800c728:	4905      	ldr	r1, [pc, #20]	; (800c740 <disk_status+0x30>)
 800c72a:	440a      	add	r2, r1
 800c72c:	7a12      	ldrb	r2, [r2, #8]
 800c72e:	4610      	mov	r0, r2
 800c730:	4798      	blx	r3
 800c732:	4603      	mov	r3, r0
 800c734:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c736:	7bfb      	ldrb	r3, [r7, #15]
}
 800c738:	4618      	mov	r0, r3
 800c73a:	3710      	adds	r7, #16
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bd80      	pop	{r7, pc}
 800c740:	20003208 	.word	0x20003208

0800c744 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b084      	sub	sp, #16
 800c748:	af00      	add	r7, sp, #0
 800c74a:	4603      	mov	r3, r0
 800c74c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c74e:	2300      	movs	r3, #0
 800c750:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 800c752:	79fb      	ldrb	r3, [r7, #7]
 800c754:	4a0d      	ldr	r2, [pc, #52]	; (800c78c <disk_initialize+0x48>)
 800c756:	5cd3      	ldrb	r3, [r2, r3]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d111      	bne.n	800c780 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800c75c:	79fb      	ldrb	r3, [r7, #7]
 800c75e:	4a0b      	ldr	r2, [pc, #44]	; (800c78c <disk_initialize+0x48>)
 800c760:	2101      	movs	r1, #1
 800c762:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c764:	79fb      	ldrb	r3, [r7, #7]
 800c766:	4a09      	ldr	r2, [pc, #36]	; (800c78c <disk_initialize+0x48>)
 800c768:	009b      	lsls	r3, r3, #2
 800c76a:	4413      	add	r3, r2
 800c76c:	685b      	ldr	r3, [r3, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	79fa      	ldrb	r2, [r7, #7]
 800c772:	4906      	ldr	r1, [pc, #24]	; (800c78c <disk_initialize+0x48>)
 800c774:	440a      	add	r2, r1
 800c776:	7a12      	ldrb	r2, [r2, #8]
 800c778:	4610      	mov	r0, r2
 800c77a:	4798      	blx	r3
 800c77c:	4603      	mov	r3, r0
 800c77e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800c780:	7bfb      	ldrb	r3, [r7, #15]
}
 800c782:	4618      	mov	r0, r3
 800c784:	3710      	adds	r7, #16
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}
 800c78a:	bf00      	nop
 800c78c:	20003208 	.word	0x20003208

0800c790 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c790:	b590      	push	{r4, r7, lr}
 800c792:	b087      	sub	sp, #28
 800c794:	af00      	add	r7, sp, #0
 800c796:	60b9      	str	r1, [r7, #8]
 800c798:	607a      	str	r2, [r7, #4]
 800c79a:	603b      	str	r3, [r7, #0]
 800c79c:	4603      	mov	r3, r0
 800c79e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c7a0:	7bfb      	ldrb	r3, [r7, #15]
 800c7a2:	4a0a      	ldr	r2, [pc, #40]	; (800c7cc <disk_read+0x3c>)
 800c7a4:	009b      	lsls	r3, r3, #2
 800c7a6:	4413      	add	r3, r2
 800c7a8:	685b      	ldr	r3, [r3, #4]
 800c7aa:	689c      	ldr	r4, [r3, #8]
 800c7ac:	7bfb      	ldrb	r3, [r7, #15]
 800c7ae:	4a07      	ldr	r2, [pc, #28]	; (800c7cc <disk_read+0x3c>)
 800c7b0:	4413      	add	r3, r2
 800c7b2:	7a18      	ldrb	r0, [r3, #8]
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	687a      	ldr	r2, [r7, #4]
 800c7b8:	68b9      	ldr	r1, [r7, #8]
 800c7ba:	47a0      	blx	r4
 800c7bc:	4603      	mov	r3, r0
 800c7be:	75fb      	strb	r3, [r7, #23]
  return res;
 800c7c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	371c      	adds	r7, #28
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bd90      	pop	{r4, r7, pc}
 800c7ca:	bf00      	nop
 800c7cc:	20003208 	.word	0x20003208

0800c7d0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c7d0:	b590      	push	{r4, r7, lr}
 800c7d2:	b087      	sub	sp, #28
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	60b9      	str	r1, [r7, #8]
 800c7d8:	607a      	str	r2, [r7, #4]
 800c7da:	603b      	str	r3, [r7, #0]
 800c7dc:	4603      	mov	r3, r0
 800c7de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c7e0:	7bfb      	ldrb	r3, [r7, #15]
 800c7e2:	4a0a      	ldr	r2, [pc, #40]	; (800c80c <disk_write+0x3c>)
 800c7e4:	009b      	lsls	r3, r3, #2
 800c7e6:	4413      	add	r3, r2
 800c7e8:	685b      	ldr	r3, [r3, #4]
 800c7ea:	68dc      	ldr	r4, [r3, #12]
 800c7ec:	7bfb      	ldrb	r3, [r7, #15]
 800c7ee:	4a07      	ldr	r2, [pc, #28]	; (800c80c <disk_write+0x3c>)
 800c7f0:	4413      	add	r3, r2
 800c7f2:	7a18      	ldrb	r0, [r3, #8]
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	687a      	ldr	r2, [r7, #4]
 800c7f8:	68b9      	ldr	r1, [r7, #8]
 800c7fa:	47a0      	blx	r4
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	75fb      	strb	r3, [r7, #23]
  return res;
 800c800:	7dfb      	ldrb	r3, [r7, #23]
}
 800c802:	4618      	mov	r0, r3
 800c804:	371c      	adds	r7, #28
 800c806:	46bd      	mov	sp, r7
 800c808:	bd90      	pop	{r4, r7, pc}
 800c80a:	bf00      	nop
 800c80c:	20003208 	.word	0x20003208

0800c810 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c810:	b580      	push	{r7, lr}
 800c812:	b084      	sub	sp, #16
 800c814:	af00      	add	r7, sp, #0
 800c816:	4603      	mov	r3, r0
 800c818:	603a      	str	r2, [r7, #0]
 800c81a:	71fb      	strb	r3, [r7, #7]
 800c81c:	460b      	mov	r3, r1
 800c81e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c820:	79fb      	ldrb	r3, [r7, #7]
 800c822:	4a09      	ldr	r2, [pc, #36]	; (800c848 <disk_ioctl+0x38>)
 800c824:	009b      	lsls	r3, r3, #2
 800c826:	4413      	add	r3, r2
 800c828:	685b      	ldr	r3, [r3, #4]
 800c82a:	691b      	ldr	r3, [r3, #16]
 800c82c:	79fa      	ldrb	r2, [r7, #7]
 800c82e:	4906      	ldr	r1, [pc, #24]	; (800c848 <disk_ioctl+0x38>)
 800c830:	440a      	add	r2, r1
 800c832:	7a10      	ldrb	r0, [r2, #8]
 800c834:	79b9      	ldrb	r1, [r7, #6]
 800c836:	683a      	ldr	r2, [r7, #0]
 800c838:	4798      	blx	r3
 800c83a:	4603      	mov	r3, r0
 800c83c:	73fb      	strb	r3, [r7, #15]
  return res;
 800c83e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c840:	4618      	mov	r0, r3
 800c842:	3710      	adds	r7, #16
 800c844:	46bd      	mov	sp, r7
 800c846:	bd80      	pop	{r7, pc}
 800c848:	20003208 	.word	0x20003208

0800c84c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c84c:	b480      	push	{r7}
 800c84e:	b087      	sub	sp, #28
 800c850:	af00      	add	r7, sp, #0
 800c852:	60f8      	str	r0, [r7, #12]
 800c854:	60b9      	str	r1, [r7, #8]
 800c856:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c85c:	68bb      	ldr	r3, [r7, #8]
 800c85e:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800c860:	e007      	b.n	800c872 <mem_cpy+0x26>
		*d++ = *s++;
 800c862:	693a      	ldr	r2, [r7, #16]
 800c864:	1c53      	adds	r3, r2, #1
 800c866:	613b      	str	r3, [r7, #16]
 800c868:	697b      	ldr	r3, [r7, #20]
 800c86a:	1c59      	adds	r1, r3, #1
 800c86c:	6179      	str	r1, [r7, #20]
 800c86e:	7812      	ldrb	r2, [r2, #0]
 800c870:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	1e5a      	subs	r2, r3, #1
 800c876:	607a      	str	r2, [r7, #4]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d1f2      	bne.n	800c862 <mem_cpy+0x16>
}
 800c87c:	bf00      	nop
 800c87e:	bf00      	nop
 800c880:	371c      	adds	r7, #28
 800c882:	46bd      	mov	sp, r7
 800c884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c888:	4770      	bx	lr

0800c88a <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c88a:	b480      	push	{r7}
 800c88c:	b087      	sub	sp, #28
 800c88e:	af00      	add	r7, sp, #0
 800c890:	60f8      	str	r0, [r7, #12]
 800c892:	60b9      	str	r1, [r7, #8]
 800c894:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800c89a:	e005      	b.n	800c8a8 <mem_set+0x1e>
		*d++ = (BYTE)val;
 800c89c:	697b      	ldr	r3, [r7, #20]
 800c89e:	1c5a      	adds	r2, r3, #1
 800c8a0:	617a      	str	r2, [r7, #20]
 800c8a2:	68ba      	ldr	r2, [r7, #8]
 800c8a4:	b2d2      	uxtb	r2, r2
 800c8a6:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	1e5a      	subs	r2, r3, #1
 800c8ac:	607a      	str	r2, [r7, #4]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d1f4      	bne.n	800c89c <mem_set+0x12>
}
 800c8b2:	bf00      	nop
 800c8b4:	bf00      	nop
 800c8b6:	371c      	adds	r7, #28
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8be:	4770      	bx	lr

0800c8c0 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 800c8c0:	b480      	push	{r7}
 800c8c2:	b089      	sub	sp, #36	; 0x24
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	60f8      	str	r0, [r7, #12]
 800c8c8:	60b9      	str	r1, [r7, #8]
 800c8ca:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	61fb      	str	r3, [r7, #28]
 800c8d0:	68bb      	ldr	r3, [r7, #8]
 800c8d2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800c8d8:	bf00      	nop
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	1e5a      	subs	r2, r3, #1
 800c8de:	607a      	str	r2, [r7, #4]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d00d      	beq.n	800c900 <mem_cmp+0x40>
 800c8e4:	69fb      	ldr	r3, [r7, #28]
 800c8e6:	1c5a      	adds	r2, r3, #1
 800c8e8:	61fa      	str	r2, [r7, #28]
 800c8ea:	781b      	ldrb	r3, [r3, #0]
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	69bb      	ldr	r3, [r7, #24]
 800c8f0:	1c5a      	adds	r2, r3, #1
 800c8f2:	61ba      	str	r2, [r7, #24]
 800c8f4:	781b      	ldrb	r3, [r3, #0]
 800c8f6:	1acb      	subs	r3, r1, r3
 800c8f8:	617b      	str	r3, [r7, #20]
 800c8fa:	697b      	ldr	r3, [r7, #20]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d0ec      	beq.n	800c8da <mem_cmp+0x1a>
	return r;
 800c900:	697b      	ldr	r3, [r7, #20]
}
 800c902:	4618      	mov	r0, r3
 800c904:	3724      	adds	r7, #36	; 0x24
 800c906:	46bd      	mov	sp, r7
 800c908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90c:	4770      	bx	lr

0800c90e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 800c90e:	b480      	push	{r7}
 800c910:	b083      	sub	sp, #12
 800c912:	af00      	add	r7, sp, #0
 800c914:	6078      	str	r0, [r7, #4]
 800c916:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c918:	e002      	b.n	800c920 <chk_chr+0x12>
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	3301      	adds	r3, #1
 800c91e:	607b      	str	r3, [r7, #4]
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	781b      	ldrb	r3, [r3, #0]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d005      	beq.n	800c934 <chk_chr+0x26>
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	781b      	ldrb	r3, [r3, #0]
 800c92c:	461a      	mov	r2, r3
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	4293      	cmp	r3, r2
 800c932:	d1f2      	bne.n	800c91a <chk_chr+0xc>
	return *str;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	781b      	ldrb	r3, [r3, #0]
}
 800c938:	4618      	mov	r0, r3
 800c93a:	370c      	adds	r7, #12
 800c93c:	46bd      	mov	sp, r7
 800c93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c942:	4770      	bx	lr

0800c944 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c944:	b480      	push	{r7}
 800c946:	b085      	sub	sp, #20
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c94e:	2300      	movs	r3, #0
 800c950:	60bb      	str	r3, [r7, #8]
 800c952:	68bb      	ldr	r3, [r7, #8]
 800c954:	60fb      	str	r3, [r7, #12]
 800c956:	e03b      	b.n	800c9d0 <chk_lock+0x8c>
		if (Files[i].fs) {	/* Existing entry */
 800c958:	4931      	ldr	r1, [pc, #196]	; (800ca20 <chk_lock+0xdc>)
 800c95a:	68fa      	ldr	r2, [r7, #12]
 800c95c:	4613      	mov	r3, r2
 800c95e:	005b      	lsls	r3, r3, #1
 800c960:	4413      	add	r3, r2
 800c962:	009b      	lsls	r3, r3, #2
 800c964:	440b      	add	r3, r1
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d02c      	beq.n	800c9c6 <chk_lock+0x82>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800c96c:	492c      	ldr	r1, [pc, #176]	; (800ca20 <chk_lock+0xdc>)
 800c96e:	68fa      	ldr	r2, [r7, #12]
 800c970:	4613      	mov	r3, r2
 800c972:	005b      	lsls	r3, r3, #1
 800c974:	4413      	add	r3, r2
 800c976:	009b      	lsls	r3, r3, #2
 800c978:	440b      	add	r3, r1
 800c97a:	681a      	ldr	r2, [r3, #0]
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	429a      	cmp	r2, r3
 800c986:	d120      	bne.n	800c9ca <chk_lock+0x86>
				Files[i].clu == dp->sclust &&
 800c988:	4925      	ldr	r1, [pc, #148]	; (800ca20 <chk_lock+0xdc>)
 800c98a:	68fa      	ldr	r2, [r7, #12]
 800c98c:	4613      	mov	r3, r2
 800c98e:	005b      	lsls	r3, r3, #1
 800c990:	4413      	add	r3, r2
 800c992:	009b      	lsls	r3, r3, #2
 800c994:	440b      	add	r3, r1
 800c996:	3304      	adds	r3, #4
 800c998:	681a      	ldr	r2, [r3, #0]
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c9a0:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800c9a2:	429a      	cmp	r2, r3
 800c9a4:	d111      	bne.n	800c9ca <chk_lock+0x86>
				Files[i].idx == dp->index) break;
 800c9a6:	491e      	ldr	r1, [pc, #120]	; (800ca20 <chk_lock+0xdc>)
 800c9a8:	68fa      	ldr	r2, [r7, #12]
 800c9aa:	4613      	mov	r3, r2
 800c9ac:	005b      	lsls	r3, r3, #1
 800c9ae:	4413      	add	r3, r2
 800c9b0:	009b      	lsls	r3, r3, #2
 800c9b2:	440b      	add	r3, r1
 800c9b4:	3308      	adds	r3, #8
 800c9b6:	881a      	ldrh	r2, [r3, #0]
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c9be:	88db      	ldrh	r3, [r3, #6]
				Files[i].clu == dp->sclust &&
 800c9c0:	429a      	cmp	r2, r3
 800c9c2:	d102      	bne.n	800c9ca <chk_lock+0x86>
				Files[i].idx == dp->index) break;
 800c9c4:	e007      	b.n	800c9d6 <chk_lock+0x92>
		} else {			/* Blank entry */
			be = 1;
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	3301      	adds	r3, #1
 800c9ce:	60fb      	str	r3, [r7, #12]
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	2b01      	cmp	r3, #1
 800c9d4:	d9c0      	bls.n	800c958 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2b02      	cmp	r3, #2
 800c9da:	d109      	bne.n	800c9f0 <chk_lock+0xac>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d102      	bne.n	800c9e8 <chk_lock+0xa4>
 800c9e2:	683b      	ldr	r3, [r7, #0]
 800c9e4:	2b02      	cmp	r3, #2
 800c9e6:	d101      	bne.n	800c9ec <chk_lock+0xa8>
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	e013      	b.n	800ca14 <chk_lock+0xd0>
 800c9ec:	2312      	movs	r3, #18
 800c9ee:	e011      	b.n	800ca14 <chk_lock+0xd0>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d10b      	bne.n	800ca0e <chk_lock+0xca>
 800c9f6:	490a      	ldr	r1, [pc, #40]	; (800ca20 <chk_lock+0xdc>)
 800c9f8:	68fa      	ldr	r2, [r7, #12]
 800c9fa:	4613      	mov	r3, r2
 800c9fc:	005b      	lsls	r3, r3, #1
 800c9fe:	4413      	add	r3, r2
 800ca00:	009b      	lsls	r3, r3, #2
 800ca02:	440b      	add	r3, r1
 800ca04:	330a      	adds	r3, #10
 800ca06:	881b      	ldrh	r3, [r3, #0]
 800ca08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca0c:	d101      	bne.n	800ca12 <chk_lock+0xce>
 800ca0e:	2310      	movs	r3, #16
 800ca10:	e000      	b.n	800ca14 <chk_lock+0xd0>
 800ca12:	2300      	movs	r3, #0
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3714      	adds	r7, #20
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1e:	4770      	bx	lr
 800ca20:	20002ff0 	.word	0x20002ff0

0800ca24 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ca24:	b480      	push	{r7}
 800ca26:	b083      	sub	sp, #12
 800ca28:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	607b      	str	r3, [r7, #4]
 800ca2e:	e002      	b.n	800ca36 <enq_lock+0x12>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	3301      	adds	r3, #1
 800ca34:	607b      	str	r3, [r7, #4]
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2b01      	cmp	r3, #1
 800ca3a:	d809      	bhi.n	800ca50 <enq_lock+0x2c>
 800ca3c:	490a      	ldr	r1, [pc, #40]	; (800ca68 <enq_lock+0x44>)
 800ca3e:	687a      	ldr	r2, [r7, #4]
 800ca40:	4613      	mov	r3, r2
 800ca42:	005b      	lsls	r3, r3, #1
 800ca44:	4413      	add	r3, r2
 800ca46:	009b      	lsls	r3, r3, #2
 800ca48:	440b      	add	r3, r1
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d1ef      	bne.n	800ca30 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2b02      	cmp	r3, #2
 800ca54:	bf14      	ite	ne
 800ca56:	2301      	movne	r3, #1
 800ca58:	2300      	moveq	r3, #0
 800ca5a:	b2db      	uxtb	r3, r3
}
 800ca5c:	4618      	mov	r0, r3
 800ca5e:	370c      	adds	r7, #12
 800ca60:	46bd      	mov	sp, r7
 800ca62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca66:	4770      	bx	lr
 800ca68:	20002ff0 	.word	0x20002ff0

0800ca6c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	b085      	sub	sp, #20
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
 800ca74:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ca76:	2300      	movs	r3, #0
 800ca78:	60fb      	str	r3, [r7, #12]
 800ca7a:	e02e      	b.n	800cada <inc_lock+0x6e>
		if (Files[i].fs == dp->fs &&
 800ca7c:	4959      	ldr	r1, [pc, #356]	; (800cbe4 <inc_lock+0x178>)
 800ca7e:	68fa      	ldr	r2, [r7, #12]
 800ca80:	4613      	mov	r3, r2
 800ca82:	005b      	lsls	r3, r3, #1
 800ca84:	4413      	add	r3, r2
 800ca86:	009b      	lsls	r3, r3, #2
 800ca88:	440b      	add	r3, r1
 800ca8a:	681a      	ldr	r2, [r3, #0]
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	429a      	cmp	r2, r3
 800ca96:	d11d      	bne.n	800cad4 <inc_lock+0x68>
			Files[i].clu == dp->sclust &&
 800ca98:	4952      	ldr	r1, [pc, #328]	; (800cbe4 <inc_lock+0x178>)
 800ca9a:	68fa      	ldr	r2, [r7, #12]
 800ca9c:	4613      	mov	r3, r2
 800ca9e:	005b      	lsls	r3, r3, #1
 800caa0:	4413      	add	r3, r2
 800caa2:	009b      	lsls	r3, r3, #2
 800caa4:	440b      	add	r3, r1
 800caa6:	3304      	adds	r3, #4
 800caa8:	681a      	ldr	r2, [r3, #0]
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cab0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->fs &&
 800cab2:	429a      	cmp	r2, r3
 800cab4:	d10e      	bne.n	800cad4 <inc_lock+0x68>
			Files[i].idx == dp->index) break;
 800cab6:	494b      	ldr	r1, [pc, #300]	; (800cbe4 <inc_lock+0x178>)
 800cab8:	68fa      	ldr	r2, [r7, #12]
 800caba:	4613      	mov	r3, r2
 800cabc:	005b      	lsls	r3, r3, #1
 800cabe:	4413      	add	r3, r2
 800cac0:	009b      	lsls	r3, r3, #2
 800cac2:	440b      	add	r3, r1
 800cac4:	3308      	adds	r3, #8
 800cac6:	881a      	ldrh	r2, [r3, #0]
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cace:	88db      	ldrh	r3, [r3, #6]
			Files[i].clu == dp->sclust &&
 800cad0:	429a      	cmp	r2, r3
 800cad2:	d006      	beq.n	800cae2 <inc_lock+0x76>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	3301      	adds	r3, #1
 800cad8:	60fb      	str	r3, [r7, #12]
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d9cd      	bls.n	800ca7c <inc_lock+0x10>
 800cae0:	e000      	b.n	800cae4 <inc_lock+0x78>
			Files[i].idx == dp->index) break;
 800cae2:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	2b02      	cmp	r3, #2
 800cae8:	d148      	bne.n	800cb7c <inc_lock+0x110>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800caea:	2300      	movs	r3, #0
 800caec:	60fb      	str	r3, [r7, #12]
 800caee:	e002      	b.n	800caf6 <inc_lock+0x8a>
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	3301      	adds	r3, #1
 800caf4:	60fb      	str	r3, [r7, #12]
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	2b01      	cmp	r3, #1
 800cafa:	d809      	bhi.n	800cb10 <inc_lock+0xa4>
 800cafc:	4939      	ldr	r1, [pc, #228]	; (800cbe4 <inc_lock+0x178>)
 800cafe:	68fa      	ldr	r2, [r7, #12]
 800cb00:	4613      	mov	r3, r2
 800cb02:	005b      	lsls	r3, r3, #1
 800cb04:	4413      	add	r3, r2
 800cb06:	009b      	lsls	r3, r3, #2
 800cb08:	440b      	add	r3, r1
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d1ef      	bne.n	800caf0 <inc_lock+0x84>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	2b02      	cmp	r3, #2
 800cb14:	d101      	bne.n	800cb1a <inc_lock+0xae>
 800cb16:	2300      	movs	r3, #0
 800cb18:	e05d      	b.n	800cbd6 <inc_lock+0x16a>
		Files[i].fs = dp->fs;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb20:	6819      	ldr	r1, [r3, #0]
 800cb22:	4830      	ldr	r0, [pc, #192]	; (800cbe4 <inc_lock+0x178>)
 800cb24:	68fa      	ldr	r2, [r7, #12]
 800cb26:	4613      	mov	r3, r2
 800cb28:	005b      	lsls	r3, r3, #1
 800cb2a:	4413      	add	r3, r2
 800cb2c:	009b      	lsls	r3, r3, #2
 800cb2e:	4403      	add	r3, r0
 800cb30:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb38:	6899      	ldr	r1, [r3, #8]
 800cb3a:	482a      	ldr	r0, [pc, #168]	; (800cbe4 <inc_lock+0x178>)
 800cb3c:	68fa      	ldr	r2, [r7, #12]
 800cb3e:	4613      	mov	r3, r2
 800cb40:	005b      	lsls	r3, r3, #1
 800cb42:	4413      	add	r3, r2
 800cb44:	009b      	lsls	r3, r3, #2
 800cb46:	4403      	add	r3, r0
 800cb48:	3304      	adds	r3, #4
 800cb4a:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb52:	88d8      	ldrh	r0, [r3, #6]
 800cb54:	4923      	ldr	r1, [pc, #140]	; (800cbe4 <inc_lock+0x178>)
 800cb56:	68fa      	ldr	r2, [r7, #12]
 800cb58:	4613      	mov	r3, r2
 800cb5a:	005b      	lsls	r3, r3, #1
 800cb5c:	4413      	add	r3, r2
 800cb5e:	009b      	lsls	r3, r3, #2
 800cb60:	440b      	add	r3, r1
 800cb62:	3308      	adds	r3, #8
 800cb64:	4602      	mov	r2, r0
 800cb66:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 800cb68:	491e      	ldr	r1, [pc, #120]	; (800cbe4 <inc_lock+0x178>)
 800cb6a:	68fa      	ldr	r2, [r7, #12]
 800cb6c:	4613      	mov	r3, r2
 800cb6e:	005b      	lsls	r3, r3, #1
 800cb70:	4413      	add	r3, r2
 800cb72:	009b      	lsls	r3, r3, #2
 800cb74:	440b      	add	r3, r1
 800cb76:	330a      	adds	r3, #10
 800cb78:	2200      	movs	r2, #0
 800cb7a:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800cb7c:	683b      	ldr	r3, [r7, #0]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d00c      	beq.n	800cb9c <inc_lock+0x130>
 800cb82:	4918      	ldr	r1, [pc, #96]	; (800cbe4 <inc_lock+0x178>)
 800cb84:	68fa      	ldr	r2, [r7, #12]
 800cb86:	4613      	mov	r3, r2
 800cb88:	005b      	lsls	r3, r3, #1
 800cb8a:	4413      	add	r3, r2
 800cb8c:	009b      	lsls	r3, r3, #2
 800cb8e:	440b      	add	r3, r1
 800cb90:	330a      	adds	r3, #10
 800cb92:	881b      	ldrh	r3, [r3, #0]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d001      	beq.n	800cb9c <inc_lock+0x130>
 800cb98:	2300      	movs	r3, #0
 800cb9a:	e01c      	b.n	800cbd6 <inc_lock+0x16a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d10b      	bne.n	800cbba <inc_lock+0x14e>
 800cba2:	4910      	ldr	r1, [pc, #64]	; (800cbe4 <inc_lock+0x178>)
 800cba4:	68fa      	ldr	r2, [r7, #12]
 800cba6:	4613      	mov	r3, r2
 800cba8:	005b      	lsls	r3, r3, #1
 800cbaa:	4413      	add	r3, r2
 800cbac:	009b      	lsls	r3, r3, #2
 800cbae:	440b      	add	r3, r1
 800cbb0:	330a      	adds	r3, #10
 800cbb2:	881b      	ldrh	r3, [r3, #0]
 800cbb4:	3301      	adds	r3, #1
 800cbb6:	b299      	uxth	r1, r3
 800cbb8:	e001      	b.n	800cbbe <inc_lock+0x152>
 800cbba:	f44f 7180 	mov.w	r1, #256	; 0x100
 800cbbe:	4809      	ldr	r0, [pc, #36]	; (800cbe4 <inc_lock+0x178>)
 800cbc0:	68fa      	ldr	r2, [r7, #12]
 800cbc2:	4613      	mov	r3, r2
 800cbc4:	005b      	lsls	r3, r3, #1
 800cbc6:	4413      	add	r3, r2
 800cbc8:	009b      	lsls	r3, r3, #2
 800cbca:	4403      	add	r3, r0
 800cbcc:	330a      	adds	r3, #10
 800cbce:	460a      	mov	r2, r1
 800cbd0:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	3301      	adds	r3, #1
}
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	3714      	adds	r7, #20
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe0:	4770      	bx	lr
 800cbe2:	bf00      	nop
 800cbe4:	20002ff0 	.word	0x20002ff0

0800cbe8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800cbe8:	b480      	push	{r7}
 800cbea:	b085      	sub	sp, #20
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	3b01      	subs	r3, #1
 800cbf4:	607b      	str	r3, [r7, #4]
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	2b01      	cmp	r3, #1
 800cbfa:	d82e      	bhi.n	800cc5a <dec_lock+0x72>
		n = Files[i].ctr;
 800cbfc:	491b      	ldr	r1, [pc, #108]	; (800cc6c <dec_lock+0x84>)
 800cbfe:	687a      	ldr	r2, [r7, #4]
 800cc00:	4613      	mov	r3, r2
 800cc02:	005b      	lsls	r3, r3, #1
 800cc04:	4413      	add	r3, r2
 800cc06:	009b      	lsls	r3, r3, #2
 800cc08:	440b      	add	r3, r1
 800cc0a:	330a      	adds	r3, #10
 800cc0c:	881b      	ldrh	r3, [r3, #0]
 800cc0e:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800cc10:	89fb      	ldrh	r3, [r7, #14]
 800cc12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cc16:	d101      	bne.n	800cc1c <dec_lock+0x34>
 800cc18:	2300      	movs	r3, #0
 800cc1a:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 800cc1c:	89fb      	ldrh	r3, [r7, #14]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d002      	beq.n	800cc28 <dec_lock+0x40>
 800cc22:	89fb      	ldrh	r3, [r7, #14]
 800cc24:	3b01      	subs	r3, #1
 800cc26:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800cc28:	4910      	ldr	r1, [pc, #64]	; (800cc6c <dec_lock+0x84>)
 800cc2a:	687a      	ldr	r2, [r7, #4]
 800cc2c:	4613      	mov	r3, r2
 800cc2e:	005b      	lsls	r3, r3, #1
 800cc30:	4413      	add	r3, r2
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	440b      	add	r3, r1
 800cc36:	330a      	adds	r3, #10
 800cc38:	89fa      	ldrh	r2, [r7, #14]
 800cc3a:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800cc3c:	89fb      	ldrh	r3, [r7, #14]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d108      	bne.n	800cc54 <dec_lock+0x6c>
 800cc42:	490a      	ldr	r1, [pc, #40]	; (800cc6c <dec_lock+0x84>)
 800cc44:	687a      	ldr	r2, [r7, #4]
 800cc46:	4613      	mov	r3, r2
 800cc48:	005b      	lsls	r3, r3, #1
 800cc4a:	4413      	add	r3, r2
 800cc4c:	009b      	lsls	r3, r3, #2
 800cc4e:	440b      	add	r3, r1
 800cc50:	2200      	movs	r2, #0
 800cc52:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800cc54:	2300      	movs	r3, #0
 800cc56:	737b      	strb	r3, [r7, #13]
 800cc58:	e001      	b.n	800cc5e <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800cc5a:	2302      	movs	r3, #2
 800cc5c:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800cc5e:	7b7b      	ldrb	r3, [r7, #13]
}
 800cc60:	4618      	mov	r0, r3
 800cc62:	3714      	adds	r7, #20
 800cc64:	46bd      	mov	sp, r7
 800cc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6a:	4770      	bx	lr
 800cc6c:	20002ff0 	.word	0x20002ff0

0800cc70 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800cc70:	b480      	push	{r7}
 800cc72:	b085      	sub	sp, #20
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800cc78:	2300      	movs	r3, #0
 800cc7a:	60fb      	str	r3, [r7, #12]
 800cc7c:	e016      	b.n	800ccac <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800cc7e:	4910      	ldr	r1, [pc, #64]	; (800ccc0 <clear_lock+0x50>)
 800cc80:	68fa      	ldr	r2, [r7, #12]
 800cc82:	4613      	mov	r3, r2
 800cc84:	005b      	lsls	r3, r3, #1
 800cc86:	4413      	add	r3, r2
 800cc88:	009b      	lsls	r3, r3, #2
 800cc8a:	440b      	add	r3, r1
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	687a      	ldr	r2, [r7, #4]
 800cc90:	429a      	cmp	r2, r3
 800cc92:	d108      	bne.n	800cca6 <clear_lock+0x36>
 800cc94:	490a      	ldr	r1, [pc, #40]	; (800ccc0 <clear_lock+0x50>)
 800cc96:	68fa      	ldr	r2, [r7, #12]
 800cc98:	4613      	mov	r3, r2
 800cc9a:	005b      	lsls	r3, r3, #1
 800cc9c:	4413      	add	r3, r2
 800cc9e:	009b      	lsls	r3, r3, #2
 800cca0:	440b      	add	r3, r1
 800cca2:	2200      	movs	r2, #0
 800cca4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	3301      	adds	r3, #1
 800ccaa:	60fb      	str	r3, [r7, #12]
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	2b01      	cmp	r3, #1
 800ccb0:	d9e5      	bls.n	800cc7e <clear_lock+0xe>
	}
}
 800ccb2:	bf00      	nop
 800ccb4:	bf00      	nop
 800ccb6:	3714      	adds	r7, #20
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccbe:	4770      	bx	lr
 800ccc0:	20002ff0 	.word	0x20002ff0

0800ccc4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b086      	sub	sp, #24
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800cccc:	2300      	movs	r3, #0
 800ccce:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ccd6:	791b      	ldrb	r3, [r3, #4]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d040      	beq.n	800cd5e <sync_window+0x9a>
		wsect = fs->winsect;	/* Current sector number */
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cce4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ccec:	7858      	ldrb	r0, [r3, #1]
 800ccee:	6879      	ldr	r1, [r7, #4]
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	697a      	ldr	r2, [r7, #20]
 800ccf4:	f7ff fd6c 	bl	800c7d0 <disk_write>
 800ccf8:	4603      	mov	r3, r0
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d002      	beq.n	800cd04 <sync_window+0x40>
			res = FR_DISK_ERR;
 800ccfe:	2301      	movs	r3, #1
 800cd00:	73fb      	strb	r3, [r7, #15]
 800cd02:	e02c      	b.n	800cd5e <sync_window+0x9a>
		} else {
			fs->wflag = 0;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	711a      	strb	r2, [r3, #4]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd14:	6a1b      	ldr	r3, [r3, #32]
 800cd16:	697a      	ldr	r2, [r7, #20]
 800cd18:	1ad2      	subs	r2, r2, r3
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd20:	699b      	ldr	r3, [r3, #24]
 800cd22:	429a      	cmp	r2, r3
 800cd24:	d21b      	bcs.n	800cd5e <sync_window+0x9a>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd2c:	78db      	ldrb	r3, [r3, #3]
 800cd2e:	613b      	str	r3, [r7, #16]
 800cd30:	e012      	b.n	800cd58 <sync_window+0x94>
					wsect += fs->fsize;
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd38:	699b      	ldr	r3, [r3, #24]
 800cd3a:	697a      	ldr	r2, [r7, #20]
 800cd3c:	4413      	add	r3, r2
 800cd3e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd46:	7858      	ldrb	r0, [r3, #1]
 800cd48:	6879      	ldr	r1, [r7, #4]
 800cd4a:	2301      	movs	r3, #1
 800cd4c:	697a      	ldr	r2, [r7, #20]
 800cd4e:	f7ff fd3f 	bl	800c7d0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cd52:	693b      	ldr	r3, [r7, #16]
 800cd54:	3b01      	subs	r3, #1
 800cd56:	613b      	str	r3, [r7, #16]
 800cd58:	693b      	ldr	r3, [r7, #16]
 800cd5a:	2b01      	cmp	r3, #1
 800cd5c:	d8e9      	bhi.n	800cd32 <sync_window+0x6e>
				}
			}
		}
	}
	return res;
 800cd5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd60:	4618      	mov	r0, r3
 800cd62:	3718      	adds	r7, #24
 800cd64:	46bd      	mov	sp, r7
 800cd66:	bd80      	pop	{r7, pc}

0800cd68 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b084      	sub	sp, #16
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
 800cd70:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800cd72:	2300      	movs	r3, #0
 800cd74:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd7e:	683a      	ldr	r2, [r7, #0]
 800cd80:	429a      	cmp	r2, r3
 800cd82:	d01e      	beq.n	800cdc2 <move_window+0x5a>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f7ff ff9d 	bl	800ccc4 <sync_window>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800cd8e:	7bfb      	ldrb	r3, [r7, #15]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d116      	bne.n	800cdc2 <move_window+0x5a>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd9a:	7858      	ldrb	r0, [r3, #1]
 800cd9c:	6879      	ldr	r1, [r7, #4]
 800cd9e:	2301      	movs	r3, #1
 800cda0:	683a      	ldr	r2, [r7, #0]
 800cda2:	f7ff fcf5 	bl	800c790 <disk_read>
 800cda6:	4603      	mov	r3, r0
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d004      	beq.n	800cdb6 <move_window+0x4e>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800cdac:	f04f 33ff 	mov.w	r3, #4294967295
 800cdb0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800cdb2:	2301      	movs	r3, #1
 800cdb4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cdbc:	461a      	mov	r2, r3
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
	}
	return res;
 800cdc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	3710      	adds	r7, #16
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}

0800cdcc <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b084      	sub	sp, #16
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f7ff ff75 	bl	800ccc4 <sync_window>
 800cdda:	4603      	mov	r3, r0
 800cddc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cdde:	7bfb      	ldrb	r3, [r7, #15]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	f040 80ad 	bne.w	800cf40 <sync_fs+0x174>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cdec:	781b      	ldrb	r3, [r3, #0]
 800cdee:	2b03      	cmp	r3, #3
 800cdf0:	f040 8098 	bne.w	800cf24 <sync_fs+0x158>
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cdfa:	795b      	ldrb	r3, [r3, #5]
 800cdfc:	2b01      	cmp	r3, #1
 800cdfe:	f040 8091 	bne.w	800cf24 <sync_fs+0x158>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800ce02:	6878      	ldr	r0, [r7, #4]
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce0a:	895b      	ldrh	r3, [r3, #10]
 800ce0c:	461a      	mov	r2, r3
 800ce0e:	2100      	movs	r1, #0
 800ce10:	f7ff fd3b 	bl	800c88a <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	2255      	movs	r2, #85	; 0x55
 800ce18:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	22aa      	movs	r2, #170	; 0xaa
 800ce20:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2252      	movs	r2, #82	; 0x52
 800ce28:	701a      	strb	r2, [r3, #0]
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	2252      	movs	r2, #82	; 0x52
 800ce2e:	705a      	strb	r2, [r3, #1]
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2261      	movs	r2, #97	; 0x61
 800ce34:	709a      	strb	r2, [r3, #2]
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2241      	movs	r2, #65	; 0x41
 800ce3a:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	2272      	movs	r2, #114	; 0x72
 800ce40:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	2272      	movs	r2, #114	; 0x72
 800ce48:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2241      	movs	r2, #65	; 0x41
 800ce50:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2261      	movs	r2, #97	; 0x61
 800ce58:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce62:	691b      	ldr	r3, [r3, #16]
 800ce64:	b2da      	uxtb	r2, r3
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce72:	691b      	ldr	r3, [r3, #16]
 800ce74:	b29b      	uxth	r3, r3
 800ce76:	0a1b      	lsrs	r3, r3, #8
 800ce78:	b29b      	uxth	r3, r3
 800ce7a:	b2da      	uxtb	r2, r3
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce88:	691b      	ldr	r3, [r3, #16]
 800ce8a:	0c1b      	lsrs	r3, r3, #16
 800ce8c:	b2da      	uxtb	r2, r3
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce9a:	691b      	ldr	r3, [r3, #16]
 800ce9c:	0e1b      	lsrs	r3, r3, #24
 800ce9e:	b2da      	uxtb	r2, r3
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ceac:	68db      	ldr	r3, [r3, #12]
 800ceae:	b2da      	uxtb	r2, r3
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cebc:	68db      	ldr	r3, [r3, #12]
 800cebe:	b29b      	uxth	r3, r3
 800cec0:	0a1b      	lsrs	r3, r3, #8
 800cec2:	b29b      	uxth	r3, r3
 800cec4:	b2da      	uxtb	r2, r3
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ced2:	68db      	ldr	r3, [r3, #12]
 800ced4:	0c1b      	lsrs	r3, r3, #16
 800ced6:	b2da      	uxtb	r2, r3
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cee4:	68db      	ldr	r3, [r3, #12]
 800cee6:	0e1b      	lsrs	r3, r3, #24
 800cee8:	b2da      	uxtb	r2, r3
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cef6:	69db      	ldr	r3, [r3, #28]
 800cef8:	3301      	adds	r3, #1
 800cefa:	687a      	ldr	r2, [r7, #4]
 800cefc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800cf00:	62d3      	str	r3, [r2, #44]	; 0x2c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf08:	7858      	ldrb	r0, [r3, #1]
 800cf0a:	6879      	ldr	r1, [r7, #4]
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf14:	2301      	movs	r3, #1
 800cf16:	f7ff fc5b 	bl	800c7d0 <disk_write>
			fs->fsi_flag = 0;
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf20:	2200      	movs	r2, #0
 800cf22:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf2a:	785b      	ldrb	r3, [r3, #1]
 800cf2c:	2200      	movs	r2, #0
 800cf2e:	2100      	movs	r1, #0
 800cf30:	4618      	mov	r0, r3
 800cf32:	f7ff fc6d 	bl	800c810 <disk_ioctl>
 800cf36:	4603      	mov	r3, r0
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d001      	beq.n	800cf40 <sync_fs+0x174>
			res = FR_DISK_ERR;
 800cf3c:	2301      	movs	r3, #1
 800cf3e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800cf40:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf42:	4618      	mov	r0, r3
 800cf44:	3710      	adds	r7, #16
 800cf46:	46bd      	mov	sp, r7
 800cf48:	bd80      	pop	{r7, pc}

0800cf4a <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800cf4a:	b480      	push	{r7}
 800cf4c:	b083      	sub	sp, #12
 800cf4e:	af00      	add	r7, sp, #0
 800cf50:	6078      	str	r0, [r7, #4]
 800cf52:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	3b02      	subs	r3, #2
 800cf58:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf60:	695b      	ldr	r3, [r3, #20]
 800cf62:	3b02      	subs	r3, #2
 800cf64:	683a      	ldr	r2, [r7, #0]
 800cf66:	429a      	cmp	r2, r3
 800cf68:	d301      	bcc.n	800cf6e <clust2sect+0x24>
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	e00c      	b.n	800cf88 <clust2sect+0x3e>
	return clst * fs->csize + fs->database;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf74:	789b      	ldrb	r3, [r3, #2]
 800cf76:	461a      	mov	r2, r3
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	fb03 f202 	mul.w	r2, r3, r2
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf86:	4413      	add	r3, r2
}
 800cf88:	4618      	mov	r0, r3
 800cf8a:	370c      	adds	r7, #12
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf92:	4770      	bx	lr

0800cf94 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b086      	sub	sp, #24
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
 800cf9c:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800cf9e:	683b      	ldr	r3, [r7, #0]
 800cfa0:	2b01      	cmp	r3, #1
 800cfa2:	d906      	bls.n	800cfb2 <get_fat+0x1e>
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfaa:	695b      	ldr	r3, [r3, #20]
 800cfac:	683a      	ldr	r2, [r7, #0]
 800cfae:	429a      	cmp	r2, r3
 800cfb0:	d302      	bcc.n	800cfb8 <get_fat+0x24>
		val = 1;	/* Internal error */
 800cfb2:	2301      	movs	r3, #1
 800cfb4:	617b      	str	r3, [r7, #20]
 800cfb6:	e0e4      	b.n	800d182 <get_fat+0x1ee>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800cfb8:	f04f 33ff 	mov.w	r3, #4294967295
 800cfbc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfc4:	781b      	ldrb	r3, [r3, #0]
 800cfc6:	2b03      	cmp	r3, #3
 800cfc8:	f000 8098 	beq.w	800d0fc <get_fat+0x168>
 800cfcc:	2b03      	cmp	r3, #3
 800cfce:	f300 80ce 	bgt.w	800d16e <get_fat+0x1da>
 800cfd2:	2b01      	cmp	r3, #1
 800cfd4:	d002      	beq.n	800cfdc <get_fat+0x48>
 800cfd6:	2b02      	cmp	r3, #2
 800cfd8:	d05f      	beq.n	800d09a <get_fat+0x106>
 800cfda:	e0c8      	b.n	800d16e <get_fat+0x1da>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	60fb      	str	r3, [r7, #12]
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	085b      	lsrs	r3, r3, #1
 800cfe4:	68fa      	ldr	r2, [r7, #12]
 800cfe6:	4413      	add	r3, r2
 800cfe8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cff0:	6a1a      	ldr	r2, [r3, #32]
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cff8:	895b      	ldrh	r3, [r3, #10]
 800cffa:	4619      	mov	r1, r3
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	fbb3 f3f1 	udiv	r3, r3, r1
 800d002:	4413      	add	r3, r2
 800d004:	4619      	mov	r1, r3
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f7ff feae 	bl	800cd68 <move_window>
 800d00c:	4603      	mov	r3, r0
 800d00e:	2b00      	cmp	r3, #0
 800d010:	f040 80b0 	bne.w	800d174 <get_fat+0x1e0>
			wc = fs->win.d8[bc++ % SS(fs)];
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	1c5a      	adds	r2, r3, #1
 800d018:	60fa      	str	r2, [r7, #12]
 800d01a:	687a      	ldr	r2, [r7, #4]
 800d01c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d020:	8952      	ldrh	r2, [r2, #10]
 800d022:	fbb3 f1f2 	udiv	r1, r3, r2
 800d026:	fb01 f202 	mul.w	r2, r1, r2
 800d02a:	1a9b      	subs	r3, r3, r2
 800d02c:	687a      	ldr	r2, [r7, #4]
 800d02e:	5cd3      	ldrb	r3, [r2, r3]
 800d030:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d038:	6a1a      	ldr	r2, [r3, #32]
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d040:	895b      	ldrh	r3, [r3, #10]
 800d042:	4619      	mov	r1, r3
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	fbb3 f3f1 	udiv	r3, r3, r1
 800d04a:	4413      	add	r3, r2
 800d04c:	4619      	mov	r1, r3
 800d04e:	6878      	ldr	r0, [r7, #4]
 800d050:	f7ff fe8a 	bl	800cd68 <move_window>
 800d054:	4603      	mov	r3, r0
 800d056:	2b00      	cmp	r3, #0
 800d058:	f040 808e 	bne.w	800d178 <get_fat+0x1e4>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d062:	895b      	ldrh	r3, [r3, #10]
 800d064:	461a      	mov	r2, r3
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	fbb3 f1f2 	udiv	r1, r3, r2
 800d06c:	fb01 f202 	mul.w	r2, r1, r2
 800d070:	1a9b      	subs	r3, r3, r2
 800d072:	687a      	ldr	r2, [r7, #4]
 800d074:	5cd3      	ldrb	r3, [r2, r3]
 800d076:	021b      	lsls	r3, r3, #8
 800d078:	461a      	mov	r2, r3
 800d07a:	68bb      	ldr	r3, [r7, #8]
 800d07c:	4313      	orrs	r3, r2
 800d07e:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800d080:	683b      	ldr	r3, [r7, #0]
 800d082:	f003 0301 	and.w	r3, r3, #1
 800d086:	2b00      	cmp	r3, #0
 800d088:	d002      	beq.n	800d090 <get_fat+0xfc>
 800d08a:	68bb      	ldr	r3, [r7, #8]
 800d08c:	091b      	lsrs	r3, r3, #4
 800d08e:	e002      	b.n	800d096 <get_fat+0x102>
 800d090:	68bb      	ldr	r3, [r7, #8]
 800d092:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d096:	617b      	str	r3, [r7, #20]
			break;
 800d098:	e073      	b.n	800d182 <get_fat+0x1ee>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0a0:	6a1a      	ldr	r2, [r3, #32]
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0a8:	895b      	ldrh	r3, [r3, #10]
 800d0aa:	085b      	lsrs	r3, r3, #1
 800d0ac:	b29b      	uxth	r3, r3
 800d0ae:	4619      	mov	r1, r3
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	fbb3 f3f1 	udiv	r3, r3, r1
 800d0b6:	4413      	add	r3, r2
 800d0b8:	4619      	mov	r1, r3
 800d0ba:	6878      	ldr	r0, [r7, #4]
 800d0bc:	f7ff fe54 	bl	800cd68 <move_window>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d15a      	bne.n	800d17c <get_fat+0x1e8>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800d0c6:	683b      	ldr	r3, [r7, #0]
 800d0c8:	005b      	lsls	r3, r3, #1
 800d0ca:	687a      	ldr	r2, [r7, #4]
 800d0cc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d0d0:	8952      	ldrh	r2, [r2, #10]
 800d0d2:	fbb3 f1f2 	udiv	r1, r3, r2
 800d0d6:	fb01 f202 	mul.w	r2, r1, r2
 800d0da:	1a9b      	subs	r3, r3, r2
 800d0dc:	687a      	ldr	r2, [r7, #4]
 800d0de:	4413      	add	r3, r2
 800d0e0:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 800d0e2:	693b      	ldr	r3, [r7, #16]
 800d0e4:	3301      	adds	r3, #1
 800d0e6:	781b      	ldrb	r3, [r3, #0]
 800d0e8:	021b      	lsls	r3, r3, #8
 800d0ea:	b21a      	sxth	r2, r3
 800d0ec:	693b      	ldr	r3, [r7, #16]
 800d0ee:	781b      	ldrb	r3, [r3, #0]
 800d0f0:	b21b      	sxth	r3, r3
 800d0f2:	4313      	orrs	r3, r2
 800d0f4:	b21b      	sxth	r3, r3
 800d0f6:	b29b      	uxth	r3, r3
 800d0f8:	617b      	str	r3, [r7, #20]
			break;
 800d0fa:	e042      	b.n	800d182 <get_fat+0x1ee>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d102:	6a1a      	ldr	r2, [r3, #32]
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d10a:	895b      	ldrh	r3, [r3, #10]
 800d10c:	089b      	lsrs	r3, r3, #2
 800d10e:	b29b      	uxth	r3, r3
 800d110:	4619      	mov	r1, r3
 800d112:	683b      	ldr	r3, [r7, #0]
 800d114:	fbb3 f3f1 	udiv	r3, r3, r1
 800d118:	4413      	add	r3, r2
 800d11a:	4619      	mov	r1, r3
 800d11c:	6878      	ldr	r0, [r7, #4]
 800d11e:	f7ff fe23 	bl	800cd68 <move_window>
 800d122:	4603      	mov	r3, r0
 800d124:	2b00      	cmp	r3, #0
 800d126:	d12b      	bne.n	800d180 <get_fat+0x1ec>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	009b      	lsls	r3, r3, #2
 800d12c:	687a      	ldr	r2, [r7, #4]
 800d12e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d132:	8952      	ldrh	r2, [r2, #10]
 800d134:	fbb3 f1f2 	udiv	r1, r3, r2
 800d138:	fb01 f202 	mul.w	r2, r1, r2
 800d13c:	1a9b      	subs	r3, r3, r2
 800d13e:	687a      	ldr	r2, [r7, #4]
 800d140:	4413      	add	r3, r2
 800d142:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800d144:	693b      	ldr	r3, [r7, #16]
 800d146:	3303      	adds	r3, #3
 800d148:	781b      	ldrb	r3, [r3, #0]
 800d14a:	061a      	lsls	r2, r3, #24
 800d14c:	693b      	ldr	r3, [r7, #16]
 800d14e:	3302      	adds	r3, #2
 800d150:	781b      	ldrb	r3, [r3, #0]
 800d152:	041b      	lsls	r3, r3, #16
 800d154:	4313      	orrs	r3, r2
 800d156:	693a      	ldr	r2, [r7, #16]
 800d158:	3201      	adds	r2, #1
 800d15a:	7812      	ldrb	r2, [r2, #0]
 800d15c:	0212      	lsls	r2, r2, #8
 800d15e:	4313      	orrs	r3, r2
 800d160:	693a      	ldr	r2, [r7, #16]
 800d162:	7812      	ldrb	r2, [r2, #0]
 800d164:	4313      	orrs	r3, r2
 800d166:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800d16a:	617b      	str	r3, [r7, #20]
			break;
 800d16c:	e009      	b.n	800d182 <get_fat+0x1ee>

		default:
			val = 1;	/* Internal error */
 800d16e:	2301      	movs	r3, #1
 800d170:	617b      	str	r3, [r7, #20]
 800d172:	e006      	b.n	800d182 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d174:	bf00      	nop
 800d176:	e004      	b.n	800d182 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d178:	bf00      	nop
 800d17a:	e002      	b.n	800d182 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d17c:	bf00      	nop
 800d17e:	e000      	b.n	800d182 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d180:	bf00      	nop
		}
	}

	return val;
 800d182:	697b      	ldr	r3, [r7, #20]
}
 800d184:	4618      	mov	r0, r3
 800d186:	3718      	adds	r7, #24
 800d188:	46bd      	mov	sp, r7
 800d18a:	bd80      	pop	{r7, pc}

0800d18c <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b088      	sub	sp, #32
 800d190:	af00      	add	r7, sp, #0
 800d192:	60f8      	str	r0, [r7, #12]
 800d194:	60b9      	str	r1, [r7, #8]
 800d196:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800d198:	68bb      	ldr	r3, [r7, #8]
 800d19a:	2b01      	cmp	r3, #1
 800d19c:	d906      	bls.n	800d1ac <put_fat+0x20>
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d1a4:	695b      	ldr	r3, [r3, #20]
 800d1a6:	68ba      	ldr	r2, [r7, #8]
 800d1a8:	429a      	cmp	r2, r3
 800d1aa:	d302      	bcc.n	800d1b2 <put_fat+0x26>
		res = FR_INT_ERR;
 800d1ac:	2302      	movs	r3, #2
 800d1ae:	77fb      	strb	r3, [r7, #31]
 800d1b0:	e13a      	b.n	800d428 <put_fat+0x29c>

	} else {
		switch (fs->fs_type) {
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d1b8:	781b      	ldrb	r3, [r3, #0]
 800d1ba:	2b03      	cmp	r3, #3
 800d1bc:	f000 80d0 	beq.w	800d360 <put_fat+0x1d4>
 800d1c0:	2b03      	cmp	r3, #3
 800d1c2:	f300 8127 	bgt.w	800d414 <put_fat+0x288>
 800d1c6:	2b01      	cmp	r3, #1
 800d1c8:	d003      	beq.n	800d1d2 <put_fat+0x46>
 800d1ca:	2b02      	cmp	r3, #2
 800d1cc:	f000 808f 	beq.w	800d2ee <put_fat+0x162>
 800d1d0:	e120      	b.n	800d414 <put_fat+0x288>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d1d2:	68bb      	ldr	r3, [r7, #8]
 800d1d4:	617b      	str	r3, [r7, #20]
 800d1d6:	697b      	ldr	r3, [r7, #20]
 800d1d8:	085b      	lsrs	r3, r3, #1
 800d1da:	697a      	ldr	r2, [r7, #20]
 800d1dc:	4413      	add	r3, r2
 800d1de:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d1e6:	6a1a      	ldr	r2, [r3, #32]
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d1ee:	895b      	ldrh	r3, [r3, #10]
 800d1f0:	4619      	mov	r1, r3
 800d1f2:	697b      	ldr	r3, [r7, #20]
 800d1f4:	fbb3 f3f1 	udiv	r3, r3, r1
 800d1f8:	4413      	add	r3, r2
 800d1fa:	4619      	mov	r1, r3
 800d1fc:	68f8      	ldr	r0, [r7, #12]
 800d1fe:	f7ff fdb3 	bl	800cd68 <move_window>
 800d202:	4603      	mov	r3, r0
 800d204:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d206:	7ffb      	ldrb	r3, [r7, #31]
 800d208:	2b00      	cmp	r3, #0
 800d20a:	f040 8106 	bne.w	800d41a <put_fat+0x28e>
			p = &fs->win.d8[bc++ % SS(fs)];
 800d20e:	697b      	ldr	r3, [r7, #20]
 800d210:	1c5a      	adds	r2, r3, #1
 800d212:	617a      	str	r2, [r7, #20]
 800d214:	68fa      	ldr	r2, [r7, #12]
 800d216:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d21a:	8952      	ldrh	r2, [r2, #10]
 800d21c:	fbb3 f1f2 	udiv	r1, r3, r2
 800d220:	fb01 f202 	mul.w	r2, r1, r2
 800d224:	1a9b      	subs	r3, r3, r2
 800d226:	68fa      	ldr	r2, [r7, #12]
 800d228:	4413      	add	r3, r2
 800d22a:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	f003 0301 	and.w	r3, r3, #1
 800d232:	2b00      	cmp	r3, #0
 800d234:	d00d      	beq.n	800d252 <put_fat+0xc6>
 800d236:	69bb      	ldr	r3, [r7, #24]
 800d238:	781b      	ldrb	r3, [r3, #0]
 800d23a:	b25b      	sxtb	r3, r3
 800d23c:	f003 030f 	and.w	r3, r3, #15
 800d240:	b25a      	sxtb	r2, r3
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	b2db      	uxtb	r3, r3
 800d246:	011b      	lsls	r3, r3, #4
 800d248:	b25b      	sxtb	r3, r3
 800d24a:	4313      	orrs	r3, r2
 800d24c:	b25b      	sxtb	r3, r3
 800d24e:	b2db      	uxtb	r3, r3
 800d250:	e001      	b.n	800d256 <put_fat+0xca>
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	b2db      	uxtb	r3, r3
 800d256:	69ba      	ldr	r2, [r7, #24]
 800d258:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d260:	2201      	movs	r2, #1
 800d262:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d26a:	6a1a      	ldr	r2, [r3, #32]
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d272:	895b      	ldrh	r3, [r3, #10]
 800d274:	4619      	mov	r1, r3
 800d276:	697b      	ldr	r3, [r7, #20]
 800d278:	fbb3 f3f1 	udiv	r3, r3, r1
 800d27c:	4413      	add	r3, r2
 800d27e:	4619      	mov	r1, r3
 800d280:	68f8      	ldr	r0, [r7, #12]
 800d282:	f7ff fd71 	bl	800cd68 <move_window>
 800d286:	4603      	mov	r3, r0
 800d288:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d28a:	7ffb      	ldrb	r3, [r7, #31]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	f040 80c6 	bne.w	800d41e <put_fat+0x292>
			p = &fs->win.d8[bc % SS(fs)];
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d298:	895b      	ldrh	r3, [r3, #10]
 800d29a:	461a      	mov	r2, r3
 800d29c:	697b      	ldr	r3, [r7, #20]
 800d29e:	fbb3 f1f2 	udiv	r1, r3, r2
 800d2a2:	fb01 f202 	mul.w	r2, r1, r2
 800d2a6:	1a9b      	subs	r3, r3, r2
 800d2a8:	68fa      	ldr	r2, [r7, #12]
 800d2aa:	4413      	add	r3, r2
 800d2ac:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d2ae:	68bb      	ldr	r3, [r7, #8]
 800d2b0:	f003 0301 	and.w	r3, r3, #1
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d003      	beq.n	800d2c0 <put_fat+0x134>
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	091b      	lsrs	r3, r3, #4
 800d2bc:	b2db      	uxtb	r3, r3
 800d2be:	e00e      	b.n	800d2de <put_fat+0x152>
 800d2c0:	69bb      	ldr	r3, [r7, #24]
 800d2c2:	781b      	ldrb	r3, [r3, #0]
 800d2c4:	b25b      	sxtb	r3, r3
 800d2c6:	f023 030f 	bic.w	r3, r3, #15
 800d2ca:	b25a      	sxtb	r2, r3
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	0a1b      	lsrs	r3, r3, #8
 800d2d0:	b25b      	sxtb	r3, r3
 800d2d2:	f003 030f 	and.w	r3, r3, #15
 800d2d6:	b25b      	sxtb	r3, r3
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	b25b      	sxtb	r3, r3
 800d2dc:	b2db      	uxtb	r3, r3
 800d2de:	69ba      	ldr	r2, [r7, #24]
 800d2e0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d2e8:	2201      	movs	r2, #1
 800d2ea:	711a      	strb	r2, [r3, #4]
			break;
 800d2ec:	e09c      	b.n	800d428 <put_fat+0x29c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d2f4:	6a1a      	ldr	r2, [r3, #32]
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d2fc:	895b      	ldrh	r3, [r3, #10]
 800d2fe:	085b      	lsrs	r3, r3, #1
 800d300:	b29b      	uxth	r3, r3
 800d302:	4619      	mov	r1, r3
 800d304:	68bb      	ldr	r3, [r7, #8]
 800d306:	fbb3 f3f1 	udiv	r3, r3, r1
 800d30a:	4413      	add	r3, r2
 800d30c:	4619      	mov	r1, r3
 800d30e:	68f8      	ldr	r0, [r7, #12]
 800d310:	f7ff fd2a 	bl	800cd68 <move_window>
 800d314:	4603      	mov	r3, r0
 800d316:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d318:	7ffb      	ldrb	r3, [r7, #31]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	f040 8081 	bne.w	800d422 <put_fat+0x296>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800d320:	68bb      	ldr	r3, [r7, #8]
 800d322:	005b      	lsls	r3, r3, #1
 800d324:	68fa      	ldr	r2, [r7, #12]
 800d326:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d32a:	8952      	ldrh	r2, [r2, #10]
 800d32c:	fbb3 f1f2 	udiv	r1, r3, r2
 800d330:	fb01 f202 	mul.w	r2, r1, r2
 800d334:	1a9b      	subs	r3, r3, r2
 800d336:	68fa      	ldr	r2, [r7, #12]
 800d338:	4413      	add	r3, r2
 800d33a:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	b2da      	uxtb	r2, r3
 800d340:	69bb      	ldr	r3, [r7, #24]
 800d342:	701a      	strb	r2, [r3, #0]
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	b29b      	uxth	r3, r3
 800d348:	0a1b      	lsrs	r3, r3, #8
 800d34a:	b29a      	uxth	r2, r3
 800d34c:	69bb      	ldr	r3, [r7, #24]
 800d34e:	3301      	adds	r3, #1
 800d350:	b2d2      	uxtb	r2, r2
 800d352:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d35a:	2201      	movs	r2, #1
 800d35c:	711a      	strb	r2, [r3, #4]
			break;
 800d35e:	e063      	b.n	800d428 <put_fat+0x29c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d366:	6a1a      	ldr	r2, [r3, #32]
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d36e:	895b      	ldrh	r3, [r3, #10]
 800d370:	089b      	lsrs	r3, r3, #2
 800d372:	b29b      	uxth	r3, r3
 800d374:	4619      	mov	r1, r3
 800d376:	68bb      	ldr	r3, [r7, #8]
 800d378:	fbb3 f3f1 	udiv	r3, r3, r1
 800d37c:	4413      	add	r3, r2
 800d37e:	4619      	mov	r1, r3
 800d380:	68f8      	ldr	r0, [r7, #12]
 800d382:	f7ff fcf1 	bl	800cd68 <move_window>
 800d386:	4603      	mov	r3, r0
 800d388:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d38a:	7ffb      	ldrb	r3, [r7, #31]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d14a      	bne.n	800d426 <put_fat+0x29a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800d390:	68bb      	ldr	r3, [r7, #8]
 800d392:	009b      	lsls	r3, r3, #2
 800d394:	68fa      	ldr	r2, [r7, #12]
 800d396:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d39a:	8952      	ldrh	r2, [r2, #10]
 800d39c:	fbb3 f1f2 	udiv	r1, r3, r2
 800d3a0:	fb01 f202 	mul.w	r2, r1, r2
 800d3a4:	1a9b      	subs	r3, r3, r2
 800d3a6:	68fa      	ldr	r2, [r7, #12]
 800d3a8:	4413      	add	r3, r2
 800d3aa:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 800d3ac:	69bb      	ldr	r3, [r7, #24]
 800d3ae:	3303      	adds	r3, #3
 800d3b0:	781b      	ldrb	r3, [r3, #0]
 800d3b2:	061a      	lsls	r2, r3, #24
 800d3b4:	69bb      	ldr	r3, [r7, #24]
 800d3b6:	3302      	adds	r3, #2
 800d3b8:	781b      	ldrb	r3, [r3, #0]
 800d3ba:	041b      	lsls	r3, r3, #16
 800d3bc:	4313      	orrs	r3, r2
 800d3be:	69ba      	ldr	r2, [r7, #24]
 800d3c0:	3201      	adds	r2, #1
 800d3c2:	7812      	ldrb	r2, [r2, #0]
 800d3c4:	0212      	lsls	r2, r2, #8
 800d3c6:	4313      	orrs	r3, r2
 800d3c8:	69ba      	ldr	r2, [r7, #24]
 800d3ca:	7812      	ldrb	r2, [r2, #0]
 800d3cc:	4313      	orrs	r3, r2
 800d3ce:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800d3d2:	687a      	ldr	r2, [r7, #4]
 800d3d4:	4313      	orrs	r3, r2
 800d3d6:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	b2da      	uxtb	r2, r3
 800d3dc:	69bb      	ldr	r3, [r7, #24]
 800d3de:	701a      	strb	r2, [r3, #0]
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	b29b      	uxth	r3, r3
 800d3e4:	0a1b      	lsrs	r3, r3, #8
 800d3e6:	b29a      	uxth	r2, r3
 800d3e8:	69bb      	ldr	r3, [r7, #24]
 800d3ea:	3301      	adds	r3, #1
 800d3ec:	b2d2      	uxtb	r2, r2
 800d3ee:	701a      	strb	r2, [r3, #0]
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	0c1a      	lsrs	r2, r3, #16
 800d3f4:	69bb      	ldr	r3, [r7, #24]
 800d3f6:	3302      	adds	r3, #2
 800d3f8:	b2d2      	uxtb	r2, r2
 800d3fa:	701a      	strb	r2, [r3, #0]
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	0e1a      	lsrs	r2, r3, #24
 800d400:	69bb      	ldr	r3, [r7, #24]
 800d402:	3303      	adds	r3, #3
 800d404:	b2d2      	uxtb	r2, r2
 800d406:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d40e:	2201      	movs	r2, #1
 800d410:	711a      	strb	r2, [r3, #4]
			break;
 800d412:	e009      	b.n	800d428 <put_fat+0x29c>

		default :
			res = FR_INT_ERR;
 800d414:	2302      	movs	r3, #2
 800d416:	77fb      	strb	r3, [r7, #31]
 800d418:	e006      	b.n	800d428 <put_fat+0x29c>
			if (res != FR_OK) break;
 800d41a:	bf00      	nop
 800d41c:	e004      	b.n	800d428 <put_fat+0x29c>
			if (res != FR_OK) break;
 800d41e:	bf00      	nop
 800d420:	e002      	b.n	800d428 <put_fat+0x29c>
			if (res != FR_OK) break;
 800d422:	bf00      	nop
 800d424:	e000      	b.n	800d428 <put_fat+0x29c>
			if (res != FR_OK) break;
 800d426:	bf00      	nop
		}
	}

	return res;
 800d428:	7ffb      	ldrb	r3, [r7, #31]
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3720      	adds	r7, #32
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}

0800d432 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800d432:	b580      	push	{r7, lr}
 800d434:	b084      	sub	sp, #16
 800d436:	af00      	add	r7, sp, #0
 800d438:	6078      	str	r0, [r7, #4]
 800d43a:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800d43c:	683b      	ldr	r3, [r7, #0]
 800d43e:	2b01      	cmp	r3, #1
 800d440:	d906      	bls.n	800d450 <remove_chain+0x1e>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d448:	695b      	ldr	r3, [r3, #20]
 800d44a:	683a      	ldr	r2, [r7, #0]
 800d44c:	429a      	cmp	r2, r3
 800d44e:	d302      	bcc.n	800d456 <remove_chain+0x24>
		res = FR_INT_ERR;
 800d450:	2302      	movs	r3, #2
 800d452:	73fb      	strb	r3, [r7, #15]
 800d454:	e049      	b.n	800d4ea <remove_chain+0xb8>

	} else {
		res = FR_OK;
 800d456:	2300      	movs	r3, #0
 800d458:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800d45a:	e03b      	b.n	800d4d4 <remove_chain+0xa2>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800d45c:	6839      	ldr	r1, [r7, #0]
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	f7ff fd98 	bl	800cf94 <get_fat>
 800d464:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800d466:	68bb      	ldr	r3, [r7, #8]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d03b      	beq.n	800d4e4 <remove_chain+0xb2>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800d46c:	68bb      	ldr	r3, [r7, #8]
 800d46e:	2b01      	cmp	r3, #1
 800d470:	d102      	bne.n	800d478 <remove_chain+0x46>
 800d472:	2302      	movs	r3, #2
 800d474:	73fb      	strb	r3, [r7, #15]
 800d476:	e038      	b.n	800d4ea <remove_chain+0xb8>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800d478:	68bb      	ldr	r3, [r7, #8]
 800d47a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d47e:	d102      	bne.n	800d486 <remove_chain+0x54>
 800d480:	2301      	movs	r3, #1
 800d482:	73fb      	strb	r3, [r7, #15]
 800d484:	e031      	b.n	800d4ea <remove_chain+0xb8>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800d486:	2200      	movs	r2, #0
 800d488:	6839      	ldr	r1, [r7, #0]
 800d48a:	6878      	ldr	r0, [r7, #4]
 800d48c:	f7ff fe7e 	bl	800d18c <put_fat>
 800d490:	4603      	mov	r3, r0
 800d492:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800d494:	7bfb      	ldrb	r3, [r7, #15]
 800d496:	2b00      	cmp	r3, #0
 800d498:	d126      	bne.n	800d4e8 <remove_chain+0xb6>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4a0:	691b      	ldr	r3, [r3, #16]
 800d4a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4a6:	d013      	beq.n	800d4d0 <remove_chain+0x9e>
				fs->free_clust++;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4ae:	691b      	ldr	r3, [r3, #16]
 800d4b0:	3301      	adds	r3, #1
 800d4b2:	687a      	ldr	r2, [r7, #4]
 800d4b4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d4b8:	6113      	str	r3, [r2, #16]
				fs->fsi_flag |= 1;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4c0:	795b      	ldrb	r3, [r3, #5]
 800d4c2:	f043 0301 	orr.w	r3, r3, #1
 800d4c6:	b2da      	uxtb	r2, r3
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4ce:	715a      	strb	r2, [r3, #5]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4da:	695b      	ldr	r3, [r3, #20]
 800d4dc:	683a      	ldr	r2, [r7, #0]
 800d4de:	429a      	cmp	r2, r3
 800d4e0:	d3bc      	bcc.n	800d45c <remove_chain+0x2a>
 800d4e2:	e002      	b.n	800d4ea <remove_chain+0xb8>
			if (nxt == 0) break;				/* Empty cluster? */
 800d4e4:	bf00      	nop
 800d4e6:	e000      	b.n	800d4ea <remove_chain+0xb8>
			if (res != FR_OK) break;
 800d4e8:	bf00      	nop
		}
	}

	return res;
 800d4ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4ec:	4618      	mov	r0, r3
 800d4ee:	3710      	adds	r7, #16
 800d4f0:	46bd      	mov	sp, r7
 800d4f2:	bd80      	pop	{r7, pc}

0800d4f4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b086      	sub	sp, #24
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
 800d4fc:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d111      	bne.n	800d528 <create_chain+0x34>
		scl = fs->last_clust;			/* Get suggested start point */
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d50a:	68db      	ldr	r3, [r3, #12]
 800d50c:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800d50e:	693b      	ldr	r3, [r7, #16]
 800d510:	2b00      	cmp	r3, #0
 800d512:	d006      	beq.n	800d522 <create_chain+0x2e>
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d51a:	695b      	ldr	r3, [r3, #20]
 800d51c:	693a      	ldr	r2, [r7, #16]
 800d51e:	429a      	cmp	r2, r3
 800d520:	d31d      	bcc.n	800d55e <create_chain+0x6a>
 800d522:	2301      	movs	r3, #1
 800d524:	613b      	str	r3, [r7, #16]
 800d526:	e01a      	b.n	800d55e <create_chain+0x6a>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800d528:	6839      	ldr	r1, [r7, #0]
 800d52a:	6878      	ldr	r0, [r7, #4]
 800d52c:	f7ff fd32 	bl	800cf94 <get_fat>
 800d530:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	2b01      	cmp	r3, #1
 800d536:	d801      	bhi.n	800d53c <create_chain+0x48>
 800d538:	2301      	movs	r3, #1
 800d53a:	e07f      	b.n	800d63c <create_chain+0x148>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d542:	d101      	bne.n	800d548 <create_chain+0x54>
 800d544:	68bb      	ldr	r3, [r7, #8]
 800d546:	e079      	b.n	800d63c <create_chain+0x148>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d54e:	695b      	ldr	r3, [r3, #20]
 800d550:	68ba      	ldr	r2, [r7, #8]
 800d552:	429a      	cmp	r2, r3
 800d554:	d201      	bcs.n	800d55a <create_chain+0x66>
 800d556:	68bb      	ldr	r3, [r7, #8]
 800d558:	e070      	b.n	800d63c <create_chain+0x148>
		scl = clst;
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800d55e:	693b      	ldr	r3, [r7, #16]
 800d560:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800d562:	697b      	ldr	r3, [r7, #20]
 800d564:	3301      	adds	r3, #1
 800d566:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d56e:	695b      	ldr	r3, [r3, #20]
 800d570:	697a      	ldr	r2, [r7, #20]
 800d572:	429a      	cmp	r2, r3
 800d574:	d307      	bcc.n	800d586 <create_chain+0x92>
			ncl = 2;
 800d576:	2302      	movs	r3, #2
 800d578:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800d57a:	697a      	ldr	r2, [r7, #20]
 800d57c:	693b      	ldr	r3, [r7, #16]
 800d57e:	429a      	cmp	r2, r3
 800d580:	d901      	bls.n	800d586 <create_chain+0x92>
 800d582:	2300      	movs	r3, #0
 800d584:	e05a      	b.n	800d63c <create_chain+0x148>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800d586:	6979      	ldr	r1, [r7, #20]
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	f7ff fd03 	bl	800cf94 <get_fat>
 800d58e:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800d590:	68bb      	ldr	r3, [r7, #8]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d00e      	beq.n	800d5b4 <create_chain+0xc0>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800d596:	68bb      	ldr	r3, [r7, #8]
 800d598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d59c:	d002      	beq.n	800d5a4 <create_chain+0xb0>
 800d59e:	68bb      	ldr	r3, [r7, #8]
 800d5a0:	2b01      	cmp	r3, #1
 800d5a2:	d101      	bne.n	800d5a8 <create_chain+0xb4>
			return cs;
 800d5a4:	68bb      	ldr	r3, [r7, #8]
 800d5a6:	e049      	b.n	800d63c <create_chain+0x148>
		if (ncl == scl) return 0;		/* No free cluster */
 800d5a8:	697a      	ldr	r2, [r7, #20]
 800d5aa:	693b      	ldr	r3, [r7, #16]
 800d5ac:	429a      	cmp	r2, r3
 800d5ae:	d1d8      	bne.n	800d562 <create_chain+0x6e>
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	e043      	b.n	800d63c <create_chain+0x148>
		if (cs == 0) break;				/* Found a free cluster */
 800d5b4:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800d5b6:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800d5ba:	6979      	ldr	r1, [r7, #20]
 800d5bc:	6878      	ldr	r0, [r7, #4]
 800d5be:	f7ff fde5 	bl	800d18c <put_fat>
 800d5c2:	4603      	mov	r3, r0
 800d5c4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800d5c6:	7bfb      	ldrb	r3, [r7, #15]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d109      	bne.n	800d5e0 <create_chain+0xec>
 800d5cc:	683b      	ldr	r3, [r7, #0]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d006      	beq.n	800d5e0 <create_chain+0xec>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800d5d2:	697a      	ldr	r2, [r7, #20]
 800d5d4:	6839      	ldr	r1, [r7, #0]
 800d5d6:	6878      	ldr	r0, [r7, #4]
 800d5d8:	f7ff fdd8 	bl	800d18c <put_fat>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800d5e0:	7bfb      	ldrb	r3, [r7, #15]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d121      	bne.n	800d62a <create_chain+0x136>
		fs->last_clust = ncl;			/* Update FSINFO */
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d5ec:	461a      	mov	r2, r3
 800d5ee:	697b      	ldr	r3, [r7, #20]
 800d5f0:	60d3      	str	r3, [r2, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d5f8:	691b      	ldr	r3, [r3, #16]
 800d5fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5fe:	d01c      	beq.n	800d63a <create_chain+0x146>
			fs->free_clust--;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d606:	691b      	ldr	r3, [r3, #16]
 800d608:	3b01      	subs	r3, #1
 800d60a:	687a      	ldr	r2, [r7, #4]
 800d60c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d610:	6113      	str	r3, [r2, #16]
			fs->fsi_flag |= 1;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d618:	795b      	ldrb	r3, [r3, #5]
 800d61a:	f043 0301 	orr.w	r3, r3, #1
 800d61e:	b2da      	uxtb	r2, r3
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d626:	715a      	strb	r2, [r3, #5]
 800d628:	e007      	b.n	800d63a <create_chain+0x146>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800d62a:	7bfb      	ldrb	r3, [r7, #15]
 800d62c:	2b01      	cmp	r3, #1
 800d62e:	d102      	bne.n	800d636 <create_chain+0x142>
 800d630:	f04f 33ff 	mov.w	r3, #4294967295
 800d634:	e000      	b.n	800d638 <create_chain+0x144>
 800d636:	2301      	movs	r3, #1
 800d638:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800d63a:	697b      	ldr	r3, [r7, #20]
}
 800d63c:	4618      	mov	r0, r3
 800d63e:	3718      	adds	r7, #24
 800d640:	46bd      	mov	sp, r7
 800d642:	bd80      	pop	{r7, pc}

0800d644 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800d644:	b480      	push	{r7}
 800d646:	b087      	sub	sp, #28
 800d648:	af00      	add	r7, sp, #0
 800d64a:	6078      	str	r0, [r7, #4]
 800d64c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d656:	3304      	adds	r3, #4
 800d658:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d666:	895b      	ldrh	r3, [r3, #10]
 800d668:	461a      	mov	r2, r3
 800d66a:	683b      	ldr	r3, [r7, #0]
 800d66c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d670:	687a      	ldr	r2, [r7, #4]
 800d672:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d676:	6812      	ldr	r2, [r2, #0]
 800d678:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d67c:	7892      	ldrb	r2, [r2, #2]
 800d67e:	fbb3 f3f2 	udiv	r3, r3, r2
 800d682:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d684:	693b      	ldr	r3, [r7, #16]
 800d686:	1d1a      	adds	r2, r3, #4
 800d688:	613a      	str	r2, [r7, #16]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d101      	bne.n	800d698 <clmt_clust+0x54>
 800d694:	2300      	movs	r3, #0
 800d696:	e010      	b.n	800d6ba <clmt_clust+0x76>
		if (cl < ncl) break;	/* In this fragment? */
 800d698:	697a      	ldr	r2, [r7, #20]
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	429a      	cmp	r2, r3
 800d69e:	d307      	bcc.n	800d6b0 <clmt_clust+0x6c>
		cl -= ncl; tbl++;		/* Next fragment */
 800d6a0:	697a      	ldr	r2, [r7, #20]
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	1ad3      	subs	r3, r2, r3
 800d6a6:	617b      	str	r3, [r7, #20]
 800d6a8:	693b      	ldr	r3, [r7, #16]
 800d6aa:	3304      	adds	r3, #4
 800d6ac:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d6ae:	e7e9      	b.n	800d684 <clmt_clust+0x40>
		if (cl < ncl) break;	/* In this fragment? */
 800d6b0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d6b2:	693b      	ldr	r3, [r7, #16]
 800d6b4:	681a      	ldr	r2, [r3, #0]
 800d6b6:	697b      	ldr	r3, [r7, #20]
 800d6b8:	4413      	add	r3, r2
}
 800d6ba:	4618      	mov	r0, r3
 800d6bc:	371c      	adds	r7, #28
 800d6be:	46bd      	mov	sp, r7
 800d6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c4:	4770      	bx	lr

0800d6c6 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800d6c6:	b580      	push	{r7, lr}
 800d6c8:	b086      	sub	sp, #24
 800d6ca:	af00      	add	r7, sp, #0
 800d6cc:	6078      	str	r0, [r7, #4]
 800d6ce:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	b29a      	uxth	r2, r3
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6da:	80da      	strh	r2, [r3, #6]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6e2:	689b      	ldr	r3, [r3, #8]
 800d6e4:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800d6e6:	697b      	ldr	r3, [r7, #20]
 800d6e8:	2b01      	cmp	r3, #1
 800d6ea:	d009      	beq.n	800d700 <dir_sdi+0x3a>
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6f8:	695b      	ldr	r3, [r3, #20]
 800d6fa:	697a      	ldr	r2, [r7, #20]
 800d6fc:	429a      	cmp	r2, r3
 800d6fe:	d301      	bcc.n	800d704 <dir_sdi+0x3e>
		return FR_INT_ERR;
 800d700:	2302      	movs	r3, #2
 800d702:	e0aa      	b.n	800d85a <dir_sdi+0x194>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d110      	bne.n	800d72c <dir_sdi+0x66>
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d716:	781b      	ldrb	r3, [r3, #0]
 800d718:	2b03      	cmp	r3, #3
 800d71a:	d107      	bne.n	800d72c <dir_sdi+0x66>
		clst = dp->fs->dirbase;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d72a:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d72c:	697b      	ldr	r3, [r7, #20]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d115      	bne.n	800d75e <dir_sdi+0x98>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d73e:	891b      	ldrh	r3, [r3, #8]
 800d740:	461a      	mov	r2, r3
 800d742:	683b      	ldr	r3, [r7, #0]
 800d744:	4293      	cmp	r3, r2
 800d746:	d301      	bcc.n	800d74c <dir_sdi+0x86>
			return FR_INT_ERR;
 800d748:	2302      	movs	r3, #2
 800d74a:	e086      	b.n	800d85a <dir_sdi+0x194>
		sect = dp->fs->dirbase;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d75a:	613b      	str	r3, [r7, #16]
 800d75c:	e043      	b.n	800d7e6 <dir_sdi+0x120>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d76a:	895b      	ldrh	r3, [r3, #10]
 800d76c:	095b      	lsrs	r3, r3, #5
 800d76e:	b29b      	uxth	r3, r3
 800d770:	461a      	mov	r2, r3
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d77e:	789b      	ldrb	r3, [r3, #2]
 800d780:	fb02 f303 	mul.w	r3, r2, r3
 800d784:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800d786:	e021      	b.n	800d7cc <dir_sdi+0x106>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	6979      	ldr	r1, [r7, #20]
 800d792:	4618      	mov	r0, r3
 800d794:	f7ff fbfe 	bl	800cf94 <get_fat>
 800d798:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d79a:	697b      	ldr	r3, [r7, #20]
 800d79c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7a0:	d101      	bne.n	800d7a6 <dir_sdi+0xe0>
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	e059      	b.n	800d85a <dir_sdi+0x194>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800d7a6:	697b      	ldr	r3, [r7, #20]
 800d7a8:	2b01      	cmp	r3, #1
 800d7aa:	d909      	bls.n	800d7c0 <dir_sdi+0xfa>
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d7b8:	695b      	ldr	r3, [r3, #20]
 800d7ba:	697a      	ldr	r2, [r7, #20]
 800d7bc:	429a      	cmp	r2, r3
 800d7be:	d301      	bcc.n	800d7c4 <dir_sdi+0xfe>
				return FR_INT_ERR;
 800d7c0:	2302      	movs	r3, #2
 800d7c2:	e04a      	b.n	800d85a <dir_sdi+0x194>
			idx -= ic;
 800d7c4:	683a      	ldr	r2, [r7, #0]
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	1ad3      	subs	r3, r2, r3
 800d7ca:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800d7cc:	683a      	ldr	r2, [r7, #0]
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	429a      	cmp	r2, r3
 800d7d2:	d2d9      	bcs.n	800d788 <dir_sdi+0xc2>
		}
		sect = clust2sect(dp->fs, clst);
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	6979      	ldr	r1, [r7, #20]
 800d7de:	4618      	mov	r0, r3
 800d7e0:	f7ff fbb3 	bl	800cf4a <clust2sect>
 800d7e4:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d7ec:	461a      	mov	r2, r3
 800d7ee:	697b      	ldr	r3, [r7, #20]
 800d7f0:	60d3      	str	r3, [r2, #12]
	if (!sect) return FR_INT_ERR;
 800d7f2:	693b      	ldr	r3, [r7, #16]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d101      	bne.n	800d7fc <dir_sdi+0x136>
 800d7f8:	2302      	movs	r3, #2
 800d7fa:	e02e      	b.n	800d85a <dir_sdi+0x194>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d808:	895b      	ldrh	r3, [r3, #10]
 800d80a:	095b      	lsrs	r3, r3, #5
 800d80c:	b29b      	uxth	r3, r3
 800d80e:	461a      	mov	r2, r3
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	fbb3 f2f2 	udiv	r2, r3, r2
 800d816:	693b      	ldr	r3, [r7, #16]
 800d818:	4413      	add	r3, r2
 800d81a:	687a      	ldr	r2, [r7, #4]
 800d81c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d820:	6113      	str	r3, [r2, #16]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	4618      	mov	r0, r3
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d838:	895b      	ldrh	r3, [r3, #10]
 800d83a:	095b      	lsrs	r3, r3, #5
 800d83c:	b29b      	uxth	r3, r3
 800d83e:	461a      	mov	r2, r3
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	fbb3 f1f2 	udiv	r1, r3, r2
 800d846:	fb01 f202 	mul.w	r2, r1, r2
 800d84a:	1a9b      	subs	r3, r3, r2
 800d84c:	015b      	lsls	r3, r3, #5
 800d84e:	4403      	add	r3, r0
 800d850:	687a      	ldr	r2, [r7, #4]
 800d852:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d856:	6153      	str	r3, [r2, #20]

	return FR_OK;
 800d858:	2300      	movs	r3, #0
}
 800d85a:	4618      	mov	r0, r3
 800d85c:	3718      	adds	r7, #24
 800d85e:	46bd      	mov	sp, r7
 800d860:	bd80      	pop	{r7, pc}

0800d862 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d862:	b590      	push	{r4, r7, lr}
 800d864:	b087      	sub	sp, #28
 800d866:	af00      	add	r7, sp, #0
 800d868:	6078      	str	r0, [r7, #4]
 800d86a:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d872:	88db      	ldrh	r3, [r3, #6]
 800d874:	3301      	adds	r3, #1
 800d876:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	b29b      	uxth	r3, r3
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d005      	beq.n	800d88c <dir_next+0x2a>
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d886:	691b      	ldr	r3, [r3, #16]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d101      	bne.n	800d890 <dir_next+0x2e>
		return FR_NO_FILE;
 800d88c:	2304      	movs	r3, #4
 800d88e:	e12e      	b.n	800daee <dir_next+0x28c>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d89c:	895b      	ldrh	r3, [r3, #10]
 800d89e:	095b      	lsrs	r3, r3, #5
 800d8a0:	b29b      	uxth	r3, r3
 800d8a2:	461a      	mov	r2, r3
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	fbb3 f1f2 	udiv	r1, r3, r2
 800d8aa:	fb01 f202 	mul.w	r2, r1, r2
 800d8ae:	1a9b      	subs	r3, r3, r2
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	f040 80fa 	bne.w	800daaa <dir_next+0x248>
		dp->sect++;					/* Next sector */
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d8bc:	691b      	ldr	r3, [r3, #16]
 800d8be:	3301      	adds	r3, #1
 800d8c0:	687a      	ldr	r2, [r7, #4]
 800d8c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d8c6:	6113      	str	r3, [r2, #16]

		if (!dp->clust) {		/* Static table */
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d8ce:	68db      	ldr	r3, [r3, #12]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d10d      	bne.n	800d8f0 <dir_next+0x8e>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d8e0:	891b      	ldrh	r3, [r3, #8]
 800d8e2:	461a      	mov	r2, r3
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	4293      	cmp	r3, r2
 800d8e8:	f0c0 80df 	bcc.w	800daaa <dir_next+0x248>
				return FR_NO_FILE;
 800d8ec:	2304      	movs	r3, #4
 800d8ee:	e0fe      	b.n	800daee <dir_next+0x28c>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d8fc:	895b      	ldrh	r3, [r3, #10]
 800d8fe:	095b      	lsrs	r3, r3, #5
 800d900:	b29b      	uxth	r3, r3
 800d902:	461a      	mov	r2, r3
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	fbb3 f3f2 	udiv	r3, r3, r2
 800d90a:	687a      	ldr	r2, [r7, #4]
 800d90c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d910:	6812      	ldr	r2, [r2, #0]
 800d912:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800d916:	7892      	ldrb	r2, [r2, #2]
 800d918:	3a01      	subs	r2, #1
 800d91a:	4013      	ands	r3, r2
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	f040 80c4 	bne.w	800daaa <dir_next+0x248>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d928:	681a      	ldr	r2, [r3, #0]
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d930:	68db      	ldr	r3, [r3, #12]
 800d932:	4619      	mov	r1, r3
 800d934:	4610      	mov	r0, r2
 800d936:	f7ff fb2d 	bl	800cf94 <get_fat>
 800d93a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800d93c:	697b      	ldr	r3, [r7, #20]
 800d93e:	2b01      	cmp	r3, #1
 800d940:	d801      	bhi.n	800d946 <dir_next+0xe4>
 800d942:	2302      	movs	r3, #2
 800d944:	e0d3      	b.n	800daee <dir_next+0x28c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800d946:	697b      	ldr	r3, [r7, #20]
 800d948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d94c:	d101      	bne.n	800d952 <dir_next+0xf0>
 800d94e:	2301      	movs	r3, #1
 800d950:	e0cd      	b.n	800daee <dir_next+0x28c>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d95e:	695b      	ldr	r3, [r3, #20]
 800d960:	697a      	ldr	r2, [r7, #20]
 800d962:	429a      	cmp	r2, r3
 800d964:	f0c0 808e 	bcc.w	800da84 <dir_next+0x222>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d101      	bne.n	800d972 <dir_next+0x110>
 800d96e:	2304      	movs	r3, #4
 800d970:	e0bd      	b.n	800daee <dir_next+0x28c>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d978:	681a      	ldr	r2, [r3, #0]
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d980:	68db      	ldr	r3, [r3, #12]
 800d982:	4619      	mov	r1, r3
 800d984:	4610      	mov	r0, r2
 800d986:	f7ff fdb5 	bl	800d4f4 <create_chain>
 800d98a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d98c:	697b      	ldr	r3, [r7, #20]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d101      	bne.n	800d996 <dir_next+0x134>
 800d992:	2307      	movs	r3, #7
 800d994:	e0ab      	b.n	800daee <dir_next+0x28c>
					if (clst == 1) return FR_INT_ERR;
 800d996:	697b      	ldr	r3, [r7, #20]
 800d998:	2b01      	cmp	r3, #1
 800d99a:	d101      	bne.n	800d9a0 <dir_next+0x13e>
 800d99c:	2302      	movs	r3, #2
 800d99e:	e0a6      	b.n	800daee <dir_next+0x28c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800d9a0:	697b      	ldr	r3, [r7, #20]
 800d9a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9a6:	d101      	bne.n	800d9ac <dir_next+0x14a>
 800d9a8:	2301      	movs	r3, #1
 800d9aa:	e0a0      	b.n	800daee <dir_next+0x28c>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f7ff f985 	bl	800ccc4 <sync_window>
 800d9ba:	4603      	mov	r3, r0
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d001      	beq.n	800d9c4 <dir_next+0x162>
 800d9c0:	2301      	movs	r3, #1
 800d9c2:	e094      	b.n	800daee <dir_next+0x28c>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d9da:	895b      	ldrh	r3, [r3, #10]
 800d9dc:	461a      	mov	r2, r3
 800d9de:	2100      	movs	r1, #0
 800d9e0:	f7fe ff53 	bl	800c88a <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d9ea:	681a      	ldr	r2, [r3, #0]
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d9f2:	681c      	ldr	r4, [r3, #0]
 800d9f4:	6979      	ldr	r1, [r7, #20]
 800d9f6:	4610      	mov	r0, r2
 800d9f8:	f7ff faa7 	bl	800cf4a <clust2sect>
 800d9fc:	4603      	mov	r3, r0
 800d9fe:	f504 5280 	add.w	r2, r4, #4096	; 0x1000
 800da02:	62d3      	str	r3, [r2, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800da04:	2300      	movs	r3, #0
 800da06:	613b      	str	r3, [r7, #16]
 800da08:	e021      	b.n	800da4e <dir_next+0x1ec>
						dp->fs->wflag = 1;
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da16:	2201      	movs	r2, #1
 800da18:	711a      	strb	r2, [r3, #4]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	4618      	mov	r0, r3
 800da24:	f7ff f94e 	bl	800ccc4 <sync_window>
 800da28:	4603      	mov	r3, r0
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d001      	beq.n	800da32 <dir_next+0x1d0>
 800da2e:	2301      	movs	r3, #1
 800da30:	e05d      	b.n	800daee <dir_next+0x28c>
						dp->fs->winsect++;
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 800da3e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800da40:	3201      	adds	r2, #1
 800da42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da46:	62da      	str	r2, [r3, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800da48:	693b      	ldr	r3, [r7, #16]
 800da4a:	3301      	adds	r3, #1
 800da4c:	613b      	str	r3, [r7, #16]
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da5a:	789b      	ldrb	r3, [r3, #2]
 800da5c:	461a      	mov	r2, r3
 800da5e:	693b      	ldr	r3, [r7, #16]
 800da60:	4293      	cmp	r3, r2
 800da62:	d3d2      	bcc.n	800da0a <dir_next+0x1a8>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da78:	681a      	ldr	r2, [r3, #0]
 800da7a:	693b      	ldr	r3, [r7, #16]
 800da7c:	1acb      	subs	r3, r1, r3
 800da7e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800da82:	62d3      	str	r3, [r2, #44]	; 0x2c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da8a:	461a      	mov	r2, r3
 800da8c:	697b      	ldr	r3, [r7, #20]
 800da8e:	60d3      	str	r3, [r2, #12]
				dp->sect = clust2sect(dp->fs, clst);
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	6979      	ldr	r1, [r7, #20]
 800da9a:	4618      	mov	r0, r3
 800da9c:	f7ff fa55 	bl	800cf4a <clust2sect>
 800daa0:	4602      	mov	r2, r0
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800daa8:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	b29a      	uxth	r2, r3
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dab4:	80da      	strh	r2, [r3, #6]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	4618      	mov	r0, r3
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dacc:	895b      	ldrh	r3, [r3, #10]
 800dace:	095b      	lsrs	r3, r3, #5
 800dad0:	b29b      	uxth	r3, r3
 800dad2:	461a      	mov	r2, r3
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	fbb3 f1f2 	udiv	r1, r3, r2
 800dada:	fb01 f202 	mul.w	r2, r1, r2
 800dade:	1a9b      	subs	r3, r3, r2
 800dae0:	015b      	lsls	r3, r3, #5
 800dae2:	4403      	add	r3, r0
 800dae4:	687a      	ldr	r2, [r7, #4]
 800dae6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800daea:	6153      	str	r3, [r2, #20]

	return FR_OK;
 800daec:	2300      	movs	r3, #0
}
 800daee:	4618      	mov	r0, r3
 800daf0:	371c      	adds	r7, #28
 800daf2:	46bd      	mov	sp, r7
 800daf4:	bd90      	pop	{r4, r7, pc}

0800daf6 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800daf6:	b580      	push	{r7, lr}
 800daf8:	b084      	sub	sp, #16
 800dafa:	af00      	add	r7, sp, #0
 800dafc:	6078      	str	r0, [r7, #4]
 800dafe:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800db00:	2100      	movs	r1, #0
 800db02:	6878      	ldr	r0, [r7, #4]
 800db04:	f7ff fddf 	bl	800d6c6 <dir_sdi>
 800db08:	4603      	mov	r3, r0
 800db0a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800db0c:	7bfb      	ldrb	r3, [r7, #15]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d135      	bne.n	800db7e <dir_alloc+0x88>
		n = 0;
 800db12:	2300      	movs	r3, #0
 800db14:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db1c:	681a      	ldr	r2, [r3, #0]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db24:	691b      	ldr	r3, [r3, #16]
 800db26:	4619      	mov	r1, r3
 800db28:	4610      	mov	r0, r2
 800db2a:	f7ff f91d 	bl	800cd68 <move_window>
 800db2e:	4603      	mov	r3, r0
 800db30:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800db32:	7bfb      	ldrb	r3, [r7, #15]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d121      	bne.n	800db7c <dir_alloc+0x86>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db3e:	695b      	ldr	r3, [r3, #20]
 800db40:	781b      	ldrb	r3, [r3, #0]
 800db42:	2be5      	cmp	r3, #229	; 0xe5
 800db44:	d006      	beq.n	800db54 <dir_alloc+0x5e>
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db4c:	695b      	ldr	r3, [r3, #20]
 800db4e:	781b      	ldrb	r3, [r3, #0]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d107      	bne.n	800db64 <dir_alloc+0x6e>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800db54:	68bb      	ldr	r3, [r7, #8]
 800db56:	3301      	adds	r3, #1
 800db58:	60bb      	str	r3, [r7, #8]
 800db5a:	68ba      	ldr	r2, [r7, #8]
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	429a      	cmp	r2, r3
 800db60:	d102      	bne.n	800db68 <dir_alloc+0x72>
 800db62:	e00c      	b.n	800db7e <dir_alloc+0x88>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800db64:	2300      	movs	r3, #0
 800db66:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800db68:	2101      	movs	r1, #1
 800db6a:	6878      	ldr	r0, [r7, #4]
 800db6c:	f7ff fe79 	bl	800d862 <dir_next>
 800db70:	4603      	mov	r3, r0
 800db72:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800db74:	7bfb      	ldrb	r3, [r7, #15]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d0cd      	beq.n	800db16 <dir_alloc+0x20>
 800db7a:	e000      	b.n	800db7e <dir_alloc+0x88>
			if (res != FR_OK) break;
 800db7c:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800db7e:	7bfb      	ldrb	r3, [r7, #15]
 800db80:	2b04      	cmp	r3, #4
 800db82:	d101      	bne.n	800db88 <dir_alloc+0x92>
 800db84:	2307      	movs	r3, #7
 800db86:	73fb      	strb	r3, [r7, #15]
	return res;
 800db88:	7bfb      	ldrb	r3, [r7, #15]
}
 800db8a:	4618      	mov	r0, r3
 800db8c:	3710      	adds	r7, #16
 800db8e:	46bd      	mov	sp, r7
 800db90:	bd80      	pop	{r7, pc}

0800db92 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800db92:	b480      	push	{r7}
 800db94:	b085      	sub	sp, #20
 800db96:	af00      	add	r7, sp, #0
 800db98:	6078      	str	r0, [r7, #4]
 800db9a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800db9c:	683b      	ldr	r3, [r7, #0]
 800db9e:	331b      	adds	r3, #27
 800dba0:	781b      	ldrb	r3, [r3, #0]
 800dba2:	021b      	lsls	r3, r3, #8
 800dba4:	b21a      	sxth	r2, r3
 800dba6:	683b      	ldr	r3, [r7, #0]
 800dba8:	331a      	adds	r3, #26
 800dbaa:	781b      	ldrb	r3, [r3, #0]
 800dbac:	b21b      	sxth	r3, r3
 800dbae:	4313      	orrs	r3, r2
 800dbb0:	b21b      	sxth	r3, r3
 800dbb2:	b29b      	uxth	r3, r3
 800dbb4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dbbc:	781b      	ldrb	r3, [r3, #0]
 800dbbe:	2b03      	cmp	r3, #3
 800dbc0:	d10f      	bne.n	800dbe2 <ld_clust+0x50>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	3315      	adds	r3, #21
 800dbc6:	781b      	ldrb	r3, [r3, #0]
 800dbc8:	021b      	lsls	r3, r3, #8
 800dbca:	b21a      	sxth	r2, r3
 800dbcc:	683b      	ldr	r3, [r7, #0]
 800dbce:	3314      	adds	r3, #20
 800dbd0:	781b      	ldrb	r3, [r3, #0]
 800dbd2:	b21b      	sxth	r3, r3
 800dbd4:	4313      	orrs	r3, r2
 800dbd6:	b21b      	sxth	r3, r3
 800dbd8:	b29b      	uxth	r3, r3
 800dbda:	041b      	lsls	r3, r3, #16
 800dbdc:	68fa      	ldr	r2, [r7, #12]
 800dbde:	4313      	orrs	r3, r2
 800dbe0:	60fb      	str	r3, [r7, #12]

	return cl;
 800dbe2:	68fb      	ldr	r3, [r7, #12]
}
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	3714      	adds	r7, #20
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbee:	4770      	bx	lr

0800dbf0 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800dbf0:	b480      	push	{r7}
 800dbf2:	b083      	sub	sp, #12
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
 800dbf8:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	331a      	adds	r3, #26
 800dbfe:	683a      	ldr	r2, [r7, #0]
 800dc00:	b2d2      	uxtb	r2, r2
 800dc02:	701a      	strb	r2, [r3, #0]
 800dc04:	683b      	ldr	r3, [r7, #0]
 800dc06:	b29b      	uxth	r3, r3
 800dc08:	0a1b      	lsrs	r3, r3, #8
 800dc0a:	b29a      	uxth	r2, r3
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	331b      	adds	r3, #27
 800dc10:	b2d2      	uxtb	r2, r2
 800dc12:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800dc14:	683b      	ldr	r3, [r7, #0]
 800dc16:	0c1a      	lsrs	r2, r3, #16
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	3314      	adds	r3, #20
 800dc1c:	b2d2      	uxtb	r2, r2
 800dc1e:	701a      	strb	r2, [r3, #0]
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	0c1b      	lsrs	r3, r3, #16
 800dc24:	b29b      	uxth	r3, r3
 800dc26:	0a1b      	lsrs	r3, r3, #8
 800dc28:	b29a      	uxth	r2, r3
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	3315      	adds	r3, #21
 800dc2e:	b2d2      	uxtb	r2, r2
 800dc30:	701a      	strb	r2, [r3, #0]
}
 800dc32:	bf00      	nop
 800dc34:	370c      	adds	r7, #12
 800dc36:	46bd      	mov	sp, r7
 800dc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3c:	4770      	bx	lr
	...

0800dc40 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b086      	sub	sp, #24
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
 800dc48:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 800dc4a:	683b      	ldr	r3, [r7, #0]
 800dc4c:	781b      	ldrb	r3, [r3, #0]
 800dc4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dc52:	1e5a      	subs	r2, r3, #1
 800dc54:	4613      	mov	r3, r2
 800dc56:	005b      	lsls	r3, r3, #1
 800dc58:	4413      	add	r3, r2
 800dc5a:	009b      	lsls	r3, r3, #2
 800dc5c:	4413      	add	r3, r2
 800dc5e:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 800dc60:	2300      	movs	r3, #0
 800dc62:	613b      	str	r3, [r7, #16]
 800dc64:	2301      	movs	r3, #1
 800dc66:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 800dc68:	4a2b      	ldr	r2, [pc, #172]	; (800dd18 <cmp_lfn+0xd8>)
 800dc6a:	693b      	ldr	r3, [r7, #16]
 800dc6c:	4413      	add	r3, r2
 800dc6e:	781b      	ldrb	r3, [r3, #0]
 800dc70:	3301      	adds	r3, #1
 800dc72:	683a      	ldr	r2, [r7, #0]
 800dc74:	4413      	add	r3, r2
 800dc76:	781b      	ldrb	r3, [r3, #0]
 800dc78:	021b      	lsls	r3, r3, #8
 800dc7a:	b21a      	sxth	r2, r3
 800dc7c:	4926      	ldr	r1, [pc, #152]	; (800dd18 <cmp_lfn+0xd8>)
 800dc7e:	693b      	ldr	r3, [r7, #16]
 800dc80:	440b      	add	r3, r1
 800dc82:	781b      	ldrb	r3, [r3, #0]
 800dc84:	4619      	mov	r1, r3
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	440b      	add	r3, r1
 800dc8a:	781b      	ldrb	r3, [r3, #0]
 800dc8c:	b21b      	sxth	r3, r3
 800dc8e:	4313      	orrs	r3, r2
 800dc90:	b21b      	sxth	r3, r3
 800dc92:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 800dc94:	89fb      	ldrh	r3, [r7, #14]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d019      	beq.n	800dcce <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 800dc9a:	89bb      	ldrh	r3, [r7, #12]
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	f002 fc3b 	bl	8010518 <ff_wtoupper>
 800dca2:	4603      	mov	r3, r0
 800dca4:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 800dca6:	697b      	ldr	r3, [r7, #20]
 800dca8:	2bfe      	cmp	r3, #254	; 0xfe
 800dcaa:	d80e      	bhi.n	800dcca <cmp_lfn+0x8a>
 800dcac:	697b      	ldr	r3, [r7, #20]
 800dcae:	1c5a      	adds	r2, r3, #1
 800dcb0:	617a      	str	r2, [r7, #20]
 800dcb2:	005b      	lsls	r3, r3, #1
 800dcb4:	687a      	ldr	r2, [r7, #4]
 800dcb6:	4413      	add	r3, r2
 800dcb8:	881b      	ldrh	r3, [r3, #0]
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f002 fc2c 	bl	8010518 <ff_wtoupper>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	461a      	mov	r2, r3
 800dcc4:	89fb      	ldrh	r3, [r7, #14]
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d008      	beq.n	800dcdc <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 800dcca:	2300      	movs	r3, #0
 800dccc:	e01f      	b.n	800dd0e <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 800dcce:	89bb      	ldrh	r3, [r7, #12]
 800dcd0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dcd4:	4293      	cmp	r3, r2
 800dcd6:	d001      	beq.n	800dcdc <cmp_lfn+0x9c>
 800dcd8:	2300      	movs	r3, #0
 800dcda:	e018      	b.n	800dd0e <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 800dcdc:	693b      	ldr	r3, [r7, #16]
 800dcde:	3301      	adds	r3, #1
 800dce0:	613b      	str	r3, [r7, #16]
 800dce2:	693b      	ldr	r3, [r7, #16]
 800dce4:	2b0c      	cmp	r3, #12
 800dce6:	d9bf      	bls.n	800dc68 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	781b      	ldrb	r3, [r3, #0]
 800dcec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d00b      	beq.n	800dd0c <cmp_lfn+0xcc>
 800dcf4:	89fb      	ldrh	r3, [r7, #14]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d008      	beq.n	800dd0c <cmp_lfn+0xcc>
 800dcfa:	697b      	ldr	r3, [r7, #20]
 800dcfc:	005b      	lsls	r3, r3, #1
 800dcfe:	687a      	ldr	r2, [r7, #4]
 800dd00:	4413      	add	r3, r2
 800dd02:	881b      	ldrh	r3, [r3, #0]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d001      	beq.n	800dd0c <cmp_lfn+0xcc>
		return 0;
 800dd08:	2300      	movs	r3, #0
 800dd0a:	e000      	b.n	800dd0e <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 800dd0c:	2301      	movs	r3, #1
}
 800dd0e:	4618      	mov	r0, r3
 800dd10:	3718      	adds	r7, #24
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd80      	pop	{r7, pc}
 800dd16:	bf00      	nop
 800dd18:	08013e14 	.word	0x08013e14

0800dd1c <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b089      	sub	sp, #36	; 0x24
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	60f8      	str	r0, [r7, #12]
 800dd24:	60b9      	str	r1, [r7, #8]
 800dd26:	4611      	mov	r1, r2
 800dd28:	461a      	mov	r2, r3
 800dd2a:	460b      	mov	r3, r1
 800dd2c:	71fb      	strb	r3, [r7, #7]
 800dd2e:	4613      	mov	r3, r2
 800dd30:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 800dd32:	68bb      	ldr	r3, [r7, #8]
 800dd34:	330d      	adds	r3, #13
 800dd36:	79ba      	ldrb	r2, [r7, #6]
 800dd38:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800dd3a:	68bb      	ldr	r3, [r7, #8]
 800dd3c:	330b      	adds	r3, #11
 800dd3e:	220f      	movs	r2, #15
 800dd40:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800dd42:	68bb      	ldr	r3, [r7, #8]
 800dd44:	330c      	adds	r3, #12
 800dd46:	2200      	movs	r2, #0
 800dd48:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 800dd4a:	68bb      	ldr	r3, [r7, #8]
 800dd4c:	331a      	adds	r3, #26
 800dd4e:	2200      	movs	r2, #0
 800dd50:	701a      	strb	r2, [r3, #0]
 800dd52:	68bb      	ldr	r3, [r7, #8]
 800dd54:	331b      	adds	r3, #27
 800dd56:	2200      	movs	r2, #0
 800dd58:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 800dd5a:	79fb      	ldrb	r3, [r7, #7]
 800dd5c:	1e5a      	subs	r2, r3, #1
 800dd5e:	4613      	mov	r3, r2
 800dd60:	005b      	lsls	r3, r3, #1
 800dd62:	4413      	add	r3, r2
 800dd64:	009b      	lsls	r3, r3, #2
 800dd66:	4413      	add	r3, r2
 800dd68:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	82fb      	strh	r3, [r7, #22]
 800dd6e:	2300      	movs	r3, #0
 800dd70:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 800dd72:	8afb      	ldrh	r3, [r7, #22]
 800dd74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dd78:	4293      	cmp	r3, r2
 800dd7a:	d007      	beq.n	800dd8c <fit_lfn+0x70>
 800dd7c:	69fb      	ldr	r3, [r7, #28]
 800dd7e:	1c5a      	adds	r2, r3, #1
 800dd80:	61fa      	str	r2, [r7, #28]
 800dd82:	005b      	lsls	r3, r3, #1
 800dd84:	68fa      	ldr	r2, [r7, #12]
 800dd86:	4413      	add	r3, r2
 800dd88:	881b      	ldrh	r3, [r3, #0]
 800dd8a:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 800dd8c:	4a1d      	ldr	r2, [pc, #116]	; (800de04 <fit_lfn+0xe8>)
 800dd8e:	69bb      	ldr	r3, [r7, #24]
 800dd90:	4413      	add	r3, r2
 800dd92:	781b      	ldrb	r3, [r3, #0]
 800dd94:	461a      	mov	r2, r3
 800dd96:	68bb      	ldr	r3, [r7, #8]
 800dd98:	4413      	add	r3, r2
 800dd9a:	8afa      	ldrh	r2, [r7, #22]
 800dd9c:	b2d2      	uxtb	r2, r2
 800dd9e:	701a      	strb	r2, [r3, #0]
 800dda0:	8afb      	ldrh	r3, [r7, #22]
 800dda2:	0a1b      	lsrs	r3, r3, #8
 800dda4:	b299      	uxth	r1, r3
 800dda6:	4a17      	ldr	r2, [pc, #92]	; (800de04 <fit_lfn+0xe8>)
 800dda8:	69bb      	ldr	r3, [r7, #24]
 800ddaa:	4413      	add	r3, r2
 800ddac:	781b      	ldrb	r3, [r3, #0]
 800ddae:	3301      	adds	r3, #1
 800ddb0:	68ba      	ldr	r2, [r7, #8]
 800ddb2:	4413      	add	r3, r2
 800ddb4:	b2ca      	uxtb	r2, r1
 800ddb6:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 800ddb8:	8afb      	ldrh	r3, [r7, #22]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d102      	bne.n	800ddc4 <fit_lfn+0xa8>
 800ddbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ddc2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ddc4:	69bb      	ldr	r3, [r7, #24]
 800ddc6:	3301      	adds	r3, #1
 800ddc8:	61bb      	str	r3, [r7, #24]
 800ddca:	69bb      	ldr	r3, [r7, #24]
 800ddcc:	2b0c      	cmp	r3, #12
 800ddce:	d9d0      	bls.n	800dd72 <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 800ddd0:	8afb      	ldrh	r3, [r7, #22]
 800ddd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ddd6:	4293      	cmp	r3, r2
 800ddd8:	d006      	beq.n	800dde8 <fit_lfn+0xcc>
 800ddda:	69fb      	ldr	r3, [r7, #28]
 800dddc:	005b      	lsls	r3, r3, #1
 800ddde:	68fa      	ldr	r2, [r7, #12]
 800dde0:	4413      	add	r3, r2
 800dde2:	881b      	ldrh	r3, [r3, #0]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d103      	bne.n	800ddf0 <fit_lfn+0xd4>
 800dde8:	79fb      	ldrb	r3, [r7, #7]
 800ddea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ddee:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ddf0:	68bb      	ldr	r3, [r7, #8]
 800ddf2:	79fa      	ldrb	r2, [r7, #7]
 800ddf4:	701a      	strb	r2, [r3, #0]
}
 800ddf6:	bf00      	nop
 800ddf8:	3724      	adds	r7, #36	; 0x24
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de00:	4770      	bx	lr
 800de02:	bf00      	nop
 800de04:	08013e14 	.word	0x08013e14

0800de08 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b08c      	sub	sp, #48	; 0x30
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	60f8      	str	r0, [r7, #12]
 800de10:	60b9      	str	r1, [r7, #8]
 800de12:	607a      	str	r2, [r7, #4]
 800de14:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800de16:	220b      	movs	r2, #11
 800de18:	68b9      	ldr	r1, [r7, #8]
 800de1a:	68f8      	ldr	r0, [r7, #12]
 800de1c:	f7fe fd16 	bl	800c84c <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 800de20:	683b      	ldr	r3, [r7, #0]
 800de22:	2b05      	cmp	r3, #5
 800de24:	d92b      	bls.n	800de7e <gen_numname+0x76>
		sr = seq;
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800de2a:	e022      	b.n	800de72 <gen_numname+0x6a>
			wc = *lfn++;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	1c9a      	adds	r2, r3, #2
 800de30:	607a      	str	r2, [r7, #4]
 800de32:	881b      	ldrh	r3, [r3, #0]
 800de34:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800de36:	2300      	movs	r3, #0
 800de38:	62bb      	str	r3, [r7, #40]	; 0x28
 800de3a:	e017      	b.n	800de6c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800de3c:	69fb      	ldr	r3, [r7, #28]
 800de3e:	005a      	lsls	r2, r3, #1
 800de40:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800de42:	f003 0301 	and.w	r3, r3, #1
 800de46:	4413      	add	r3, r2
 800de48:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800de4a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800de4c:	085b      	lsrs	r3, r3, #1
 800de4e:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800de50:	69fb      	ldr	r3, [r7, #28]
 800de52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800de56:	2b00      	cmp	r3, #0
 800de58:	d005      	beq.n	800de66 <gen_numname+0x5e>
 800de5a:	69fb      	ldr	r3, [r7, #28]
 800de5c:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800de60:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800de64:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800de66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de68:	3301      	adds	r3, #1
 800de6a:	62bb      	str	r3, [r7, #40]	; 0x28
 800de6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de6e:	2b0f      	cmp	r3, #15
 800de70:	d9e4      	bls.n	800de3c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	881b      	ldrh	r3, [r3, #0]
 800de76:	2b00      	cmp	r3, #0
 800de78:	d1d8      	bne.n	800de2c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800de7a:	69fb      	ldr	r3, [r7, #28]
 800de7c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800de7e:	2307      	movs	r3, #7
 800de80:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (seq % 16) + '0';
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	b2db      	uxtb	r3, r3
 800de86:	f003 030f 	and.w	r3, r3, #15
 800de8a:	b2db      	uxtb	r3, r3
 800de8c:	3330      	adds	r3, #48	; 0x30
 800de8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800de92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800de96:	2b39      	cmp	r3, #57	; 0x39
 800de98:	d904      	bls.n	800dea4 <gen_numname+0x9c>
 800de9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800de9e:	3307      	adds	r3, #7
 800dea0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800dea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dea6:	1e5a      	subs	r2, r3, #1
 800dea8:	62ba      	str	r2, [r7, #40]	; 0x28
 800deaa:	3330      	adds	r3, #48	; 0x30
 800deac:	443b      	add	r3, r7
 800deae:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800deb2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	091b      	lsrs	r3, r3, #4
 800deba:	603b      	str	r3, [r7, #0]
	} while (seq);
 800debc:	683b      	ldr	r3, [r7, #0]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d1df      	bne.n	800de82 <gen_numname+0x7a>
	ns[i] = '~';
 800dec2:	f107 0214 	add.w	r2, r7, #20
 800dec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dec8:	4413      	add	r3, r2
 800deca:	227e      	movs	r2, #126	; 0x7e
 800decc:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800dece:	2300      	movs	r3, #0
 800ded0:	627b      	str	r3, [r7, #36]	; 0x24
 800ded2:	e002      	b.n	800deda <gen_numname+0xd2>
 800ded4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded6:	3301      	adds	r3, #1
 800ded8:	627b      	str	r3, [r7, #36]	; 0x24
 800deda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dede:	429a      	cmp	r2, r3
 800dee0:	d205      	bcs.n	800deee <gen_numname+0xe6>
 800dee2:	68fa      	ldr	r2, [r7, #12]
 800dee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dee6:	4413      	add	r3, r2
 800dee8:	781b      	ldrb	r3, [r3, #0]
 800deea:	2b20      	cmp	r3, #32
 800deec:	d1f2      	bne.n	800ded4 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800deee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800def0:	2b07      	cmp	r3, #7
 800def2:	d807      	bhi.n	800df04 <gen_numname+0xfc>
 800def4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800def6:	1c5a      	adds	r2, r3, #1
 800def8:	62ba      	str	r2, [r7, #40]	; 0x28
 800defa:	3330      	adds	r3, #48	; 0x30
 800defc:	443b      	add	r3, r7
 800defe:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800df02:	e000      	b.n	800df06 <gen_numname+0xfe>
 800df04:	2120      	movs	r1, #32
 800df06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df08:	1c5a      	adds	r2, r3, #1
 800df0a:	627a      	str	r2, [r7, #36]	; 0x24
 800df0c:	68fa      	ldr	r2, [r7, #12]
 800df0e:	4413      	add	r3, r2
 800df10:	460a      	mov	r2, r1
 800df12:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800df14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df16:	2b07      	cmp	r3, #7
 800df18:	d9e9      	bls.n	800deee <gen_numname+0xe6>
}
 800df1a:	bf00      	nop
 800df1c:	bf00      	nop
 800df1e:	3730      	adds	r7, #48	; 0x30
 800df20:	46bd      	mov	sp, r7
 800df22:	bd80      	pop	{r7, pc}

0800df24 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800df24:	b480      	push	{r7}
 800df26:	b085      	sub	sp, #20
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800df2c:	2300      	movs	r3, #0
 800df2e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800df30:	230b      	movs	r3, #11
 800df32:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 800df34:	7bfb      	ldrb	r3, [r7, #15]
 800df36:	b2da      	uxtb	r2, r3
 800df38:	0852      	lsrs	r2, r2, #1
 800df3a:	01db      	lsls	r3, r3, #7
 800df3c:	4313      	orrs	r3, r2
 800df3e:	b2da      	uxtb	r2, r3
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	1c59      	adds	r1, r3, #1
 800df44:	6079      	str	r1, [r7, #4]
 800df46:	781b      	ldrb	r3, [r3, #0]
 800df48:	4413      	add	r3, r2
 800df4a:	73fb      	strb	r3, [r7, #15]
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	3b01      	subs	r3, #1
 800df50:	60bb      	str	r3, [r7, #8]
 800df52:	68bb      	ldr	r3, [r7, #8]
 800df54:	2b00      	cmp	r3, #0
 800df56:	d1ed      	bne.n	800df34 <sum_sfn+0x10>
	return sum;
 800df58:	7bfb      	ldrb	r3, [r7, #15]
}
 800df5a:	4618      	mov	r0, r3
 800df5c:	3714      	adds	r7, #20
 800df5e:	46bd      	mov	sp, r7
 800df60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df64:	4770      	bx	lr

0800df66 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800df66:	b580      	push	{r7, lr}
 800df68:	b086      	sub	sp, #24
 800df6a:	af00      	add	r7, sp, #0
 800df6c:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800df6e:	2100      	movs	r1, #0
 800df70:	6878      	ldr	r0, [r7, #4]
 800df72:	f7ff fba8 	bl	800d6c6 <dir_sdi>
 800df76:	4603      	mov	r3, r0
 800df78:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800df7a:	7dfb      	ldrb	r3, [r7, #23]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d001      	beq.n	800df84 <dir_find+0x1e>
 800df80:	7dfb      	ldrb	r3, [r7, #23]
 800df82:	e0b8      	b.n	800e0f6 <dir_find+0x190>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800df84:	23ff      	movs	r3, #255	; 0xff
 800df86:	753b      	strb	r3, [r7, #20]
 800df88:	7d3b      	ldrb	r3, [r7, #20]
 800df8a:	757b      	strb	r3, [r7, #21]
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800df96:	849a      	strh	r2, [r3, #36]	; 0x24
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df9e:	681a      	ldr	r2, [r3, #0]
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dfa6:	691b      	ldr	r3, [r3, #16]
 800dfa8:	4619      	mov	r1, r3
 800dfaa:	4610      	mov	r0, r2
 800dfac:	f7fe fedc 	bl	800cd68 <move_window>
 800dfb0:	4603      	mov	r3, r0
 800dfb2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800dfb4:	7dfb      	ldrb	r3, [r7, #23]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	f040 8097 	bne.w	800e0ea <dir_find+0x184>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dfc2:	695b      	ldr	r3, [r3, #20]
 800dfc4:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800dfc6:	693b      	ldr	r3, [r7, #16]
 800dfc8:	781b      	ldrb	r3, [r3, #0]
 800dfca:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800dfcc:	7dbb      	ldrb	r3, [r7, #22]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d102      	bne.n	800dfd8 <dir_find+0x72>
 800dfd2:	2304      	movs	r3, #4
 800dfd4:	75fb      	strb	r3, [r7, #23]
 800dfd6:	e08d      	b.n	800e0f4 <dir_find+0x18e>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 800dfd8:	693b      	ldr	r3, [r7, #16]
 800dfda:	330b      	adds	r3, #11
 800dfdc:	781b      	ldrb	r3, [r3, #0]
 800dfde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dfe2:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800dfe4:	7dbb      	ldrb	r3, [r7, #22]
 800dfe6:	2be5      	cmp	r3, #229	; 0xe5
 800dfe8:	d007      	beq.n	800dffa <dir_find+0x94>
 800dfea:	7bfb      	ldrb	r3, [r7, #15]
 800dfec:	f003 0308 	and.w	r3, r3, #8
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d00b      	beq.n	800e00c <dir_find+0xa6>
 800dff4:	7bfb      	ldrb	r3, [r7, #15]
 800dff6:	2b0f      	cmp	r3, #15
 800dff8:	d008      	beq.n	800e00c <dir_find+0xa6>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800dffa:	23ff      	movs	r3, #255	; 0xff
 800dffc:	757b      	strb	r3, [r7, #21]
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e004:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e008:	849a      	strh	r2, [r3, #36]	; 0x24
 800e00a:	e063      	b.n	800e0d4 <dir_find+0x16e>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800e00c:	7bfb      	ldrb	r3, [r7, #15]
 800e00e:	2b0f      	cmp	r3, #15
 800e010:	d137      	bne.n	800e082 <dir_find+0x11c>
				if (dp->lfn) {
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e018:	6a1b      	ldr	r3, [r3, #32]
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d05a      	beq.n	800e0d4 <dir_find+0x16e>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800e01e:	7dbb      	ldrb	r3, [r7, #22]
 800e020:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e024:	2b00      	cmp	r3, #0
 800e026:	d010      	beq.n	800e04a <dir_find+0xe4>
						sum = dir[LDIR_Chksum];
 800e028:	693b      	ldr	r3, [r7, #16]
 800e02a:	7b5b      	ldrb	r3, [r3, #13]
 800e02c:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 800e02e:	7dbb      	ldrb	r3, [r7, #22]
 800e030:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e034:	75bb      	strb	r3, [r7, #22]
 800e036:	7dbb      	ldrb	r3, [r7, #22]
 800e038:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e040:	88da      	ldrh	r2, [r3, #6]
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e048:	849a      	strh	r2, [r3, #36]	; 0x24
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 800e04a:	7dba      	ldrb	r2, [r7, #22]
 800e04c:	7d7b      	ldrb	r3, [r7, #21]
 800e04e:	429a      	cmp	r2, r3
 800e050:	d114      	bne.n	800e07c <dir_find+0x116>
 800e052:	693b      	ldr	r3, [r7, #16]
 800e054:	330d      	adds	r3, #13
 800e056:	781b      	ldrb	r3, [r3, #0]
 800e058:	7d3a      	ldrb	r2, [r7, #20]
 800e05a:	429a      	cmp	r2, r3
 800e05c:	d10e      	bne.n	800e07c <dir_find+0x116>
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e064:	6a1b      	ldr	r3, [r3, #32]
 800e066:	6939      	ldr	r1, [r7, #16]
 800e068:	4618      	mov	r0, r3
 800e06a:	f7ff fde9 	bl	800dc40 <cmp_lfn>
 800e06e:	4603      	mov	r3, r0
 800e070:	2b00      	cmp	r3, #0
 800e072:	d003      	beq.n	800e07c <dir_find+0x116>
 800e074:	7d7b      	ldrb	r3, [r7, #21]
 800e076:	3b01      	subs	r3, #1
 800e078:	b2db      	uxtb	r3, r3
 800e07a:	e000      	b.n	800e07e <dir_find+0x118>
 800e07c:	23ff      	movs	r3, #255	; 0xff
 800e07e:	757b      	strb	r3, [r7, #21]
 800e080:	e028      	b.n	800e0d4 <dir_find+0x16e>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800e082:	7d7b      	ldrb	r3, [r7, #21]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d107      	bne.n	800e098 <dir_find+0x132>
 800e088:	6938      	ldr	r0, [r7, #16]
 800e08a:	f7ff ff4b 	bl	800df24 <sum_sfn>
 800e08e:	4603      	mov	r3, r0
 800e090:	461a      	mov	r2, r3
 800e092:	7d3b      	ldrb	r3, [r7, #20]
 800e094:	4293      	cmp	r3, r2
 800e096:	d02a      	beq.n	800e0ee <dir_find+0x188>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e09e:	699b      	ldr	r3, [r3, #24]
 800e0a0:	330b      	adds	r3, #11
 800e0a2:	781b      	ldrb	r3, [r3, #0]
 800e0a4:	f003 0301 	and.w	r3, r3, #1
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d10b      	bne.n	800e0c4 <dir_find+0x15e>
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e0b2:	699b      	ldr	r3, [r3, #24]
 800e0b4:	220b      	movs	r2, #11
 800e0b6:	4619      	mov	r1, r3
 800e0b8:	6938      	ldr	r0, [r7, #16]
 800e0ba:	f7fe fc01 	bl	800c8c0 <mem_cmp>
 800e0be:	4603      	mov	r3, r0
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d016      	beq.n	800e0f2 <dir_find+0x18c>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800e0c4:	23ff      	movs	r3, #255	; 0xff
 800e0c6:	757b      	strb	r3, [r7, #21]
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e0ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e0d2:	849a      	strh	r2, [r3, #36]	; 0x24
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800e0d4:	2100      	movs	r1, #0
 800e0d6:	6878      	ldr	r0, [r7, #4]
 800e0d8:	f7ff fbc3 	bl	800d862 <dir_next>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e0e0:	7dfb      	ldrb	r3, [r7, #23]
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	f43f af58 	beq.w	800df98 <dir_find+0x32>
 800e0e8:	e004      	b.n	800e0f4 <dir_find+0x18e>
		if (res != FR_OK) break;
 800e0ea:	bf00      	nop
 800e0ec:	e002      	b.n	800e0f4 <dir_find+0x18e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800e0ee:	bf00      	nop
 800e0f0:	e000      	b.n	800e0f4 <dir_find+0x18e>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800e0f2:	bf00      	nop

	return res;
 800e0f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	3718      	adds	r7, #24
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	bd80      	pop	{r7, pc}
	...

0800e100 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800e100:	b580      	push	{r7, lr}
 800e102:	b08c      	sub	sp, #48	; 0x30
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e10e:	699b      	ldr	r3, [r3, #24]
 800e110:	623b      	str	r3, [r7, #32]
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e118:	6a1b      	ldr	r3, [r3, #32]
 800e11a:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 800e11c:	f107 030c 	add.w	r3, r7, #12
 800e120:	220c      	movs	r2, #12
 800e122:	6a39      	ldr	r1, [r7, #32]
 800e124:	4618      	mov	r0, r3
 800e126:	f7fe fb91 	bl	800c84c <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800e12a:	7dfb      	ldrb	r3, [r7, #23]
 800e12c:	f003 0301 	and.w	r3, r3, #1
 800e130:	2b00      	cmp	r3, #0
 800e132:	d03b      	beq.n	800e1ac <dir_register+0xac>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 800e134:	6a3b      	ldr	r3, [r7, #32]
 800e136:	330b      	adds	r3, #11
 800e138:	2200      	movs	r2, #0
 800e13a:	701a      	strb	r2, [r3, #0]
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e142:	461a      	mov	r2, r3
 800e144:	2300      	movs	r3, #0
 800e146:	6213      	str	r3, [r2, #32]
		for (n = 1; n < 100; n++) {
 800e148:	2301      	movs	r3, #1
 800e14a:	62bb      	str	r3, [r7, #40]	; 0x28
 800e14c:	e013      	b.n	800e176 <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 800e14e:	f107 010c 	add.w	r1, r7, #12
 800e152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e154:	69fa      	ldr	r2, [r7, #28]
 800e156:	6a38      	ldr	r0, [r7, #32]
 800e158:	f7ff fe56 	bl	800de08 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800e15c:	6878      	ldr	r0, [r7, #4]
 800e15e:	f7ff ff02 	bl	800df66 <dir_find>
 800e162:	4603      	mov	r3, r0
 800e164:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800e168:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d106      	bne.n	800e17e <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 800e170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e172:	3301      	adds	r3, #1
 800e174:	62bb      	str	r3, [r7, #40]	; 0x28
 800e176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e178:	2b63      	cmp	r3, #99	; 0x63
 800e17a:	d9e8      	bls.n	800e14e <dir_register+0x4e>
 800e17c:	e000      	b.n	800e180 <dir_register+0x80>
			if (res != FR_OK) break;
 800e17e:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800e180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e182:	2b64      	cmp	r3, #100	; 0x64
 800e184:	d101      	bne.n	800e18a <dir_register+0x8a>
 800e186:	2307      	movs	r3, #7
 800e188:	e0d8      	b.n	800e33c <dir_register+0x23c>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800e18a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e18e:	2b04      	cmp	r3, #4
 800e190:	d002      	beq.n	800e198 <dir_register+0x98>
 800e192:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e196:	e0d1      	b.n	800e33c <dir_register+0x23c>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 800e198:	6a3b      	ldr	r3, [r7, #32]
 800e19a:	330b      	adds	r3, #11
 800e19c:	7dfa      	ldrb	r2, [r7, #23]
 800e19e:	701a      	strb	r2, [r3, #0]
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e1a6:	461a      	mov	r2, r3
 800e1a8:	69fb      	ldr	r3, [r7, #28]
 800e1aa:	6213      	str	r3, [r2, #32]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 800e1ac:	7dfb      	ldrb	r3, [r7, #23]
 800e1ae:	f003 0302 	and.w	r3, r3, #2
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d014      	beq.n	800e1e0 <dir_register+0xe0>
		for (n = 0; lfn[n]; n++) ;
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	62bb      	str	r3, [r7, #40]	; 0x28
 800e1ba:	e002      	b.n	800e1c2 <dir_register+0xc2>
 800e1bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1be:	3301      	adds	r3, #1
 800e1c0:	62bb      	str	r3, [r7, #40]	; 0x28
 800e1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1c4:	005b      	lsls	r3, r3, #1
 800e1c6:	69fa      	ldr	r2, [r7, #28]
 800e1c8:	4413      	add	r3, r2
 800e1ca:	881b      	ldrh	r3, [r3, #0]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d1f5      	bne.n	800e1bc <dir_register+0xbc>
		nent = (n + 25) / 13;
 800e1d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1d2:	3319      	adds	r3, #25
 800e1d4:	4a5b      	ldr	r2, [pc, #364]	; (800e344 <dir_register+0x244>)
 800e1d6:	fba2 2303 	umull	r2, r3, r2, r3
 800e1da:	089b      	lsrs	r3, r3, #2
 800e1dc:	627b      	str	r3, [r7, #36]	; 0x24
 800e1de:	e001      	b.n	800e1e4 <dir_register+0xe4>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 800e1e0:	2301      	movs	r3, #1
 800e1e2:	627b      	str	r3, [r7, #36]	; 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800e1e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e1e6:	6878      	ldr	r0, [r7, #4]
 800e1e8:	f7ff fc85 	bl	800daf6 <dir_alloc>
 800e1ec:	4603      	mov	r3, r0
 800e1ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800e1f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d15b      	bne.n	800e2b2 <dir_register+0x1b2>
 800e1fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1fc:	3b01      	subs	r3, #1
 800e1fe:	627b      	str	r3, [r7, #36]	; 0x24
 800e200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e202:	2b00      	cmp	r3, #0
 800e204:	d055      	beq.n	800e2b2 <dir_register+0x1b2>
		res = dir_sdi(dp, dp->index - nent);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e20c:	88db      	ldrh	r3, [r3, #6]
 800e20e:	461a      	mov	r2, r3
 800e210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e212:	1ad3      	subs	r3, r2, r3
 800e214:	4619      	mov	r1, r3
 800e216:	6878      	ldr	r0, [r7, #4]
 800e218:	f7ff fa55 	bl	800d6c6 <dir_sdi>
 800e21c:	4603      	mov	r3, r0
 800e21e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800e222:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e226:	2b00      	cmp	r3, #0
 800e228:	d143      	bne.n	800e2b2 <dir_register+0x1b2>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e230:	699b      	ldr	r3, [r3, #24]
 800e232:	4618      	mov	r0, r3
 800e234:	f7ff fe76 	bl	800df24 <sum_sfn>
 800e238:	4603      	mov	r3, r0
 800e23a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e242:	681a      	ldr	r2, [r3, #0]
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e24a:	691b      	ldr	r3, [r3, #16]
 800e24c:	4619      	mov	r1, r3
 800e24e:	4610      	mov	r0, r2
 800e250:	f7fe fd8a 	bl	800cd68 <move_window>
 800e254:	4603      	mov	r3, r0
 800e256:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800e25a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d126      	bne.n	800e2b0 <dir_register+0x1b0>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e268:	6a18      	ldr	r0, [r3, #32]
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e270:	6959      	ldr	r1, [r3, #20]
 800e272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e274:	b2da      	uxtb	r2, r3
 800e276:	7efb      	ldrb	r3, [r7, #27]
 800e278:	f7ff fd50 	bl	800dd1c <fit_lfn>
				dp->fs->wflag = 1;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e288:	2201      	movs	r2, #1
 800e28a:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 800e28c:	2100      	movs	r1, #0
 800e28e:	6878      	ldr	r0, [r7, #4]
 800e290:	f7ff fae7 	bl	800d862 <dir_next>
 800e294:	4603      	mov	r3, r0
 800e296:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800e29a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d107      	bne.n	800e2b2 <dir_register+0x1b2>
 800e2a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2a4:	3b01      	subs	r3, #1
 800e2a6:	627b      	str	r3, [r7, #36]	; 0x24
 800e2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d1c6      	bne.n	800e23c <dir_register+0x13c>
 800e2ae:	e000      	b.n	800e2b2 <dir_register+0x1b2>
				if (res != FR_OK) break;
 800e2b0:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800e2b2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d13e      	bne.n	800e338 <dir_register+0x238>
		res = move_window(dp->fs, dp->sect);
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e2c0:	681a      	ldr	r2, [r3, #0]
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e2c8:	691b      	ldr	r3, [r3, #16]
 800e2ca:	4619      	mov	r1, r3
 800e2cc:	4610      	mov	r0, r2
 800e2ce:	f7fe fd4b 	bl	800cd68 <move_window>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800e2d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d12b      	bne.n	800e338 <dir_register+0x238>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e2e6:	695b      	ldr	r3, [r3, #20]
 800e2e8:	2220      	movs	r2, #32
 800e2ea:	2100      	movs	r1, #0
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f7fe facc 	bl	800c88a <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e2f8:	6958      	ldr	r0, [r3, #20]
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e300:	699b      	ldr	r3, [r3, #24]
 800e302:	220b      	movs	r2, #11
 800e304:	4619      	mov	r1, r3
 800e306:	f7fe faa1 	bl	800c84c <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e310:	699b      	ldr	r3, [r3, #24]
 800e312:	330b      	adds	r3, #11
 800e314:	781a      	ldrb	r2, [r3, #0]
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e31c:	695b      	ldr	r3, [r3, #20]
 800e31e:	330c      	adds	r3, #12
 800e320:	f002 0218 	and.w	r2, r2, #24
 800e324:	b2d2      	uxtb	r2, r2
 800e326:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e334:	2201      	movs	r2, #1
 800e336:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 800e338:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e33c:	4618      	mov	r0, r3
 800e33e:	3730      	adds	r7, #48	; 0x30
 800e340:	46bd      	mov	sp, r7
 800e342:	bd80      	pop	{r7, pc}
 800e344:	4ec4ec4f 	.word	0x4ec4ec4f

0800e348 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800e348:	b580      	push	{r7, lr}
 800e34a:	b08a      	sub	sp, #40	; 0x28
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	6078      	str	r0, [r7, #4]
 800e350:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800e352:	683b      	ldr	r3, [r7, #0]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	613b      	str	r3, [r7, #16]
 800e358:	e002      	b.n	800e360 <create_name+0x18>
 800e35a:	693b      	ldr	r3, [r7, #16]
 800e35c:	3301      	adds	r3, #1
 800e35e:	613b      	str	r3, [r7, #16]
 800e360:	693b      	ldr	r3, [r7, #16]
 800e362:	781b      	ldrb	r3, [r3, #0]
 800e364:	2b2f      	cmp	r3, #47	; 0x2f
 800e366:	d0f8      	beq.n	800e35a <create_name+0x12>
 800e368:	693b      	ldr	r3, [r7, #16]
 800e36a:	781b      	ldrb	r3, [r3, #0]
 800e36c:	2b5c      	cmp	r3, #92	; 0x5c
 800e36e:	d0f4      	beq.n	800e35a <create_name+0x12>
	lfn = dp->lfn;
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e376:	6a1b      	ldr	r3, [r3, #32]
 800e378:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 800e37a:	2300      	movs	r3, #0
 800e37c:	617b      	str	r3, [r7, #20]
 800e37e:	697b      	ldr	r3, [r7, #20]
 800e380:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800e382:	69bb      	ldr	r3, [r7, #24]
 800e384:	1c5a      	adds	r2, r3, #1
 800e386:	61ba      	str	r2, [r7, #24]
 800e388:	693a      	ldr	r2, [r7, #16]
 800e38a:	4413      	add	r3, r2
 800e38c:	781b      	ldrb	r3, [r3, #0]
 800e38e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 800e390:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e392:	2b1f      	cmp	r3, #31
 800e394:	d92f      	bls.n	800e3f6 <create_name+0xae>
 800e396:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e398:	2b2f      	cmp	r3, #47	; 0x2f
 800e39a:	d02c      	beq.n	800e3f6 <create_name+0xae>
 800e39c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e39e:	2b5c      	cmp	r3, #92	; 0x5c
 800e3a0:	d029      	beq.n	800e3f6 <create_name+0xae>
		if (di >= _MAX_LFN)				/* Reject too long name */
 800e3a2:	697b      	ldr	r3, [r7, #20]
 800e3a4:	2bfe      	cmp	r3, #254	; 0xfe
 800e3a6:	d901      	bls.n	800e3ac <create_name+0x64>
			return FR_INVALID_NAME;
 800e3a8:	2306      	movs	r3, #6
 800e3aa:	e186      	b.n	800e6ba <create_name+0x372>
#if !_LFN_UNICODE
		w &= 0xFF;
 800e3ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e3ae:	b2db      	uxtb	r3, r3
 800e3b0:	84bb      	strh	r3, [r7, #36]	; 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800e3b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e3b4:	2101      	movs	r1, #1
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f002 f872 	bl	80104a0 <ff_convert>
 800e3bc:	4603      	mov	r3, r0
 800e3be:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800e3c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d101      	bne.n	800e3ca <create_name+0x82>
 800e3c6:	2306      	movs	r3, #6
 800e3c8:	e177      	b.n	800e6ba <create_name+0x372>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 800e3ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e3cc:	2b7f      	cmp	r3, #127	; 0x7f
 800e3ce:	d809      	bhi.n	800e3e4 <create_name+0x9c>
 800e3d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e3d2:	4619      	mov	r1, r3
 800e3d4:	488e      	ldr	r0, [pc, #568]	; (800e610 <create_name+0x2c8>)
 800e3d6:	f7fe fa9a 	bl	800c90e <chk_chr>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d001      	beq.n	800e3e4 <create_name+0x9c>
			return FR_INVALID_NAME;
 800e3e0:	2306      	movs	r3, #6
 800e3e2:	e16a      	b.n	800e6ba <create_name+0x372>
		lfn[di++] = w;					/* Store the Unicode character */
 800e3e4:	697b      	ldr	r3, [r7, #20]
 800e3e6:	1c5a      	adds	r2, r3, #1
 800e3e8:	617a      	str	r2, [r7, #20]
 800e3ea:	005b      	lsls	r3, r3, #1
 800e3ec:	68fa      	ldr	r2, [r7, #12]
 800e3ee:	4413      	add	r3, r2
 800e3f0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800e3f2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800e3f4:	e7c5      	b.n	800e382 <create_name+0x3a>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800e3f6:	693a      	ldr	r2, [r7, #16]
 800e3f8:	69bb      	ldr	r3, [r7, #24]
 800e3fa:	441a      	add	r2, r3
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800e400:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e402:	2b1f      	cmp	r3, #31
 800e404:	d801      	bhi.n	800e40a <create_name+0xc2>
 800e406:	2304      	movs	r3, #4
 800e408:	e000      	b.n	800e40c <create_name+0xc4>
 800e40a:	2300      	movs	r3, #0
 800e40c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 800e410:	e011      	b.n	800e436 <create_name+0xee>
		w = lfn[di - 1];
 800e412:	697b      	ldr	r3, [r7, #20]
 800e414:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e418:	3b01      	subs	r3, #1
 800e41a:	005b      	lsls	r3, r3, #1
 800e41c:	68fa      	ldr	r2, [r7, #12]
 800e41e:	4413      	add	r3, r2
 800e420:	881b      	ldrh	r3, [r3, #0]
 800e422:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800e424:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e426:	2b20      	cmp	r3, #32
 800e428:	d002      	beq.n	800e430 <create_name+0xe8>
 800e42a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e42c:	2b2e      	cmp	r3, #46	; 0x2e
 800e42e:	d106      	bne.n	800e43e <create_name+0xf6>
		di--;
 800e430:	697b      	ldr	r3, [r7, #20]
 800e432:	3b01      	subs	r3, #1
 800e434:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 800e436:	697b      	ldr	r3, [r7, #20]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d1ea      	bne.n	800e412 <create_name+0xca>
 800e43c:	e000      	b.n	800e440 <create_name+0xf8>
		if (w != ' ' && w != '.') break;
 800e43e:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 800e440:	697b      	ldr	r3, [r7, #20]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d101      	bne.n	800e44a <create_name+0x102>
 800e446:	2306      	movs	r3, #6
 800e448:	e137      	b.n	800e6ba <create_name+0x372>

	lfn[di] = 0;						/* LFN is created */
 800e44a:	697b      	ldr	r3, [r7, #20]
 800e44c:	005b      	lsls	r3, r3, #1
 800e44e:	68fa      	ldr	r2, [r7, #12]
 800e450:	4413      	add	r3, r2
 800e452:	2200      	movs	r2, #0
 800e454:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e45c:	699b      	ldr	r3, [r3, #24]
 800e45e:	220b      	movs	r2, #11
 800e460:	2120      	movs	r1, #32
 800e462:	4618      	mov	r0, r3
 800e464:	f7fe fa11 	bl	800c88a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800e468:	2300      	movs	r3, #0
 800e46a:	61bb      	str	r3, [r7, #24]
 800e46c:	e002      	b.n	800e474 <create_name+0x12c>
 800e46e:	69bb      	ldr	r3, [r7, #24]
 800e470:	3301      	adds	r3, #1
 800e472:	61bb      	str	r3, [r7, #24]
 800e474:	69bb      	ldr	r3, [r7, #24]
 800e476:	005b      	lsls	r3, r3, #1
 800e478:	68fa      	ldr	r2, [r7, #12]
 800e47a:	4413      	add	r3, r2
 800e47c:	881b      	ldrh	r3, [r3, #0]
 800e47e:	2b20      	cmp	r3, #32
 800e480:	d0f5      	beq.n	800e46e <create_name+0x126>
 800e482:	69bb      	ldr	r3, [r7, #24]
 800e484:	005b      	lsls	r3, r3, #1
 800e486:	68fa      	ldr	r2, [r7, #12]
 800e488:	4413      	add	r3, r2
 800e48a:	881b      	ldrh	r3, [r3, #0]
 800e48c:	2b2e      	cmp	r3, #46	; 0x2e
 800e48e:	d0ee      	beq.n	800e46e <create_name+0x126>
	if (si) cf |= NS_LOSS | NS_LFN;
 800e490:	69bb      	ldr	r3, [r7, #24]
 800e492:	2b00      	cmp	r3, #0
 800e494:	d009      	beq.n	800e4aa <create_name+0x162>
 800e496:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e49a:	f043 0303 	orr.w	r3, r3, #3
 800e49e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800e4a2:	e002      	b.n	800e4aa <create_name+0x162>
 800e4a4:	697b      	ldr	r3, [r7, #20]
 800e4a6:	3b01      	subs	r3, #1
 800e4a8:	617b      	str	r3, [r7, #20]
 800e4aa:	697b      	ldr	r3, [r7, #20]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d009      	beq.n	800e4c4 <create_name+0x17c>
 800e4b0:	697b      	ldr	r3, [r7, #20]
 800e4b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e4b6:	3b01      	subs	r3, #1
 800e4b8:	005b      	lsls	r3, r3, #1
 800e4ba:	68fa      	ldr	r2, [r7, #12]
 800e4bc:	4413      	add	r3, r2
 800e4be:	881b      	ldrh	r3, [r3, #0]
 800e4c0:	2b2e      	cmp	r3, #46	; 0x2e
 800e4c2:	d1ef      	bne.n	800e4a4 <create_name+0x15c>

	b = i = 0; ni = 8;
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	623b      	str	r3, [r7, #32]
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e4ce:	2308      	movs	r3, #8
 800e4d0:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800e4d2:	69bb      	ldr	r3, [r7, #24]
 800e4d4:	1c5a      	adds	r2, r3, #1
 800e4d6:	61ba      	str	r2, [r7, #24]
 800e4d8:	005b      	lsls	r3, r3, #1
 800e4da:	68fa      	ldr	r2, [r7, #12]
 800e4dc:	4413      	add	r3, r2
 800e4de:	881b      	ldrh	r3, [r3, #0]
 800e4e0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800e4e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	f000 8091 	beq.w	800e60c <create_name+0x2c4>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800e4ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e4ec:	2b20      	cmp	r3, #32
 800e4ee:	d006      	beq.n	800e4fe <create_name+0x1b6>
 800e4f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e4f2:	2b2e      	cmp	r3, #46	; 0x2e
 800e4f4:	d10a      	bne.n	800e50c <create_name+0x1c4>
 800e4f6:	69ba      	ldr	r2, [r7, #24]
 800e4f8:	697b      	ldr	r3, [r7, #20]
 800e4fa:	429a      	cmp	r2, r3
 800e4fc:	d006      	beq.n	800e50c <create_name+0x1c4>
			cf |= NS_LOSS | NS_LFN; continue;
 800e4fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e502:	f043 0303 	orr.w	r3, r3, #3
 800e506:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e50a:	e07e      	b.n	800e60a <create_name+0x2c2>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800e50c:	6a3a      	ldr	r2, [r7, #32]
 800e50e:	69fb      	ldr	r3, [r7, #28]
 800e510:	429a      	cmp	r2, r3
 800e512:	d203      	bcs.n	800e51c <create_name+0x1d4>
 800e514:	69ba      	ldr	r2, [r7, #24]
 800e516:	697b      	ldr	r3, [r7, #20]
 800e518:	429a      	cmp	r2, r3
 800e51a:	d123      	bne.n	800e564 <create_name+0x21c>
			if (ni == 11) {				/* Long extension */
 800e51c:	69fb      	ldr	r3, [r7, #28]
 800e51e:	2b0b      	cmp	r3, #11
 800e520:	d106      	bne.n	800e530 <create_name+0x1e8>
				cf |= NS_LOSS | NS_LFN; break;
 800e522:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e526:	f043 0303 	orr.w	r3, r3, #3
 800e52a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e52e:	e076      	b.n	800e61e <create_name+0x2d6>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800e530:	69ba      	ldr	r2, [r7, #24]
 800e532:	697b      	ldr	r3, [r7, #20]
 800e534:	429a      	cmp	r2, r3
 800e536:	d005      	beq.n	800e544 <create_name+0x1fc>
 800e538:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e53c:	f043 0303 	orr.w	r3, r3, #3
 800e540:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800e544:	69ba      	ldr	r2, [r7, #24]
 800e546:	697b      	ldr	r3, [r7, #20]
 800e548:	429a      	cmp	r2, r3
 800e54a:	d867      	bhi.n	800e61c <create_name+0x2d4>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800e54c:	697b      	ldr	r3, [r7, #20]
 800e54e:	61bb      	str	r3, [r7, #24]
 800e550:	2308      	movs	r3, #8
 800e552:	623b      	str	r3, [r7, #32]
 800e554:	230b      	movs	r3, #11
 800e556:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800e558:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e55c:	009b      	lsls	r3, r3, #2
 800e55e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e562:	e052      	b.n	800e60a <create_name+0x2c2>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800e564:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e566:	2b7f      	cmp	r3, #127	; 0x7f
 800e568:	d914      	bls.n	800e594 <create_name+0x24c>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800e56a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e56c:	2100      	movs	r1, #0
 800e56e:	4618      	mov	r0, r3
 800e570:	f001 ff96 	bl	80104a0 <ff_convert>
 800e574:	4603      	mov	r3, r0
 800e576:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800e578:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d004      	beq.n	800e588 <create_name+0x240>
 800e57e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e580:	3b80      	subs	r3, #128	; 0x80
 800e582:	4a24      	ldr	r2, [pc, #144]	; (800e614 <create_name+0x2cc>)
 800e584:	5cd3      	ldrb	r3, [r2, r3]
 800e586:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800e588:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e58c:	f043 0302 	orr.w	r3, r3, #2
 800e590:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800e594:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e596:	2b00      	cmp	r3, #0
 800e598:	d007      	beq.n	800e5aa <create_name+0x262>
 800e59a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e59c:	4619      	mov	r1, r3
 800e59e:	481e      	ldr	r0, [pc, #120]	; (800e618 <create_name+0x2d0>)
 800e5a0:	f7fe f9b5 	bl	800c90e <chk_chr>
 800e5a4:	4603      	mov	r3, r0
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d008      	beq.n	800e5bc <create_name+0x274>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800e5aa:	235f      	movs	r3, #95	; 0x5f
 800e5ac:	84bb      	strh	r3, [r7, #36]	; 0x24
 800e5ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e5b2:	f043 0303 	orr.w	r3, r3, #3
 800e5b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e5ba:	e01b      	b.n	800e5f4 <create_name+0x2ac>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800e5bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e5be:	2b40      	cmp	r3, #64	; 0x40
 800e5c0:	d909      	bls.n	800e5d6 <create_name+0x28e>
 800e5c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e5c4:	2b5a      	cmp	r3, #90	; 0x5a
 800e5c6:	d806      	bhi.n	800e5d6 <create_name+0x28e>
					b |= 2;
 800e5c8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e5cc:	f043 0302 	orr.w	r3, r3, #2
 800e5d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e5d4:	e00e      	b.n	800e5f4 <create_name+0x2ac>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800e5d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e5d8:	2b60      	cmp	r3, #96	; 0x60
 800e5da:	d90b      	bls.n	800e5f4 <create_name+0x2ac>
 800e5dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e5de:	2b7a      	cmp	r3, #122	; 0x7a
 800e5e0:	d808      	bhi.n	800e5f4 <create_name+0x2ac>
						b |= 1; w -= 0x20;
 800e5e2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e5e6:	f043 0301 	orr.w	r3, r3, #1
 800e5ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e5ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e5f0:	3b20      	subs	r3, #32
 800e5f2:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e5fa:	699a      	ldr	r2, [r3, #24]
 800e5fc:	6a3b      	ldr	r3, [r7, #32]
 800e5fe:	1c59      	adds	r1, r3, #1
 800e600:	6239      	str	r1, [r7, #32]
 800e602:	4413      	add	r3, r2
 800e604:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800e606:	b2d2      	uxtb	r2, r2
 800e608:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 800e60a:	e762      	b.n	800e4d2 <create_name+0x18a>
		if (!w) break;					/* Break on end of the LFN */
 800e60c:	bf00      	nop
 800e60e:	e006      	b.n	800e61e <create_name+0x2d6>
 800e610:	0801368c 	.word	0x0801368c
 800e614:	08013d94 	.word	0x08013d94
 800e618:	08013698 	.word	0x08013698
			if (si > di) break;			/* No extension */
 800e61c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e624:	699b      	ldr	r3, [r3, #24]
 800e626:	781b      	ldrb	r3, [r3, #0]
 800e628:	2be5      	cmp	r3, #229	; 0xe5
 800e62a:	d105      	bne.n	800e638 <create_name+0x2f0>
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e632:	699b      	ldr	r3, [r3, #24]
 800e634:	2205      	movs	r2, #5
 800e636:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800e638:	69fb      	ldr	r3, [r7, #28]
 800e63a:	2b08      	cmp	r3, #8
 800e63c:	d104      	bne.n	800e648 <create_name+0x300>
 800e63e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e642:	009b      	lsls	r3, r3, #2
 800e644:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 800e648:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e64c:	f003 030c 	and.w	r3, r3, #12
 800e650:	2b0c      	cmp	r3, #12
 800e652:	d005      	beq.n	800e660 <create_name+0x318>
 800e654:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e658:	f003 0303 	and.w	r3, r3, #3
 800e65c:	2b03      	cmp	r3, #3
 800e65e:	d105      	bne.n	800e66c <create_name+0x324>
		cf |= NS_LFN;
 800e660:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e664:	f043 0302 	orr.w	r3, r3, #2
 800e668:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800e66c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e670:	f003 0302 	and.w	r3, r3, #2
 800e674:	2b00      	cmp	r3, #0
 800e676:	d117      	bne.n	800e6a8 <create_name+0x360>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800e678:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e67c:	f003 0303 	and.w	r3, r3, #3
 800e680:	2b01      	cmp	r3, #1
 800e682:	d105      	bne.n	800e690 <create_name+0x348>
 800e684:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e688:	f043 0310 	orr.w	r3, r3, #16
 800e68c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800e690:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e694:	f003 030c 	and.w	r3, r3, #12
 800e698:	2b04      	cmp	r3, #4
 800e69a:	d105      	bne.n	800e6a8 <create_name+0x360>
 800e69c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e6a0:	f043 0308 	orr.w	r3, r3, #8
 800e6a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e6ae:	699b      	ldr	r3, [r3, #24]
 800e6b0:	330b      	adds	r3, #11
 800e6b2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800e6b6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800e6b8:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 800e6ba:	4618      	mov	r0, r3
 800e6bc:	3728      	adds	r7, #40	; 0x28
 800e6be:	46bd      	mov	sp, r7
 800e6c0:	bd80      	pop	{r7, pc}
 800e6c2:	bf00      	nop

0800e6c4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b084      	sub	sp, #16
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	6078      	str	r0, [r7, #4]
 800e6cc:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800e6ce:	683b      	ldr	r3, [r7, #0]
 800e6d0:	781b      	ldrb	r3, [r3, #0]
 800e6d2:	2b2f      	cmp	r3, #47	; 0x2f
 800e6d4:	d003      	beq.n	800e6de <follow_path+0x1a>
 800e6d6:	683b      	ldr	r3, [r7, #0]
 800e6d8:	781b      	ldrb	r3, [r3, #0]
 800e6da:	2b5c      	cmp	r3, #92	; 0x5c
 800e6dc:	d102      	bne.n	800e6e4 <follow_path+0x20>
		path++;
 800e6de:	683b      	ldr	r3, [r7, #0]
 800e6e0:	3301      	adds	r3, #1
 800e6e2:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e6ea:	461a      	mov	r2, r3
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	6093      	str	r3, [r2, #8]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e6f0:	683b      	ldr	r3, [r7, #0]
 800e6f2:	781b      	ldrb	r3, [r3, #0]
 800e6f4:	2b1f      	cmp	r3, #31
 800e6f6:	d80c      	bhi.n	800e712 <follow_path+0x4e>
		res = dir_sdi(dp, 0);
 800e6f8:	2100      	movs	r1, #0
 800e6fa:	6878      	ldr	r0, [r7, #4]
 800e6fc:	f7fe ffe3 	bl	800d6c6 <dir_sdi>
 800e700:	4603      	mov	r3, r0
 800e702:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e70a:	461a      	mov	r2, r3
 800e70c:	2300      	movs	r3, #0
 800e70e:	6153      	str	r3, [r2, #20]
 800e710:	e049      	b.n	800e7a6 <follow_path+0xe2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e712:	463b      	mov	r3, r7
 800e714:	4619      	mov	r1, r3
 800e716:	6878      	ldr	r0, [r7, #4]
 800e718:	f7ff fe16 	bl	800e348 <create_name>
 800e71c:	4603      	mov	r3, r0
 800e71e:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800e720:	7bfb      	ldrb	r3, [r7, #15]
 800e722:	2b00      	cmp	r3, #0
 800e724:	d13a      	bne.n	800e79c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800e726:	6878      	ldr	r0, [r7, #4]
 800e728:	f7ff fc1d 	bl	800df66 <dir_find>
 800e72c:	4603      	mov	r3, r0
 800e72e:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e736:	699b      	ldr	r3, [r3, #24]
 800e738:	7adb      	ldrb	r3, [r3, #11]
 800e73a:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 800e73c:	7bfb      	ldrb	r3, [r7, #15]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d00a      	beq.n	800e758 <follow_path+0x94>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e742:	7bfb      	ldrb	r3, [r7, #15]
 800e744:	2b04      	cmp	r3, #4
 800e746:	d12b      	bne.n	800e7a0 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e748:	7bbb      	ldrb	r3, [r7, #14]
 800e74a:	f003 0304 	and.w	r3, r3, #4
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d126      	bne.n	800e7a0 <follow_path+0xdc>
 800e752:	2305      	movs	r3, #5
 800e754:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800e756:	e023      	b.n	800e7a0 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e758:	7bbb      	ldrb	r3, [r7, #14]
 800e75a:	f003 0304 	and.w	r3, r3, #4
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d120      	bne.n	800e7a4 <follow_path+0xe0>
			dir = dp->dir;						/* Follow the sub-directory */
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e768:	695b      	ldr	r3, [r3, #20]
 800e76a:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800e76c:	68bb      	ldr	r3, [r7, #8]
 800e76e:	330b      	adds	r3, #11
 800e770:	781b      	ldrb	r3, [r3, #0]
 800e772:	f003 0310 	and.w	r3, r3, #16
 800e776:	2b00      	cmp	r3, #0
 800e778:	d102      	bne.n	800e780 <follow_path+0xbc>
				res = FR_NO_PATH; break;
 800e77a:	2305      	movs	r3, #5
 800e77c:	73fb      	strb	r3, [r7, #15]
 800e77e:	e012      	b.n	800e7a6 <follow_path+0xe2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	68b9      	ldr	r1, [r7, #8]
 800e78a:	4618      	mov	r0, r3
 800e78c:	f7ff fa01 	bl	800db92 <ld_clust>
 800e790:	4602      	mov	r2, r0
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e798:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e79a:	e7ba      	b.n	800e712 <follow_path+0x4e>
			if (res != FR_OK) break;
 800e79c:	bf00      	nop
 800e79e:	e002      	b.n	800e7a6 <follow_path+0xe2>
				break;
 800e7a0:	bf00      	nop
 800e7a2:	e000      	b.n	800e7a6 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e7a4:	bf00      	nop
		}
	}

	return res;
 800e7a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	3710      	adds	r7, #16
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	bd80      	pop	{r7, pc}

0800e7b0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e7b0:	b480      	push	{r7}
 800e7b2:	b087      	sub	sp, #28
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e7b8:	f04f 33ff 	mov.w	r3, #4294967295
 800e7bc:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d031      	beq.n	800e82a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	617b      	str	r3, [r7, #20]
 800e7cc:	e002      	b.n	800e7d4 <get_ldnumber+0x24>
 800e7ce:	697b      	ldr	r3, [r7, #20]
 800e7d0:	3301      	adds	r3, #1
 800e7d2:	617b      	str	r3, [r7, #20]
 800e7d4:	697b      	ldr	r3, [r7, #20]
 800e7d6:	781b      	ldrb	r3, [r3, #0]
 800e7d8:	2b1f      	cmp	r3, #31
 800e7da:	d903      	bls.n	800e7e4 <get_ldnumber+0x34>
 800e7dc:	697b      	ldr	r3, [r7, #20]
 800e7de:	781b      	ldrb	r3, [r3, #0]
 800e7e0:	2b3a      	cmp	r3, #58	; 0x3a
 800e7e2:	d1f4      	bne.n	800e7ce <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e7e4:	697b      	ldr	r3, [r7, #20]
 800e7e6:	781b      	ldrb	r3, [r3, #0]
 800e7e8:	2b3a      	cmp	r3, #58	; 0x3a
 800e7ea:	d11c      	bne.n	800e826 <get_ldnumber+0x76>
			tp = *path;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	1c5a      	adds	r2, r3, #1
 800e7f6:	60fa      	str	r2, [r7, #12]
 800e7f8:	781b      	ldrb	r3, [r3, #0]
 800e7fa:	3b30      	subs	r3, #48	; 0x30
 800e7fc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e7fe:	68bb      	ldr	r3, [r7, #8]
 800e800:	2b09      	cmp	r3, #9
 800e802:	d80e      	bhi.n	800e822 <get_ldnumber+0x72>
 800e804:	68fa      	ldr	r2, [r7, #12]
 800e806:	697b      	ldr	r3, [r7, #20]
 800e808:	429a      	cmp	r2, r3
 800e80a:	d10a      	bne.n	800e822 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e80c:	68bb      	ldr	r3, [r7, #8]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d107      	bne.n	800e822 <get_ldnumber+0x72>
					vol = (int)i;
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e816:	697b      	ldr	r3, [r7, #20]
 800e818:	3301      	adds	r3, #1
 800e81a:	617b      	str	r3, [r7, #20]
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	697a      	ldr	r2, [r7, #20]
 800e820:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e822:	693b      	ldr	r3, [r7, #16]
 800e824:	e002      	b.n	800e82c <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e826:	2300      	movs	r3, #0
 800e828:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e82a:	693b      	ldr	r3, [r7, #16]
}
 800e82c:	4618      	mov	r0, r3
 800e82e:	371c      	adds	r7, #28
 800e830:	46bd      	mov	sp, r7
 800e832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e836:	4770      	bx	lr

0800e838 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800e838:	b580      	push	{r7, lr}
 800e83a:	b082      	sub	sp, #8
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	6078      	str	r0, [r7, #4]
 800e840:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e848:	2200      	movs	r2, #0
 800e84a:	711a      	strb	r2, [r3, #4]
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e852:	461a      	mov	r2, r3
 800e854:	f04f 33ff 	mov.w	r3, #4294967295
 800e858:	62d3      	str	r3, [r2, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800e85a:	6839      	ldr	r1, [r7, #0]
 800e85c:	6878      	ldr	r0, [r7, #4]
 800e85e:	f7fe fa83 	bl	800cd68 <move_window>
 800e862:	4603      	mov	r3, r0
 800e864:	2b00      	cmp	r3, #0
 800e866:	d001      	beq.n	800e86c <check_fs+0x34>
		return 3;
 800e868:	2303      	movs	r3, #3
 800e86a:	e04a      	b.n	800e902 <check_fs+0xca>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e872:	3301      	adds	r3, #1
 800e874:	781b      	ldrb	r3, [r3, #0]
 800e876:	021b      	lsls	r3, r3, #8
 800e878:	b21a      	sxth	r2, r3
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800e880:	b21b      	sxth	r3, r3
 800e882:	4313      	orrs	r3, r2
 800e884:	b21b      	sxth	r3, r3
 800e886:	4a21      	ldr	r2, [pc, #132]	; (800e90c <check_fs+0xd4>)
 800e888:	4293      	cmp	r3, r2
 800e88a:	d001      	beq.n	800e890 <check_fs+0x58>
		return 2;
 800e88c:	2302      	movs	r3, #2
 800e88e:	e038      	b.n	800e902 <check_fs+0xca>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	3336      	adds	r3, #54	; 0x36
 800e894:	3303      	adds	r3, #3
 800e896:	781b      	ldrb	r3, [r3, #0]
 800e898:	061a      	lsls	r2, r3, #24
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	3336      	adds	r3, #54	; 0x36
 800e89e:	3302      	adds	r3, #2
 800e8a0:	781b      	ldrb	r3, [r3, #0]
 800e8a2:	041b      	lsls	r3, r3, #16
 800e8a4:	4313      	orrs	r3, r2
 800e8a6:	687a      	ldr	r2, [r7, #4]
 800e8a8:	3236      	adds	r2, #54	; 0x36
 800e8aa:	3201      	adds	r2, #1
 800e8ac:	7812      	ldrb	r2, [r2, #0]
 800e8ae:	0212      	lsls	r2, r2, #8
 800e8b0:	4313      	orrs	r3, r2
 800e8b2:	687a      	ldr	r2, [r7, #4]
 800e8b4:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 800e8b8:	4313      	orrs	r3, r2
 800e8ba:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800e8be:	4a14      	ldr	r2, [pc, #80]	; (800e910 <check_fs+0xd8>)
 800e8c0:	4293      	cmp	r3, r2
 800e8c2:	d101      	bne.n	800e8c8 <check_fs+0x90>
		return 0;
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	e01c      	b.n	800e902 <check_fs+0xca>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	3352      	adds	r3, #82	; 0x52
 800e8cc:	3303      	adds	r3, #3
 800e8ce:	781b      	ldrb	r3, [r3, #0]
 800e8d0:	061a      	lsls	r2, r3, #24
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	3352      	adds	r3, #82	; 0x52
 800e8d6:	3302      	adds	r3, #2
 800e8d8:	781b      	ldrb	r3, [r3, #0]
 800e8da:	041b      	lsls	r3, r3, #16
 800e8dc:	4313      	orrs	r3, r2
 800e8de:	687a      	ldr	r2, [r7, #4]
 800e8e0:	3252      	adds	r2, #82	; 0x52
 800e8e2:	3201      	adds	r2, #1
 800e8e4:	7812      	ldrb	r2, [r2, #0]
 800e8e6:	0212      	lsls	r2, r2, #8
 800e8e8:	4313      	orrs	r3, r2
 800e8ea:	687a      	ldr	r2, [r7, #4]
 800e8ec:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 800e8f0:	4313      	orrs	r3, r2
 800e8f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800e8f6:	4a06      	ldr	r2, [pc, #24]	; (800e910 <check_fs+0xd8>)
 800e8f8:	4293      	cmp	r3, r2
 800e8fa:	d101      	bne.n	800e900 <check_fs+0xc8>
		return 0;
 800e8fc:	2300      	movs	r3, #0
 800e8fe:	e000      	b.n	800e902 <check_fs+0xca>

	return 1;
 800e900:	2301      	movs	r3, #1
}
 800e902:	4618      	mov	r0, r3
 800e904:	3708      	adds	r7, #8
 800e906:	46bd      	mov	sp, r7
 800e908:	bd80      	pop	{r7, pc}
 800e90a:	bf00      	nop
 800e90c:	ffffaa55 	.word	0xffffaa55
 800e910:	00544146 	.word	0x00544146

0800e914 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 800e914:	b580      	push	{r7, lr}
 800e916:	b096      	sub	sp, #88	; 0x58
 800e918:	af00      	add	r7, sp, #0
 800e91a:	60f8      	str	r0, [r7, #12]
 800e91c:	60b9      	str	r1, [r7, #8]
 800e91e:	4613      	mov	r3, r2
 800e920:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	2200      	movs	r2, #0
 800e926:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e928:	68b8      	ldr	r0, [r7, #8]
 800e92a:	f7ff ff41 	bl	800e7b0 <get_ldnumber>
 800e92e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e930:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e932:	2b00      	cmp	r3, #0
 800e934:	da01      	bge.n	800e93a <find_volume+0x26>
 800e936:	230b      	movs	r3, #11
 800e938:	e311      	b.n	800ef5e <find_volume+0x64a>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e93a:	4a98      	ldr	r2, [pc, #608]	; (800eb9c <find_volume+0x288>)
 800e93c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e93e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e942:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e946:	2b00      	cmp	r3, #0
 800e948:	d101      	bne.n	800e94e <find_volume+0x3a>
 800e94a:	230c      	movs	r3, #12
 800e94c:	e307      	b.n	800ef5e <find_volume+0x64a>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e952:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 800e954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e956:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e95a:	781b      	ldrb	r3, [r3, #0]
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d01c      	beq.n	800e99a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800e960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e962:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e966:	785b      	ldrb	r3, [r3, #1]
 800e968:	4618      	mov	r0, r3
 800e96a:	f7fd fed1 	bl	800c710 <disk_status>
 800e96e:	4603      	mov	r3, r0
 800e970:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e974:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e978:	f003 0301 	and.w	r3, r3, #1
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d10c      	bne.n	800e99a <find_volume+0x86>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 800e980:	79fb      	ldrb	r3, [r7, #7]
 800e982:	2b00      	cmp	r3, #0
 800e984:	d007      	beq.n	800e996 <find_volume+0x82>
 800e986:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e98a:	f003 0304 	and.w	r3, r3, #4
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d001      	beq.n	800e996 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800e992:	230a      	movs	r3, #10
 800e994:	e2e3      	b.n	800ef5e <find_volume+0x64a>
			return FR_OK;				/* The file system object is valid */
 800e996:	2300      	movs	r3, #0
 800e998:	e2e1      	b.n	800ef5e <find_volume+0x64a>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e99a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e99c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e9a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9a6:	b2da      	uxtb	r2, r3
 800e9a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e9ae:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e9b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e9b6:	785b      	ldrb	r3, [r3, #1]
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	f7fd fec3 	bl	800c744 <disk_initialize>
 800e9be:	4603      	mov	r3, r0
 800e9c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800e9c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e9c8:	f003 0301 	and.w	r3, r3, #1
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d001      	beq.n	800e9d4 <find_volume+0xc0>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e9d0:	2303      	movs	r3, #3
 800e9d2:	e2c4      	b.n	800ef5e <find_volume+0x64a>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800e9d4:	79fb      	ldrb	r3, [r7, #7]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d007      	beq.n	800e9ea <find_volume+0xd6>
 800e9da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e9de:	f003 0304 	and.w	r3, r3, #4
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d001      	beq.n	800e9ea <find_volume+0xd6>
		return FR_WRITE_PROTECTED;
 800e9e6:	230a      	movs	r3, #10
 800e9e8:	e2b9      	b.n	800ef5e <find_volume+0x64a>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 800e9ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e9f0:	7858      	ldrb	r0, [r3, #1]
 800e9f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e9f8:	330a      	adds	r3, #10
 800e9fa:	461a      	mov	r2, r3
 800e9fc:	2102      	movs	r1, #2
 800e9fe:	f7fd ff07 	bl	800c810 <disk_ioctl>
 800ea02:	4603      	mov	r3, r0
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d10d      	bne.n	800ea24 <find_volume+0x110>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 800ea08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ea0e:	895b      	ldrh	r3, [r3, #10]
 800ea10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ea14:	d306      	bcc.n	800ea24 <find_volume+0x110>
 800ea16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ea1c:	895b      	ldrh	r3, [r3, #10]
 800ea1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ea22:	d901      	bls.n	800ea28 <find_volume+0x114>
 800ea24:	2301      	movs	r3, #1
 800ea26:	e29a      	b.n	800ef5e <find_volume+0x64a>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 800ea28:	2300      	movs	r3, #0
 800ea2a:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 800ea2c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ea2e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ea30:	f7ff ff02 	bl	800e838 <check_fs>
 800ea34:	4603      	mov	r3, r0
 800ea36:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800ea3a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ea3e:	2b01      	cmp	r3, #1
 800ea40:	d153      	bne.n	800eaea <find_volume+0x1d6>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800ea42:	2300      	movs	r3, #0
 800ea44:	643b      	str	r3, [r7, #64]	; 0x40
 800ea46:	e028      	b.n	800ea9a <find_volume+0x186>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 800ea48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ea4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ea4c:	011b      	lsls	r3, r3, #4
 800ea4e:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800ea52:	4413      	add	r3, r2
 800ea54:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 800ea56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea58:	3304      	adds	r3, #4
 800ea5a:	781b      	ldrb	r3, [r3, #0]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d012      	beq.n	800ea86 <find_volume+0x172>
 800ea60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea62:	330b      	adds	r3, #11
 800ea64:	781b      	ldrb	r3, [r3, #0]
 800ea66:	061a      	lsls	r2, r3, #24
 800ea68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea6a:	330a      	adds	r3, #10
 800ea6c:	781b      	ldrb	r3, [r3, #0]
 800ea6e:	041b      	lsls	r3, r3, #16
 800ea70:	4313      	orrs	r3, r2
 800ea72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ea74:	3209      	adds	r2, #9
 800ea76:	7812      	ldrb	r2, [r2, #0]
 800ea78:	0212      	lsls	r2, r2, #8
 800ea7a:	4313      	orrs	r3, r2
 800ea7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ea7e:	3208      	adds	r2, #8
 800ea80:	7812      	ldrb	r2, [r2, #0]
 800ea82:	431a      	orrs	r2, r3
 800ea84:	e000      	b.n	800ea88 <find_volume+0x174>
 800ea86:	2200      	movs	r2, #0
 800ea88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ea8a:	009b      	lsls	r3, r3, #2
 800ea8c:	3358      	adds	r3, #88	; 0x58
 800ea8e:	443b      	add	r3, r7
 800ea90:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800ea94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ea96:	3301      	adds	r3, #1
 800ea98:	643b      	str	r3, [r7, #64]	; 0x40
 800ea9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ea9c:	2b03      	cmp	r3, #3
 800ea9e:	d9d3      	bls.n	800ea48 <find_volume+0x134>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800eaa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d002      	beq.n	800eab0 <find_volume+0x19c>
 800eaaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eaac:	3b01      	subs	r3, #1
 800eaae:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 800eab0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eab2:	009b      	lsls	r3, r3, #2
 800eab4:	3358      	adds	r3, #88	; 0x58
 800eab6:	443b      	add	r3, r7
 800eab8:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800eabc:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800eabe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d005      	beq.n	800ead0 <find_volume+0x1bc>
 800eac4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800eac6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800eac8:	f7ff feb6 	bl	800e838 <check_fs>
 800eacc:	4603      	mov	r3, r0
 800eace:	e000      	b.n	800ead2 <find_volume+0x1be>
 800ead0:	2302      	movs	r3, #2
 800ead2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800ead6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d005      	beq.n	800eaea <find_volume+0x1d6>
 800eade:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eae0:	3301      	adds	r3, #1
 800eae2:	643b      	str	r3, [r7, #64]	; 0x40
 800eae4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eae6:	2b03      	cmp	r3, #3
 800eae8:	d9e2      	bls.n	800eab0 <find_volume+0x19c>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800eaea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800eaee:	2b03      	cmp	r3, #3
 800eaf0:	d101      	bne.n	800eaf6 <find_volume+0x1e2>
 800eaf2:	2301      	movs	r3, #1
 800eaf4:	e233      	b.n	800ef5e <find_volume+0x64a>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800eaf6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d001      	beq.n	800eb02 <find_volume+0x1ee>
 800eafe:	230d      	movs	r3, #13
 800eb00:	e22d      	b.n	800ef5e <find_volume+0x64a>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800eb02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb04:	7b1b      	ldrb	r3, [r3, #12]
 800eb06:	021b      	lsls	r3, r3, #8
 800eb08:	b21a      	sxth	r2, r3
 800eb0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb0c:	7adb      	ldrb	r3, [r3, #11]
 800eb0e:	b21b      	sxth	r3, r3
 800eb10:	4313      	orrs	r3, r2
 800eb12:	b21a      	sxth	r2, r3
 800eb14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800eb1a:	895b      	ldrh	r3, [r3, #10]
 800eb1c:	b21b      	sxth	r3, r3
 800eb1e:	429a      	cmp	r2, r3
 800eb20:	d001      	beq.n	800eb26 <find_volume+0x212>
		return FR_NO_FILESYSTEM;
 800eb22:	230d      	movs	r3, #13
 800eb24:	e21b      	b.n	800ef5e <find_volume+0x64a>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800eb26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb28:	7ddb      	ldrb	r3, [r3, #23]
 800eb2a:	021b      	lsls	r3, r3, #8
 800eb2c:	b21a      	sxth	r2, r3
 800eb2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb30:	7d9b      	ldrb	r3, [r3, #22]
 800eb32:	b21b      	sxth	r3, r3
 800eb34:	4313      	orrs	r3, r2
 800eb36:	b21b      	sxth	r3, r3
 800eb38:	b29b      	uxth	r3, r3
 800eb3a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 800eb3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d112      	bne.n	800eb68 <find_volume+0x254>
 800eb42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb44:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800eb48:	061a      	lsls	r2, r3, #24
 800eb4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb4c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800eb50:	041b      	lsls	r3, r3, #16
 800eb52:	4313      	orrs	r3, r2
 800eb54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb56:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800eb5a:	0212      	lsls	r2, r2, #8
 800eb5c:	4313      	orrs	r3, r2
 800eb5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb60:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800eb64:	4313      	orrs	r3, r2
 800eb66:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800eb68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800eb6e:	461a      	mov	r2, r3
 800eb70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eb72:	6193      	str	r3, [r2, #24]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 800eb74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb76:	7c1a      	ldrb	r2, [r3, #16]
 800eb78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800eb7e:	70da      	strb	r2, [r3, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800eb80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800eb86:	78db      	ldrb	r3, [r3, #3]
 800eb88:	2b01      	cmp	r3, #1
 800eb8a:	d009      	beq.n	800eba0 <find_volume+0x28c>
 800eb8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800eb92:	78db      	ldrb	r3, [r3, #3]
 800eb94:	2b02      	cmp	r3, #2
 800eb96:	d003      	beq.n	800eba0 <find_volume+0x28c>
		return FR_NO_FILESYSTEM;
 800eb98:	230d      	movs	r3, #13
 800eb9a:	e1e0      	b.n	800ef5e <find_volume+0x64a>
 800eb9c:	20002fe8 	.word	0x20002fe8
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800eba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eba2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800eba6:	78db      	ldrb	r3, [r3, #3]
 800eba8:	461a      	mov	r2, r3
 800ebaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ebac:	fb02 f303 	mul.w	r3, r2, r3
 800ebb0:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 800ebb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebb4:	7b5a      	ldrb	r2, [r3, #13]
 800ebb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ebbc:	709a      	strb	r2, [r3, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800ebbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ebc4:	789b      	ldrb	r3, [r3, #2]
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d00c      	beq.n	800ebe4 <find_volume+0x2d0>
 800ebca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebcc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ebd0:	789b      	ldrb	r3, [r3, #2]
 800ebd2:	461a      	mov	r2, r3
 800ebd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ebda:	789b      	ldrb	r3, [r3, #2]
 800ebdc:	3b01      	subs	r3, #1
 800ebde:	4013      	ands	r3, r2
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d001      	beq.n	800ebe8 <find_volume+0x2d4>
		return FR_NO_FILESYSTEM;
 800ebe4:	230d      	movs	r3, #13
 800ebe6:	e1ba      	b.n	800ef5e <find_volume+0x64a>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 800ebe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebea:	7c9b      	ldrb	r3, [r3, #18]
 800ebec:	021b      	lsls	r3, r3, #8
 800ebee:	b21a      	sxth	r2, r3
 800ebf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebf2:	7c5b      	ldrb	r3, [r3, #17]
 800ebf4:	b21b      	sxth	r3, r3
 800ebf6:	4313      	orrs	r3, r2
 800ebf8:	b21b      	sxth	r3, r3
 800ebfa:	b29a      	uxth	r2, r3
 800ebfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ec02:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800ec04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ec0a:	891b      	ldrh	r3, [r3, #8]
 800ec0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ec0e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ec12:	8952      	ldrh	r2, [r2, #10]
 800ec14:	0952      	lsrs	r2, r2, #5
 800ec16:	b292      	uxth	r2, r2
 800ec18:	fbb3 f1f2 	udiv	r1, r3, r2
 800ec1c:	fb01 f202 	mul.w	r2, r1, r2
 800ec20:	1a9b      	subs	r3, r3, r2
 800ec22:	b29b      	uxth	r3, r3
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d001      	beq.n	800ec2c <find_volume+0x318>
		return FR_NO_FILESYSTEM;
 800ec28:	230d      	movs	r3, #13
 800ec2a:	e198      	b.n	800ef5e <find_volume+0x64a>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 800ec2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec2e:	7d1b      	ldrb	r3, [r3, #20]
 800ec30:	021b      	lsls	r3, r3, #8
 800ec32:	b21a      	sxth	r2, r3
 800ec34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec36:	7cdb      	ldrb	r3, [r3, #19]
 800ec38:	b21b      	sxth	r3, r3
 800ec3a:	4313      	orrs	r3, r2
 800ec3c:	b21b      	sxth	r3, r3
 800ec3e:	b29b      	uxth	r3, r3
 800ec40:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800ec42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d112      	bne.n	800ec6e <find_volume+0x35a>
 800ec48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec4a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800ec4e:	061a      	lsls	r2, r3, #24
 800ec50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec52:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800ec56:	041b      	lsls	r3, r3, #16
 800ec58:	4313      	orrs	r3, r2
 800ec5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ec5c:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800ec60:	0212      	lsls	r2, r2, #8
 800ec62:	4313      	orrs	r3, r2
 800ec64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ec66:	f892 2020 	ldrb.w	r2, [r2, #32]
 800ec6a:	4313      	orrs	r3, r2
 800ec6c:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800ec6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec70:	7bdb      	ldrb	r3, [r3, #15]
 800ec72:	021b      	lsls	r3, r3, #8
 800ec74:	b21a      	sxth	r2, r3
 800ec76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec78:	7b9b      	ldrb	r3, [r3, #14]
 800ec7a:	b21b      	sxth	r3, r3
 800ec7c:	4313      	orrs	r3, r2
 800ec7e:	b21b      	sxth	r3, r3
 800ec80:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800ec82:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d101      	bne.n	800ec8c <find_volume+0x378>
 800ec88:	230d      	movs	r3, #13
 800ec8a:	e168      	b.n	800ef5e <find_volume+0x64a>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800ec8c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ec8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ec90:	4413      	add	r3, r2
 800ec92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ec94:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ec98:	8911      	ldrh	r1, [r2, #8]
 800ec9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ec9c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800eca0:	8952      	ldrh	r2, [r2, #10]
 800eca2:	0952      	lsrs	r2, r2, #5
 800eca4:	b292      	uxth	r2, r2
 800eca6:	fbb1 f2f2 	udiv	r2, r1, r2
 800ecaa:	b292      	uxth	r2, r2
 800ecac:	4413      	add	r3, r2
 800ecae:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ecb0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ecb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecb4:	429a      	cmp	r2, r3
 800ecb6:	d201      	bcs.n	800ecbc <find_volume+0x3a8>
 800ecb8:	230d      	movs	r3, #13
 800ecba:	e150      	b.n	800ef5e <find_volume+0x64a>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800ecbc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ecbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecc0:	1ad3      	subs	r3, r2, r3
 800ecc2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ecc4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ecc8:	7892      	ldrb	r2, [r2, #2]
 800ecca:	fbb3 f3f2 	udiv	r3, r3, r2
 800ecce:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800ecd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d101      	bne.n	800ecda <find_volume+0x3c6>
 800ecd6:	230d      	movs	r3, #13
 800ecd8:	e141      	b.n	800ef5e <find_volume+0x64a>
	fmt = FS_FAT12;
 800ecda:	2301      	movs	r3, #1
 800ecdc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800ece0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ece2:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ece6:	4293      	cmp	r3, r2
 800ece8:	d902      	bls.n	800ecf0 <find_volume+0x3dc>
 800ecea:	2302      	movs	r3, #2
 800ecec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800ecf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecf2:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ecf6:	4293      	cmp	r3, r2
 800ecf8:	d902      	bls.n	800ed00 <find_volume+0x3ec>
 800ecfa:	2303      	movs	r3, #3
 800ecfc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800ed00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed02:	3302      	adds	r3, #2
 800ed04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ed06:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ed0a:	6153      	str	r3, [r2, #20]
	fs->volbase = bsect;								/* Volume start sector */
 800ed0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ed12:	461a      	mov	r2, r3
 800ed14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ed16:	61d3      	str	r3, [r2, #28]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800ed18:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ed1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ed1c:	4413      	add	r3, r2
 800ed1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ed20:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ed24:	6213      	str	r3, [r2, #32]
	fs->database = bsect + sysect;						/* Data start sector */
 800ed26:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ed28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed2a:	4413      	add	r3, r2
 800ed2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ed2e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ed32:	6293      	str	r3, [r2, #40]	; 0x28
	if (fmt == FS_FAT32) {
 800ed34:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ed38:	2b03      	cmp	r3, #3
 800ed3a:	d124      	bne.n	800ed86 <find_volume+0x472>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800ed3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ed42:	891b      	ldrh	r3, [r3, #8]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d001      	beq.n	800ed4c <find_volume+0x438>
 800ed48:	230d      	movs	r3, #13
 800ed4a:	e108      	b.n	800ef5e <find_volume+0x64a>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800ed4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed4e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ed52:	061a      	lsls	r2, r3, #24
 800ed54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed56:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800ed5a:	041b      	lsls	r3, r3, #16
 800ed5c:	4313      	orrs	r3, r2
 800ed5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ed60:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800ed64:	0212      	lsls	r2, r2, #8
 800ed66:	4313      	orrs	r3, r2
 800ed68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ed6a:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800ed6e:	4313      	orrs	r3, r2
 800ed70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ed72:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ed76:	6253      	str	r3, [r2, #36]	; 0x24
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 800ed78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ed7e:	695b      	ldr	r3, [r3, #20]
 800ed80:	009b      	lsls	r3, r3, #2
 800ed82:	647b      	str	r3, [r7, #68]	; 0x44
 800ed84:	e02b      	b.n	800edde <find_volume+0x4ca>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800ed86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ed8c:	891b      	ldrh	r3, [r3, #8]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d101      	bne.n	800ed96 <find_volume+0x482>
 800ed92:	230d      	movs	r3, #13
 800ed94:	e0e3      	b.n	800ef5e <find_volume+0x64a>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800ed96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ed9c:	6a1a      	ldr	r2, [r3, #32]
 800ed9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eda0:	4413      	add	r3, r2
 800eda2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eda4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800eda8:	6253      	str	r3, [r2, #36]	; 0x24
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800edaa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800edae:	2b02      	cmp	r3, #2
 800edb0:	d105      	bne.n	800edbe <find_volume+0x4aa>
 800edb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800edb8:	695b      	ldr	r3, [r3, #20]
 800edba:	005b      	lsls	r3, r3, #1
 800edbc:	e00e      	b.n	800eddc <find_volume+0x4c8>
 800edbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800edc4:	695a      	ldr	r2, [r3, #20]
 800edc6:	4613      	mov	r3, r2
 800edc8:	005b      	lsls	r3, r3, #1
 800edca:	4413      	add	r3, r2
 800edcc:	085a      	lsrs	r2, r3, #1
 800edce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800edd4:	695b      	ldr	r3, [r3, #20]
 800edd6:	f003 0301 	and.w	r3, r3, #1
 800edda:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800eddc:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 800edde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ede0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ede4:	699a      	ldr	r2, [r3, #24]
 800ede6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ede8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800edec:	895b      	ldrh	r3, [r3, #10]
 800edee:	4619      	mov	r1, r3
 800edf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800edf2:	440b      	add	r3, r1
 800edf4:	3b01      	subs	r3, #1
 800edf6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800edf8:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800edfc:	8949      	ldrh	r1, [r1, #10]
 800edfe:	fbb3 f3f1 	udiv	r3, r3, r1
 800ee02:	429a      	cmp	r2, r3
 800ee04:	d201      	bcs.n	800ee0a <find_volume+0x4f6>
		return FR_NO_FILESYSTEM;
 800ee06:	230d      	movs	r3, #13
 800ee08:	e0a9      	b.n	800ef5e <find_volume+0x64a>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800ee0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ee10:	461a      	mov	r2, r3
 800ee12:	f04f 33ff 	mov.w	r3, #4294967295
 800ee16:	6113      	str	r3, [r2, #16]
 800ee18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ee1e:	691b      	ldr	r3, [r3, #16]
 800ee20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ee22:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ee26:	60d3      	str	r3, [r2, #12]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 800ee28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ee2e:	2280      	movs	r2, #128	; 0x80
 800ee30:	715a      	strb	r2, [r3, #5]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 800ee32:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ee36:	2b03      	cmp	r3, #3
 800ee38:	d17a      	bne.n	800ef30 <find_volume+0x61c>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800ee3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee3c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800ee40:	021b      	lsls	r3, r3, #8
 800ee42:	b21a      	sxth	r2, r3
 800ee44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee46:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ee4a:	b21b      	sxth	r3, r3
 800ee4c:	4313      	orrs	r3, r2
 800ee4e:	b21b      	sxth	r3, r3
 800ee50:	2b01      	cmp	r3, #1
 800ee52:	d16d      	bne.n	800ef30 <find_volume+0x61c>
		&& move_window(fs, bsect + 1) == FR_OK)
 800ee54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ee56:	3301      	adds	r3, #1
 800ee58:	4619      	mov	r1, r3
 800ee5a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ee5c:	f7fd ff84 	bl	800cd68 <move_window>
 800ee60:	4603      	mov	r3, r0
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d164      	bne.n	800ef30 <find_volume+0x61c>
	{
		fs->fsi_flag = 0;
 800ee66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ee6c:	2200      	movs	r2, #0
 800ee6e:	715a      	strb	r2, [r3, #5]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ee70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee72:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 800ee76:	021b      	lsls	r3, r3, #8
 800ee78:	b21a      	sxth	r2, r3
 800ee7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee7c:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800ee80:	b21b      	sxth	r3, r3
 800ee82:	4313      	orrs	r3, r2
 800ee84:	b21b      	sxth	r3, r3
 800ee86:	4a38      	ldr	r2, [pc, #224]	; (800ef68 <find_volume+0x654>)
 800ee88:	4293      	cmp	r3, r2
 800ee8a:	d151      	bne.n	800ef30 <find_volume+0x61c>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800ee8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee8e:	78db      	ldrb	r3, [r3, #3]
 800ee90:	061a      	lsls	r2, r3, #24
 800ee92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee94:	789b      	ldrb	r3, [r3, #2]
 800ee96:	041b      	lsls	r3, r3, #16
 800ee98:	4313      	orrs	r3, r2
 800ee9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ee9c:	7852      	ldrb	r2, [r2, #1]
 800ee9e:	0212      	lsls	r2, r2, #8
 800eea0:	4313      	orrs	r3, r2
 800eea2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eea4:	7812      	ldrb	r2, [r2, #0]
 800eea6:	4313      	orrs	r3, r2
 800eea8:	4a30      	ldr	r2, [pc, #192]	; (800ef6c <find_volume+0x658>)
 800eeaa:	4293      	cmp	r3, r2
 800eeac:	d140      	bne.n	800ef30 <find_volume+0x61c>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800eeae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eeb0:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 800eeb4:	061a      	lsls	r2, r3, #24
 800eeb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eeb8:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 800eebc:	041b      	lsls	r3, r3, #16
 800eebe:	4313      	orrs	r3, r2
 800eec0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eec2:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 800eec6:	0212      	lsls	r2, r2, #8
 800eec8:	4313      	orrs	r3, r2
 800eeca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eecc:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 800eed0:	4313      	orrs	r3, r2
 800eed2:	4a27      	ldr	r2, [pc, #156]	; (800ef70 <find_volume+0x65c>)
 800eed4:	4293      	cmp	r3, r2
 800eed6:	d12b      	bne.n	800ef30 <find_volume+0x61c>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 800eed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eeda:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 800eede:	061a      	lsls	r2, r3, #24
 800eee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eee2:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 800eee6:	041b      	lsls	r3, r3, #16
 800eee8:	4313      	orrs	r3, r2
 800eeea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eeec:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 800eef0:	0212      	lsls	r2, r2, #8
 800eef2:	4313      	orrs	r3, r2
 800eef4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eef6:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 800eefa:	4313      	orrs	r3, r2
 800eefc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eefe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ef02:	6113      	str	r3, [r2, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800ef04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef06:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 800ef0a:	061a      	lsls	r2, r3, #24
 800ef0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef0e:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 800ef12:	041b      	lsls	r3, r3, #16
 800ef14:	4313      	orrs	r3, r2
 800ef16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ef18:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 800ef1c:	0212      	lsls	r2, r2, #8
 800ef1e:	4313      	orrs	r3, r2
 800ef20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ef22:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 800ef26:	4313      	orrs	r3, r2
 800ef28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ef2a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ef2e:	60d3      	str	r3, [r2, #12]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 800ef30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ef36:	461a      	mov	r2, r3
 800ef38:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ef3c:	7013      	strb	r3, [r2, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 800ef3e:	4b0d      	ldr	r3, [pc, #52]	; (800ef74 <find_volume+0x660>)
 800ef40:	881b      	ldrh	r3, [r3, #0]
 800ef42:	3301      	adds	r3, #1
 800ef44:	b29a      	uxth	r2, r3
 800ef46:	4b0b      	ldr	r3, [pc, #44]	; (800ef74 <find_volume+0x660>)
 800ef48:	801a      	strh	r2, [r3, #0]
 800ef4a:	4b0a      	ldr	r3, [pc, #40]	; (800ef74 <find_volume+0x660>)
 800ef4c:	881a      	ldrh	r2, [r3, #0]
 800ef4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ef54:	80da      	strh	r2, [r3, #6]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 800ef56:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ef58:	f7fd fe8a 	bl	800cc70 <clear_lock>
#endif

	return FR_OK;
 800ef5c:	2300      	movs	r3, #0
}
 800ef5e:	4618      	mov	r0, r3
 800ef60:	3758      	adds	r7, #88	; 0x58
 800ef62:	46bd      	mov	sp, r7
 800ef64:	bd80      	pop	{r7, pc}
 800ef66:	bf00      	nop
 800ef68:	ffffaa55 	.word	0xffffaa55
 800ef6c:	41615252 	.word	0x41615252
 800ef70:	61417272 	.word	0x61417272
 800ef74:	20002fec 	.word	0x20002fec

0800ef78 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b084      	sub	sp, #16
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d02a      	beq.n	800efe0 <validate+0x68>
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d024      	beq.n	800efe0 <validate+0x68>
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800efa2:	781b      	ldrb	r3, [r3, #0]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d01b      	beq.n	800efe0 <validate+0x68>
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800efb4:	88da      	ldrh	r2, [r3, #6]
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800efbc:	889b      	ldrh	r3, [r3, #4]
 800efbe:	429a      	cmp	r2, r3
 800efc0:	d10e      	bne.n	800efe0 <validate+0x68>
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800efce:	785b      	ldrb	r3, [r3, #1]
 800efd0:	4618      	mov	r0, r3
 800efd2:	f7fd fb9d 	bl	800c710 <disk_status>
 800efd6:	4603      	mov	r3, r0
 800efd8:	f003 0301 	and.w	r3, r3, #1
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d001      	beq.n	800efe4 <validate+0x6c>
		return FR_INVALID_OBJECT;
 800efe0:	2309      	movs	r3, #9
 800efe2:	e000      	b.n	800efe6 <validate+0x6e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 800efe4:	2300      	movs	r3, #0
}
 800efe6:	4618      	mov	r0, r3
 800efe8:	3710      	adds	r7, #16
 800efea:	46bd      	mov	sp, r7
 800efec:	bd80      	pop	{r7, pc}
	...

0800eff0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800eff0:	b580      	push	{r7, lr}
 800eff2:	b088      	sub	sp, #32
 800eff4:	af00      	add	r7, sp, #0
 800eff6:	60f8      	str	r0, [r7, #12]
 800eff8:	60b9      	str	r1, [r7, #8]
 800effa:	4613      	mov	r3, r2
 800effc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800effe:	68bb      	ldr	r3, [r7, #8]
 800f000:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800f002:	f107 0310 	add.w	r3, r7, #16
 800f006:	4618      	mov	r0, r3
 800f008:	f7ff fbd2 	bl	800e7b0 <get_ldnumber>
 800f00c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800f00e:	69fb      	ldr	r3, [r7, #28]
 800f010:	2b00      	cmp	r3, #0
 800f012:	da01      	bge.n	800f018 <f_mount+0x28>
 800f014:	230b      	movs	r3, #11
 800f016:	e02f      	b.n	800f078 <f_mount+0x88>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800f018:	4a19      	ldr	r2, [pc, #100]	; (800f080 <f_mount+0x90>)
 800f01a:	69fb      	ldr	r3, [r7, #28]
 800f01c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f020:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800f022:	69bb      	ldr	r3, [r7, #24]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d007      	beq.n	800f038 <f_mount+0x48>
#if _FS_LOCK
		clear_lock(cfs);
 800f028:	69b8      	ldr	r0, [r7, #24]
 800f02a:	f7fd fe21 	bl	800cc70 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800f02e:	69bb      	ldr	r3, [r7, #24]
 800f030:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f034:	2200      	movs	r2, #0
 800f036:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d004      	beq.n	800f048 <f_mount+0x58>
		fs->fs_type = 0;				/* Clear new fs object */
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f044:	2200      	movs	r2, #0
 800f046:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800f048:	68fa      	ldr	r2, [r7, #12]
 800f04a:	490d      	ldr	r1, [pc, #52]	; (800f080 <f_mount+0x90>)
 800f04c:	69fb      	ldr	r3, [r7, #28]
 800f04e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	2b00      	cmp	r3, #0
 800f056:	d002      	beq.n	800f05e <f_mount+0x6e>
 800f058:	79fb      	ldrb	r3, [r7, #7]
 800f05a:	2b01      	cmp	r3, #1
 800f05c:	d001      	beq.n	800f062 <f_mount+0x72>
 800f05e:	2300      	movs	r3, #0
 800f060:	e00a      	b.n	800f078 <f_mount+0x88>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800f062:	f107 0108 	add.w	r1, r7, #8
 800f066:	f107 030c 	add.w	r3, r7, #12
 800f06a:	2200      	movs	r2, #0
 800f06c:	4618      	mov	r0, r3
 800f06e:	f7ff fc51 	bl	800e914 <find_volume>
 800f072:	4603      	mov	r3, r0
 800f074:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800f076:	7dfb      	ldrb	r3, [r7, #23]
}
 800f078:	4618      	mov	r0, r3
 800f07a:	3720      	adds	r7, #32
 800f07c:	46bd      	mov	sp, r7
 800f07e:	bd80      	pop	{r7, pc}
 800f080:	20002fe8 	.word	0x20002fe8

0800f084 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	f5ad 5d82 	sub.w	sp, sp, #4160	; 0x1040
 800f08a:	b086      	sub	sp, #24
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f092:	f843 0c4c 	str.w	r0, [r3, #-76]
 800f096:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f09a:	f843 1c50 	str.w	r1, [r3, #-80]
 800f09e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f0a2:	f803 2c51 	strb.w	r2, [r3, #-81]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800f0a6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f0aa:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d101      	bne.n	800f0b6 <f_open+0x32>
 800f0b2:	2309      	movs	r3, #9
 800f0b4:	e2f7      	b.n	800f6a6 <f_open+0x622>
	fp->fs = 0;			/* Clear file object */
 800f0b6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f0ba:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f0be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f0c2:	461a      	mov	r2, r3
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	6013      	str	r3, [r2, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800f0c8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f0cc:	461a      	mov	r2, r3
 800f0ce:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f0d2:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f0d6:	f003 031f 	and.w	r3, r3, #31
 800f0da:	f802 3c51 	strb.w	r3, [r2, #-81]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800f0de:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f0e2:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f0e6:	f023 0301 	bic.w	r3, r3, #1
 800f0ea:	b2da      	uxtb	r2, r3
 800f0ec:	f107 0118 	add.w	r1, r7, #24
 800f0f0:	3910      	subs	r1, #16
 800f0f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800f0f6:	3b18      	subs	r3, #24
 800f0f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	f7ff fc09 	bl	800e914 <find_volume>
 800f102:	4603      	mov	r3, r0
 800f104:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f108:	f102 0217 	add.w	r2, r2, #23
 800f10c:	7013      	strb	r3, [r2, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 800f10e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f112:	f103 0317 	add.w	r3, r3, #23
 800f116:	781b      	ldrb	r3, [r3, #0]
 800f118:	2b00      	cmp	r3, #0
 800f11a:	f040 82bf 	bne.w	800f69c <f_open+0x618>
		INIT_BUF(dj);
 800f11e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f122:	461a      	mov	r2, r3
 800f124:	f107 0318 	add.w	r3, r7, #24
 800f128:	3b04      	subs	r3, #4
 800f12a:	f8c2 3fe0 	str.w	r3, [r2, #4064]	; 0xfe0
 800f12e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f132:	461a      	mov	r2, r3
 800f134:	4bd4      	ldr	r3, [pc, #848]	; (800f488 <f_open+0x404>)
 800f136:	f8c2 3fe8 	str.w	r3, [r2, #4072]	; 0xfe8
		res = follow_path(&dj, path);	/* Follow the file path */
 800f13a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f13e:	f853 2c50 	ldr.w	r2, [r3, #-80]
 800f142:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800f146:	3b18      	subs	r3, #24
 800f148:	4611      	mov	r1, r2
 800f14a:	4618      	mov	r0, r3
 800f14c:	f7ff faba 	bl	800e6c4 <follow_path>
 800f150:	4603      	mov	r3, r0
 800f152:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f156:	f102 0217 	add.w	r2, r2, #23
 800f15a:	7013      	strb	r3, [r2, #0]
		dir = dj.dir;
 800f15c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f160:	f8d3 3fdc 	ldr.w	r3, [r3, #4060]	; 0xfdc
 800f164:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f168:	f102 0210 	add.w	r2, r2, #16
 800f16c:	6013      	str	r3, [r2, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800f16e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f172:	f103 0317 	add.w	r3, r3, #23
 800f176:	781b      	ldrb	r3, [r3, #0]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d126      	bne.n	800f1ca <f_open+0x146>
			if (!dir)	/* Default directory itself */
 800f17c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f180:	f103 0310 	add.w	r3, r3, #16
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d106      	bne.n	800f198 <f_open+0x114>
				res = FR_INVALID_NAME;
 800f18a:	2306      	movs	r3, #6
 800f18c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f190:	f102 0217 	add.w	r2, r2, #23
 800f194:	7013      	strb	r3, [r2, #0]
 800f196:	e018      	b.n	800f1ca <f_open+0x146>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f198:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f19c:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f1a0:	f023 0301 	bic.w	r3, r3, #1
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	bf14      	ite	ne
 800f1a8:	2301      	movne	r3, #1
 800f1aa:	2300      	moveq	r3, #0
 800f1ac:	b2db      	uxtb	r3, r3
 800f1ae:	461a      	mov	r2, r3
 800f1b0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800f1b4:	3b18      	subs	r3, #24
 800f1b6:	4611      	mov	r1, r2
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	f7fd fbc3 	bl	800c944 <chk_lock>
 800f1be:	4603      	mov	r3, r0
 800f1c0:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f1c4:	f102 0217 	add.w	r2, r2, #23
 800f1c8:	7013      	strb	r3, [r2, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800f1ca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f1ce:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f1d2:	f003 031c 	and.w	r3, r3, #28
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	f000 813c 	beq.w	800f454 <f_open+0x3d0>
			if (res != FR_OK) {					/* No file, create new */
 800f1dc:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f1e0:	f103 0317 	add.w	r3, r3, #23
 800f1e4:	781b      	ldrb	r3, [r3, #0]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d02e      	beq.n	800f248 <f_open+0x1c4>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800f1ea:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f1ee:	f103 0317 	add.w	r3, r3, #23
 800f1f2:	781b      	ldrb	r3, [r3, #0]
 800f1f4:	2b04      	cmp	r3, #4
 800f1f6:	d112      	bne.n	800f21e <f_open+0x19a>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f1f8:	f7fd fc14 	bl	800ca24 <enq_lock>
 800f1fc:	4603      	mov	r3, r0
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d007      	beq.n	800f212 <f_open+0x18e>
 800f202:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800f206:	3b18      	subs	r3, #24
 800f208:	4618      	mov	r0, r3
 800f20a:	f7fe ff79 	bl	800e100 <dir_register>
 800f20e:	4603      	mov	r3, r0
 800f210:	e000      	b.n	800f214 <f_open+0x190>
 800f212:	2312      	movs	r3, #18
 800f214:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f218:	f102 0217 	add.w	r2, r2, #23
 800f21c:	7013      	strb	r3, [r2, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800f21e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f222:	461a      	mov	r2, r3
 800f224:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f228:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f22c:	f043 0308 	orr.w	r3, r3, #8
 800f230:	f802 3c51 	strb.w	r3, [r2, #-81]
				dir = dj.dir;					/* New entry */
 800f234:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f238:	f8d3 3fdc 	ldr.w	r3, [r3, #4060]	; 0xfdc
 800f23c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f240:	f102 0210 	add.w	r2, r2, #16
 800f244:	6013      	str	r3, [r2, #0]
 800f246:	e01f      	b.n	800f288 <f_open+0x204>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800f248:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f24c:	f103 0310 	add.w	r3, r3, #16
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	330b      	adds	r3, #11
 800f254:	781b      	ldrb	r3, [r3, #0]
 800f256:	f003 0311 	and.w	r3, r3, #17
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d006      	beq.n	800f26c <f_open+0x1e8>
					res = FR_DENIED;
 800f25e:	2307      	movs	r3, #7
 800f260:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f264:	f102 0217 	add.w	r2, r2, #23
 800f268:	7013      	strb	r3, [r2, #0]
 800f26a:	e00d      	b.n	800f288 <f_open+0x204>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800f26c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f270:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f274:	f003 0304 	and.w	r3, r3, #4
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d005      	beq.n	800f288 <f_open+0x204>
						res = FR_EXIST;
 800f27c:	2308      	movs	r3, #8
 800f27e:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f282:	f102 0217 	add.w	r2, r2, #23
 800f286:	7013      	strb	r3, [r2, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f288:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f28c:	f103 0317 	add.w	r3, r3, #23
 800f290:	781b      	ldrb	r3, [r3, #0]
 800f292:	2b00      	cmp	r3, #0
 800f294:	f040 8113 	bne.w	800f4be <f_open+0x43a>
 800f298:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f29c:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f2a0:	f003 0308 	and.w	r3, r3, #8
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	f000 810a 	beq.w	800f4be <f_open+0x43a>
				dw = GET_FATTIME();				/* Created time */
 800f2aa:	f7fd f9cf 	bl	800c64c <get_fattime>
 800f2ae:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f2b2:	f103 030c 	add.w	r3, r3, #12
 800f2b6:	6018      	str	r0, [r3, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 800f2b8:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f2bc:	f103 0310 	add.w	r3, r3, #16
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	330e      	adds	r3, #14
 800f2c4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f2c8:	f102 020c 	add.w	r2, r2, #12
 800f2cc:	6812      	ldr	r2, [r2, #0]
 800f2ce:	b2d2      	uxtb	r2, r2
 800f2d0:	701a      	strb	r2, [r3, #0]
 800f2d2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f2d6:	f103 030c 	add.w	r3, r3, #12
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	b29b      	uxth	r3, r3
 800f2de:	0a1b      	lsrs	r3, r3, #8
 800f2e0:	b29a      	uxth	r2, r3
 800f2e2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f2e6:	f103 0310 	add.w	r3, r3, #16
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	330f      	adds	r3, #15
 800f2ee:	b2d2      	uxtb	r2, r2
 800f2f0:	701a      	strb	r2, [r3, #0]
 800f2f2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f2f6:	f103 030c 	add.w	r3, r3, #12
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	0c1a      	lsrs	r2, r3, #16
 800f2fe:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f302:	f103 0310 	add.w	r3, r3, #16
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	3310      	adds	r3, #16
 800f30a:	b2d2      	uxtb	r2, r2
 800f30c:	701a      	strb	r2, [r3, #0]
 800f30e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f312:	f103 030c 	add.w	r3, r3, #12
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	0e1a      	lsrs	r2, r3, #24
 800f31a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f31e:	f103 0310 	add.w	r3, r3, #16
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	3311      	adds	r3, #17
 800f326:	b2d2      	uxtb	r2, r2
 800f328:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800f32a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f32e:	f103 0310 	add.w	r3, r3, #16
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	330b      	adds	r3, #11
 800f336:	2200      	movs	r2, #0
 800f338:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800f33a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f33e:	f103 0310 	add.w	r3, r3, #16
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	331c      	adds	r3, #28
 800f346:	2200      	movs	r2, #0
 800f348:	701a      	strb	r2, [r3, #0]
 800f34a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f34e:	f103 0310 	add.w	r3, r3, #16
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	331d      	adds	r3, #29
 800f356:	2200      	movs	r2, #0
 800f358:	701a      	strb	r2, [r3, #0]
 800f35a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f35e:	f103 0310 	add.w	r3, r3, #16
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	331e      	adds	r3, #30
 800f366:	2200      	movs	r2, #0
 800f368:	701a      	strb	r2, [r3, #0]
 800f36a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f36e:	f103 0310 	add.w	r3, r3, #16
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	331f      	adds	r3, #31
 800f376:	2200      	movs	r2, #0
 800f378:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800f37a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f37e:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 800f382:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f386:	f102 0210 	add.w	r2, r2, #16
 800f38a:	6811      	ldr	r1, [r2, #0]
 800f38c:	4618      	mov	r0, r3
 800f38e:	f7fe fc00 	bl	800db92 <ld_clust>
 800f392:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f396:	f103 0308 	add.w	r3, r3, #8
 800f39a:	6018      	str	r0, [r3, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 800f39c:	2100      	movs	r1, #0
 800f39e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f3a2:	f103 0310 	add.w	r3, r3, #16
 800f3a6:	6818      	ldr	r0, [r3, #0]
 800f3a8:	f7fe fc22 	bl	800dbf0 <st_clust>
				dj.fs->wflag = 1;
 800f3ac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f3b0:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 800f3b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f3b8:	2201      	movs	r2, #1
 800f3ba:	711a      	strb	r2, [r3, #4]
				if (cl) {						/* Remove the cluster chain if exist */
 800f3bc:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f3c0:	f103 0308 	add.w	r3, r3, #8
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d079      	beq.n	800f4be <f_open+0x43a>
					dw = dj.fs->winsect;
 800f3ca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f3ce:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 800f3d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f3d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f3d8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f3dc:	f102 020c 	add.w	r2, r2, #12
 800f3e0:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 800f3e2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f3e6:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 800f3ea:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f3ee:	f102 0208 	add.w	r2, r2, #8
 800f3f2:	6811      	ldr	r1, [r2, #0]
 800f3f4:	4618      	mov	r0, r3
 800f3f6:	f7fe f81c 	bl	800d432 <remove_chain>
 800f3fa:	4603      	mov	r3, r0
 800f3fc:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f400:	f102 0217 	add.w	r2, r2, #23
 800f404:	7013      	strb	r3, [r2, #0]
					if (res == FR_OK) {
 800f406:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f40a:	f103 0317 	add.w	r3, r3, #23
 800f40e:	781b      	ldrb	r3, [r3, #0]
 800f410:	2b00      	cmp	r3, #0
 800f412:	d154      	bne.n	800f4be <f_open+0x43a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800f414:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f418:	f8d3 2fc8 	ldr.w	r2, [r3, #4040]	; 0xfc8
 800f41c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f420:	f103 0308 	add.w	r3, r3, #8
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	3b01      	subs	r3, #1
 800f428:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f42c:	60d3      	str	r3, [r2, #12]
						res = move_window(dj.fs, dw);
 800f42e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f432:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 800f436:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f43a:	f102 020c 	add.w	r2, r2, #12
 800f43e:	6811      	ldr	r1, [r2, #0]
 800f440:	4618      	mov	r0, r3
 800f442:	f7fd fc91 	bl	800cd68 <move_window>
 800f446:	4603      	mov	r3, r0
 800f448:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f44c:	f102 0217 	add.w	r2, r2, #23
 800f450:	7013      	strb	r3, [r2, #0]
 800f452:	e034      	b.n	800f4be <f_open+0x43a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 800f454:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f458:	f103 0317 	add.w	r3, r3, #23
 800f45c:	781b      	ldrb	r3, [r3, #0]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d12d      	bne.n	800f4be <f_open+0x43a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 800f462:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f466:	f103 0310 	add.w	r3, r3, #16
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	330b      	adds	r3, #11
 800f46e:	781b      	ldrb	r3, [r3, #0]
 800f470:	f003 0310 	and.w	r3, r3, #16
 800f474:	2b00      	cmp	r3, #0
 800f476:	d009      	beq.n	800f48c <f_open+0x408>
					res = FR_NO_FILE;
 800f478:	2304      	movs	r3, #4
 800f47a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f47e:	f102 0217 	add.w	r2, r2, #23
 800f482:	7013      	strb	r3, [r2, #0]
 800f484:	e01b      	b.n	800f4be <f_open+0x43a>
 800f486:	bf00      	nop
 800f488:	20003008 	.word	0x20003008
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800f48c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f490:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f494:	f003 0302 	and.w	r3, r3, #2
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d010      	beq.n	800f4be <f_open+0x43a>
 800f49c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f4a0:	f103 0310 	add.w	r3, r3, #16
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	330b      	adds	r3, #11
 800f4a8:	781b      	ldrb	r3, [r3, #0]
 800f4aa:	f003 0301 	and.w	r3, r3, #1
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d005      	beq.n	800f4be <f_open+0x43a>
						res = FR_DENIED;
 800f4b2:	2307      	movs	r3, #7
 800f4b4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f4b8:	f102 0217 	add.w	r2, r2, #23
 800f4bc:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if (res == FR_OK) {
 800f4be:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f4c2:	f103 0317 	add.w	r3, r3, #23
 800f4c6:	781b      	ldrb	r3, [r3, #0]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d157      	bne.n	800f57c <f_open+0x4f8>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f4cc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f4d0:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f4d4:	f003 0308 	and.w	r3, r3, #8
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d00a      	beq.n	800f4f2 <f_open+0x46e>
				mode |= FA__WRITTEN;
 800f4dc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f4e0:	461a      	mov	r2, r3
 800f4e2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f4e6:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f4ea:	f043 0320 	orr.w	r3, r3, #32
 800f4ee:	f802 3c51 	strb.w	r3, [r2, #-81]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800f4f2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f4f6:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 800f4fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f4fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f500:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800f504:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800f508:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f50c:	61d3      	str	r3, [r2, #28]
			fp->dir_ptr = dir;
 800f50e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f512:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f516:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f51a:	461a      	mov	r2, r3
 800f51c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f520:	f103 0310 	add.w	r3, r3, #16
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	6213      	str	r3, [r2, #32]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f528:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f52c:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f530:	f023 0301 	bic.w	r3, r3, #1
 800f534:	2b00      	cmp	r3, #0
 800f536:	bf14      	ite	ne
 800f538:	2301      	movne	r3, #1
 800f53a:	2300      	moveq	r3, #0
 800f53c:	b2db      	uxtb	r3, r3
 800f53e:	461a      	mov	r2, r3
 800f540:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800f544:	3b18      	subs	r3, #24
 800f546:	4611      	mov	r1, r2
 800f548:	4618      	mov	r0, r3
 800f54a:	f7fd fa8f 	bl	800ca6c <inc_lock>
 800f54e:	4602      	mov	r2, r0
 800f550:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f554:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f558:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f55c:	629a      	str	r2, [r3, #40]	; 0x28
			if (!fp->lockid) res = FR_INT_ERR;
 800f55e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f562:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f566:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f56a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d105      	bne.n	800f57c <f_open+0x4f8>
 800f570:	2302      	movs	r3, #2
 800f572:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f576:	f102 0217 	add.w	r2, r2, #23
 800f57a:	7013      	strb	r3, [r2, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800f57c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f580:	f103 0317 	add.w	r3, r3, #23
 800f584:	781b      	ldrb	r3, [r3, #0]
 800f586:	2b00      	cmp	r3, #0
 800f588:	f040 8088 	bne.w	800f69c <f_open+0x618>
			fp->flag = mode;					/* File access mode */
 800f58c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f590:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f594:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f598:	461a      	mov	r2, r3
 800f59a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f59e:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 800f5a2:	7193      	strb	r3, [r2, #6]
			fp->err = 0;						/* Clear error flag */
 800f5a4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f5a8:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f5ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	71da      	strb	r2, [r3, #7]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800f5b4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f5b8:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 800f5bc:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f5c0:	f102 0210 	add.w	r2, r2, #16
 800f5c4:	6811      	ldr	r1, [r2, #0]
 800f5c6:	4618      	mov	r0, r3
 800f5c8:	f7fe fae3 	bl	800db92 <ld_clust>
 800f5cc:	4602      	mov	r2, r0
 800f5ce:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f5d2:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f5d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f5da:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800f5dc:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f5e0:	f103 0310 	add.w	r3, r3, #16
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	331f      	adds	r3, #31
 800f5e8:	781b      	ldrb	r3, [r3, #0]
 800f5ea:	061a      	lsls	r2, r3, #24
 800f5ec:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f5f0:	f103 0310 	add.w	r3, r3, #16
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	331e      	adds	r3, #30
 800f5f8:	781b      	ldrb	r3, [r3, #0]
 800f5fa:	041b      	lsls	r3, r3, #16
 800f5fc:	4313      	orrs	r3, r2
 800f5fe:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f602:	f102 0210 	add.w	r2, r2, #16
 800f606:	6812      	ldr	r2, [r2, #0]
 800f608:	321d      	adds	r2, #29
 800f60a:	7812      	ldrb	r2, [r2, #0]
 800f60c:	0212      	lsls	r2, r2, #8
 800f60e:	4313      	orrs	r3, r2
 800f610:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800f614:	f102 0210 	add.w	r2, r2, #16
 800f618:	6812      	ldr	r2, [r2, #0]
 800f61a:	321c      	adds	r2, #28
 800f61c:	7812      	ldrb	r2, [r2, #0]
 800f61e:	4313      	orrs	r3, r2
 800f620:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800f624:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800f628:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f62c:	60d3      	str	r3, [r2, #12]
			fp->fptr = 0;						/* File pointer */
 800f62e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f632:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f636:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f63a:	461a      	mov	r2, r3
 800f63c:	2300      	movs	r3, #0
 800f63e:	6093      	str	r3, [r2, #8]
			fp->dsect = 0;
 800f640:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f644:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f648:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f64c:	461a      	mov	r2, r3
 800f64e:	2300      	movs	r3, #0
 800f650:	6193      	str	r3, [r2, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800f652:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f656:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f65a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f65e:	461a      	mov	r2, r3
 800f660:	2300      	movs	r3, #0
 800f662:	6253      	str	r3, [r2, #36]	; 0x24
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800f664:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f668:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 800f66c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800f670:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800f674:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f678:	6013      	str	r3, [r2, #0]
			fp->id = fp->fs->id;
 800f67a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f67e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f682:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f68c:	88da      	ldrh	r2, [r3, #6]
 800f68e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800f692:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800f696:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f69a:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 800f69c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800f6a0:	f103 0317 	add.w	r3, r3, #23
 800f6a4:	781b      	ldrb	r3, [r3, #0]
}
 800f6a6:	4618      	mov	r0, r3
 800f6a8:	f507 5782 	add.w	r7, r7, #4160	; 0x1040
 800f6ac:	3718      	adds	r7, #24
 800f6ae:	46bd      	mov	sp, r7
 800f6b0:	bd80      	pop	{r7, pc}
 800f6b2:	bf00      	nop

0800f6b4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800f6b4:	b580      	push	{r7, lr}
 800f6b6:	b08a      	sub	sp, #40	; 0x28
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	60f8      	str	r0, [r7, #12]
 800f6bc:	60b9      	str	r1, [r7, #8]
 800f6be:	607a      	str	r2, [r7, #4]
 800f6c0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 800f6c2:	68bb      	ldr	r3, [r7, #8]
 800f6c4:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	2200      	movs	r2, #0
 800f6ca:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 800f6cc:	68f8      	ldr	r0, [r7, #12]
 800f6ce:	f7ff fc53 	bl	800ef78 <validate>
 800f6d2:	4603      	mov	r3, r0
 800f6d4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800f6d6:	7dfb      	ldrb	r3, [r7, #23]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d001      	beq.n	800f6e0 <f_write+0x2c>
 800f6dc:	7dfb      	ldrb	r3, [r7, #23]
 800f6de:	e21e      	b.n	800fb1e <f_write+0x46a>
	if (fp->err)							/* Check error */
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f6e6:	79db      	ldrb	r3, [r3, #7]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d004      	beq.n	800f6f6 <f_write+0x42>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f6f2:	79db      	ldrb	r3, [r3, #7]
 800f6f4:	e213      	b.n	800fb1e <f_write+0x46a>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f6fc:	799b      	ldrb	r3, [r3, #6]
 800f6fe:	f003 0302 	and.w	r3, r3, #2
 800f702:	2b00      	cmp	r3, #0
 800f704:	d101      	bne.n	800f70a <f_write+0x56>
		LEAVE_FF(fp->fs, FR_DENIED);
 800f706:	2307      	movs	r3, #7
 800f708:	e209      	b.n	800fb1e <f_write+0x46a>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f710:	689a      	ldr	r2, [r3, #8]
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	441a      	add	r2, r3
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f71c:	689b      	ldr	r3, [r3, #8]
 800f71e:	429a      	cmp	r2, r3
 800f720:	f080 81d9 	bcs.w	800fad6 <f_write+0x422>
 800f724:	2300      	movs	r3, #0
 800f726:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800f728:	e1d5      	b.n	800fad6 <f_write+0x422>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f730:	689b      	ldr	r3, [r3, #8]
 800f732:	68fa      	ldr	r2, [r7, #12]
 800f734:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f738:	6812      	ldr	r2, [r2, #0]
 800f73a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f73e:	8952      	ldrh	r2, [r2, #10]
 800f740:	fbb3 f1f2 	udiv	r1, r3, r2
 800f744:	fb01 f202 	mul.w	r2, r1, r2
 800f748:	1a9b      	subs	r3, r3, r2
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	f040 8169 	bne.w	800fa22 <f_write+0x36e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f756:	689b      	ldr	r3, [r3, #8]
 800f758:	68fa      	ldr	r2, [r7, #12]
 800f75a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f75e:	6812      	ldr	r2, [r2, #0]
 800f760:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f764:	8952      	ldrh	r2, [r2, #10]
 800f766:	fbb3 f3f2 	udiv	r3, r3, r2
 800f76a:	b2da      	uxtb	r2, r3
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f778:	789b      	ldrb	r3, [r3, #2]
 800f77a:	3b01      	subs	r3, #1
 800f77c:	b2db      	uxtb	r3, r3
 800f77e:	4013      	ands	r3, r2
 800f780:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800f782:	7dbb      	ldrb	r3, [r7, #22]
 800f784:	2b00      	cmp	r3, #0
 800f786:	d15f      	bne.n	800f848 <f_write+0x194>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f78e:	689b      	ldr	r3, [r3, #8]
 800f790:	2b00      	cmp	r3, #0
 800f792:	d111      	bne.n	800f7b8 <f_write+0x104>
					clst = fp->sclust;		/* Follow from the origin */
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f79a:	691b      	ldr	r3, [r3, #16]
 800f79c:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800f79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d126      	bne.n	800f7f2 <f_write+0x13e>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	2100      	movs	r1, #0
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	f7fd fea0 	bl	800d4f4 <create_chain>
 800f7b4:	6278      	str	r0, [r7, #36]	; 0x24
 800f7b6:	e01c      	b.n	800f7f2 <f_write+0x13e>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f7be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d009      	beq.n	800f7d8 <f_write+0x124>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f7ca:	689b      	ldr	r3, [r3, #8]
 800f7cc:	4619      	mov	r1, r3
 800f7ce:	68f8      	ldr	r0, [r7, #12]
 800f7d0:	f7fd ff38 	bl	800d644 <clmt_clust>
 800f7d4:	6278      	str	r0, [r7, #36]	; 0x24
 800f7d6:	e00c      	b.n	800f7f2 <f_write+0x13e>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f7de:	681a      	ldr	r2, [r3, #0]
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f7e6:	695b      	ldr	r3, [r3, #20]
 800f7e8:	4619      	mov	r1, r3
 800f7ea:	4610      	mov	r0, r2
 800f7ec:	f7fd fe82 	bl	800d4f4 <create_chain>
 800f7f0:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f7f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	f000 8173 	beq.w	800fae0 <f_write+0x42c>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800f7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7fc:	2b01      	cmp	r3, #1
 800f7fe:	d106      	bne.n	800f80e <f_write+0x15a>
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f806:	2202      	movs	r2, #2
 800f808:	71da      	strb	r2, [r3, #7]
 800f80a:	2302      	movs	r3, #2
 800f80c:	e187      	b.n	800fb1e <f_write+0x46a>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800f80e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f810:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f814:	d106      	bne.n	800f824 <f_write+0x170>
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f81c:	2201      	movs	r2, #1
 800f81e:	71da      	strb	r2, [r3, #7]
 800f820:	2301      	movs	r3, #1
 800f822:	e17c      	b.n	800fb1e <f_write+0x46a>
				fp->clust = clst;			/* Update current cluster */
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f82a:	461a      	mov	r2, r3
 800f82c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f82e:	6153      	str	r3, [r2, #20]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f836:	691b      	ldr	r3, [r3, #16]
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d105      	bne.n	800f848 <f_write+0x194>
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f842:	461a      	mov	r2, r3
 800f844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f846:	6113      	str	r3, [r2, #16]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f84e:	799b      	ldrb	r3, [r3, #6]
 800f850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f854:	2b00      	cmp	r3, #0
 800f856:	d023      	beq.n	800f8a0 <f_write+0x1ec>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f864:	7858      	ldrb	r0, [r3, #1]
 800f866:	68f9      	ldr	r1, [r7, #12]
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f86e:	699a      	ldr	r2, [r3, #24]
 800f870:	2301      	movs	r3, #1
 800f872:	f7fc ffad 	bl	800c7d0 <disk_write>
 800f876:	4603      	mov	r3, r0
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d006      	beq.n	800f88a <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f882:	2201      	movs	r2, #1
 800f884:	71da      	strb	r2, [r3, #7]
 800f886:	2301      	movs	r3, #1
 800f888:	e149      	b.n	800fb1e <f_write+0x46a>
				fp->flag &= ~FA__DIRTY;
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f890:	799b      	ldrb	r3, [r3, #6]
 800f892:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f896:	b2da      	uxtb	r2, r3
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f89e:	719a      	strb	r2, [r3, #6]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f8a6:	681a      	ldr	r2, [r3, #0]
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f8ae:	695b      	ldr	r3, [r3, #20]
 800f8b0:	4619      	mov	r1, r3
 800f8b2:	4610      	mov	r0, r2
 800f8b4:	f7fd fb49 	bl	800cf4a <clust2sect>
 800f8b8:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800f8ba:	693b      	ldr	r3, [r7, #16]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d106      	bne.n	800f8ce <f_write+0x21a>
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f8c6:	2202      	movs	r2, #2
 800f8c8:	71da      	strb	r2, [r3, #7]
 800f8ca:	2302      	movs	r3, #2
 800f8cc:	e127      	b.n	800fb1e <f_write+0x46a>
			sect += csect;
 800f8ce:	7dbb      	ldrb	r3, [r7, #22]
 800f8d0:	693a      	ldr	r2, [r7, #16]
 800f8d2:	4413      	add	r3, r2
 800f8d4:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f8e2:	895b      	ldrh	r3, [r3, #10]
 800f8e4:	461a      	mov	r2, r3
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	fbb3 f3f2 	udiv	r3, r3, r2
 800f8ec:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800f8ee:	69fb      	ldr	r3, [r7, #28]
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d069      	beq.n	800f9c8 <f_write+0x314>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800f8f4:	7dba      	ldrb	r2, [r7, #22]
 800f8f6:	69fb      	ldr	r3, [r7, #28]
 800f8f8:	4413      	add	r3, r2
 800f8fa:	68fa      	ldr	r2, [r7, #12]
 800f8fc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f900:	6812      	ldr	r2, [r2, #0]
 800f902:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f906:	7892      	ldrb	r2, [r2, #2]
 800f908:	4293      	cmp	r3, r2
 800f90a:	d90a      	bls.n	800f922 <f_write+0x26e>
					cc = fp->fs->csize - csect;
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f918:	789b      	ldrb	r3, [r3, #2]
 800f91a:	461a      	mov	r2, r3
 800f91c:	7dbb      	ldrb	r3, [r7, #22]
 800f91e:	1ad3      	subs	r3, r2, r3
 800f920:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f92e:	7858      	ldrb	r0, [r3, #1]
 800f930:	69fb      	ldr	r3, [r7, #28]
 800f932:	693a      	ldr	r2, [r7, #16]
 800f934:	69b9      	ldr	r1, [r7, #24]
 800f936:	f7fc ff4b 	bl	800c7d0 <disk_write>
 800f93a:	4603      	mov	r3, r0
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d006      	beq.n	800f94e <f_write+0x29a>
					ABORT(fp->fs, FR_DISK_ERR);
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f946:	2201      	movs	r2, #1
 800f948:	71da      	strb	r2, [r3, #7]
 800f94a:	2301      	movs	r3, #1
 800f94c:	e0e7      	b.n	800fb1e <f_write+0x46a>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f954:	699a      	ldr	r2, [r3, #24]
 800f956:	693b      	ldr	r3, [r7, #16]
 800f958:	1ad3      	subs	r3, r2, r3
 800f95a:	69fa      	ldr	r2, [r7, #28]
 800f95c:	429a      	cmp	r2, r3
 800f95e:	d926      	bls.n	800f9ae <f_write+0x2fa>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800f960:	68f8      	ldr	r0, [r7, #12]
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f968:	699a      	ldr	r2, [r3, #24]
 800f96a:	693b      	ldr	r3, [r7, #16]
 800f96c:	1ad3      	subs	r3, r2, r3
 800f96e:	68fa      	ldr	r2, [r7, #12]
 800f970:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f974:	6812      	ldr	r2, [r2, #0]
 800f976:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800f97a:	8952      	ldrh	r2, [r2, #10]
 800f97c:	fb02 f303 	mul.w	r3, r2, r3
 800f980:	69ba      	ldr	r2, [r7, #24]
 800f982:	18d1      	adds	r1, r2, r3
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f990:	895b      	ldrh	r3, [r3, #10]
 800f992:	461a      	mov	r2, r3
 800f994:	f7fc ff5a 	bl	800c84c <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f99e:	799b      	ldrb	r3, [r3, #6]
 800f9a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f9a4:	b2da      	uxtb	r2, r3
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f9ac:	719a      	strb	r2, [r3, #6]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f9ba:	895b      	ldrh	r3, [r3, #10]
 800f9bc:	461a      	mov	r2, r3
 800f9be:	69fb      	ldr	r3, [r7, #28]
 800f9c0:	fb02 f303 	mul.w	r3, r2, r3
 800f9c4:	623b      	str	r3, [r7, #32]
				continue;
 800f9c6:	e06e      	b.n	800faa6 <f_write+0x3f2>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f9ce:	699b      	ldr	r3, [r3, #24]
 800f9d0:	693a      	ldr	r2, [r7, #16]
 800f9d2:	429a      	cmp	r2, r3
 800f9d4:	d01f      	beq.n	800fa16 <f_write+0x362>
				if (fp->fptr < fp->fsize &&
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f9dc:	689a      	ldr	r2, [r3, #8]
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f9e4:	68db      	ldr	r3, [r3, #12]
 800f9e6:	429a      	cmp	r2, r3
 800f9e8:	d215      	bcs.n	800fa16 <f_write+0x362>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f9f6:	7858      	ldrb	r0, [r3, #1]
 800f9f8:	68f9      	ldr	r1, [r7, #12]
 800f9fa:	2301      	movs	r3, #1
 800f9fc:	693a      	ldr	r2, [r7, #16]
 800f9fe:	f7fc fec7 	bl	800c790 <disk_read>
 800fa02:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d006      	beq.n	800fa16 <f_write+0x362>
						ABORT(fp->fs, FR_DISK_ERR);
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fa0e:	2201      	movs	r2, #1
 800fa10:	71da      	strb	r2, [r3, #7]
 800fa12:	2301      	movs	r3, #1
 800fa14:	e083      	b.n	800fb1e <f_write+0x46a>
			}
#endif
			fp->dsect = sect;
 800fa16:	68fb      	ldr	r3, [r7, #12]
 800fa18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fa1c:	461a      	mov	r2, r3
 800fa1e:	693b      	ldr	r3, [r7, #16]
 800fa20:	6193      	str	r3, [r2, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fa2e:	895b      	ldrh	r3, [r3, #10]
 800fa30:	4618      	mov	r0, r3
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fa38:	689b      	ldr	r3, [r3, #8]
 800fa3a:	68fa      	ldr	r2, [r7, #12]
 800fa3c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800fa40:	6812      	ldr	r2, [r2, #0]
 800fa42:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800fa46:	8952      	ldrh	r2, [r2, #10]
 800fa48:	fbb3 f1f2 	udiv	r1, r3, r2
 800fa4c:	fb01 f202 	mul.w	r2, r1, r2
 800fa50:	1a9b      	subs	r3, r3, r2
 800fa52:	1ac3      	subs	r3, r0, r3
 800fa54:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800fa56:	6a3a      	ldr	r2, [r7, #32]
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	429a      	cmp	r2, r3
 800fa5c:	d901      	bls.n	800fa62 <f_write+0x3ae>
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fa68:	689b      	ldr	r3, [r3, #8]
 800fa6a:	68fa      	ldr	r2, [r7, #12]
 800fa6c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800fa70:	6812      	ldr	r2, [r2, #0]
 800fa72:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800fa76:	8952      	ldrh	r2, [r2, #10]
 800fa78:	fbb3 f1f2 	udiv	r1, r3, r2
 800fa7c:	fb01 f202 	mul.w	r2, r1, r2
 800fa80:	1a9b      	subs	r3, r3, r2
 800fa82:	68fa      	ldr	r2, [r7, #12]
 800fa84:	4413      	add	r3, r2
 800fa86:	6a3a      	ldr	r2, [r7, #32]
 800fa88:	69b9      	ldr	r1, [r7, #24]
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	f7fc fede 	bl	800c84c <mem_cpy>
		fp->flag |= FA__DIRTY;
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fa96:	799b      	ldrb	r3, [r3, #6]
 800fa98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa9c:	b2da      	uxtb	r2, r3
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800faa4:	719a      	strb	r2, [r3, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800faa6:	69ba      	ldr	r2, [r7, #24]
 800faa8:	6a3b      	ldr	r3, [r7, #32]
 800faaa:	4413      	add	r3, r2
 800faac:	61bb      	str	r3, [r7, #24]
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fab4:	689a      	ldr	r2, [r3, #8]
 800fab6:	6a3b      	ldr	r3, [r7, #32]
 800fab8:	4413      	add	r3, r2
 800faba:	68fa      	ldr	r2, [r7, #12]
 800fabc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800fac0:	6093      	str	r3, [r2, #8]
 800fac2:	683b      	ldr	r3, [r7, #0]
 800fac4:	681a      	ldr	r2, [r3, #0]
 800fac6:	6a3b      	ldr	r3, [r7, #32]
 800fac8:	441a      	add	r2, r3
 800faca:	683b      	ldr	r3, [r7, #0]
 800facc:	601a      	str	r2, [r3, #0]
 800face:	687a      	ldr	r2, [r7, #4]
 800fad0:	6a3b      	ldr	r3, [r7, #32]
 800fad2:	1ad3      	subs	r3, r2, r3
 800fad4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	2b00      	cmp	r3, #0
 800fada:	f47f ae26 	bne.w	800f72a <f_write+0x76>
 800fade:	e000      	b.n	800fae2 <f_write+0x42e>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800fae0:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fae8:	689a      	ldr	r2, [r3, #8]
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800faf0:	68db      	ldr	r3, [r3, #12]
 800faf2:	429a      	cmp	r2, r3
 800faf4:	d907      	bls.n	800fb06 <f_write+0x452>
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fafc:	689b      	ldr	r3, [r3, #8]
 800fafe:	68fa      	ldr	r2, [r7, #12]
 800fb00:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800fb04:	60d3      	str	r3, [r2, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fb0c:	799b      	ldrb	r3, [r3, #6]
 800fb0e:	f043 0320 	orr.w	r3, r3, #32
 800fb12:	b2da      	uxtb	r2, r3
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fb1a:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 800fb1c:	2300      	movs	r3, #0
}
 800fb1e:	4618      	mov	r0, r3
 800fb20:	3728      	adds	r7, #40	; 0x28
 800fb22:	46bd      	mov	sp, r7
 800fb24:	bd80      	pop	{r7, pc}

0800fb26 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800fb26:	b580      	push	{r7, lr}
 800fb28:	b086      	sub	sp, #24
 800fb2a:	af00      	add	r7, sp, #0
 800fb2c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800fb2e:	6878      	ldr	r0, [r7, #4]
 800fb30:	f7ff fa22 	bl	800ef78 <validate>
 800fb34:	4603      	mov	r3, r0
 800fb36:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800fb38:	7dfb      	ldrb	r3, [r7, #23]
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	f040 80bc 	bne.w	800fcb8 <f_sync+0x192>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fb46:	799b      	ldrb	r3, [r3, #6]
 800fb48:	f003 0320 	and.w	r3, r3, #32
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	f000 80b3 	beq.w	800fcb8 <f_sync+0x192>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fb58:	799b      	ldrb	r3, [r3, #6]
 800fb5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d01e      	beq.n	800fba0 <f_sync+0x7a>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fb6e:	7858      	ldrb	r0, [r3, #1]
 800fb70:	6879      	ldr	r1, [r7, #4]
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fb78:	699a      	ldr	r2, [r3, #24]
 800fb7a:	2301      	movs	r3, #1
 800fb7c:	f7fc fe28 	bl	800c7d0 <disk_write>
 800fb80:	4603      	mov	r3, r0
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d001      	beq.n	800fb8a <f_sync+0x64>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800fb86:	2301      	movs	r3, #1
 800fb88:	e097      	b.n	800fcba <f_sync+0x194>
				fp->flag &= ~FA__DIRTY;
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fb90:	799b      	ldrb	r3, [r3, #6]
 800fb92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fb96:	b2da      	uxtb	r2, r3
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fb9e:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fba6:	681a      	ldr	r2, [r3, #0]
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fbae:	69db      	ldr	r3, [r3, #28]
 800fbb0:	4619      	mov	r1, r3
 800fbb2:	4610      	mov	r0, r2
 800fbb4:	f7fd f8d8 	bl	800cd68 <move_window>
 800fbb8:	4603      	mov	r3, r0
 800fbba:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 800fbbc:	7dfb      	ldrb	r3, [r7, #23]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d17a      	bne.n	800fcb8 <f_sync+0x192>
				dir = fp->dir_ptr;
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fbc8:	6a1b      	ldr	r3, [r3, #32]
 800fbca:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800fbcc:	693b      	ldr	r3, [r7, #16]
 800fbce:	330b      	adds	r3, #11
 800fbd0:	781a      	ldrb	r2, [r3, #0]
 800fbd2:	693b      	ldr	r3, [r7, #16]
 800fbd4:	330b      	adds	r3, #11
 800fbd6:	f042 0220 	orr.w	r2, r2, #32
 800fbda:	b2d2      	uxtb	r2, r2
 800fbdc:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fbe4:	68da      	ldr	r2, [r3, #12]
 800fbe6:	693b      	ldr	r3, [r7, #16]
 800fbe8:	331c      	adds	r3, #28
 800fbea:	b2d2      	uxtb	r2, r2
 800fbec:	701a      	strb	r2, [r3, #0]
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fbf4:	68db      	ldr	r3, [r3, #12]
 800fbf6:	b29b      	uxth	r3, r3
 800fbf8:	0a1b      	lsrs	r3, r3, #8
 800fbfa:	b29a      	uxth	r2, r3
 800fbfc:	693b      	ldr	r3, [r7, #16]
 800fbfe:	331d      	adds	r3, #29
 800fc00:	b2d2      	uxtb	r2, r2
 800fc02:	701a      	strb	r2, [r3, #0]
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fc0a:	68db      	ldr	r3, [r3, #12]
 800fc0c:	0c1a      	lsrs	r2, r3, #16
 800fc0e:	693b      	ldr	r3, [r7, #16]
 800fc10:	331e      	adds	r3, #30
 800fc12:	b2d2      	uxtb	r2, r2
 800fc14:	701a      	strb	r2, [r3, #0]
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fc1c:	68db      	ldr	r3, [r3, #12]
 800fc1e:	0e1a      	lsrs	r2, r3, #24
 800fc20:	693b      	ldr	r3, [r7, #16]
 800fc22:	331f      	adds	r3, #31
 800fc24:	b2d2      	uxtb	r2, r2
 800fc26:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fc2e:	691b      	ldr	r3, [r3, #16]
 800fc30:	4619      	mov	r1, r3
 800fc32:	6938      	ldr	r0, [r7, #16]
 800fc34:	f7fd ffdc 	bl	800dbf0 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800fc38:	f7fc fd08 	bl	800c64c <get_fattime>
 800fc3c:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 800fc3e:	693b      	ldr	r3, [r7, #16]
 800fc40:	3316      	adds	r3, #22
 800fc42:	68fa      	ldr	r2, [r7, #12]
 800fc44:	b2d2      	uxtb	r2, r2
 800fc46:	701a      	strb	r2, [r3, #0]
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	b29b      	uxth	r3, r3
 800fc4c:	0a1b      	lsrs	r3, r3, #8
 800fc4e:	b29a      	uxth	r2, r3
 800fc50:	693b      	ldr	r3, [r7, #16]
 800fc52:	3317      	adds	r3, #23
 800fc54:	b2d2      	uxtb	r2, r2
 800fc56:	701a      	strb	r2, [r3, #0]
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	0c1a      	lsrs	r2, r3, #16
 800fc5c:	693b      	ldr	r3, [r7, #16]
 800fc5e:	3318      	adds	r3, #24
 800fc60:	b2d2      	uxtb	r2, r2
 800fc62:	701a      	strb	r2, [r3, #0]
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	0e1a      	lsrs	r2, r3, #24
 800fc68:	693b      	ldr	r3, [r7, #16]
 800fc6a:	3319      	adds	r3, #25
 800fc6c:	b2d2      	uxtb	r2, r2
 800fc6e:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800fc70:	693b      	ldr	r3, [r7, #16]
 800fc72:	3312      	adds	r3, #18
 800fc74:	2200      	movs	r2, #0
 800fc76:	701a      	strb	r2, [r3, #0]
 800fc78:	693b      	ldr	r3, [r7, #16]
 800fc7a:	3313      	adds	r3, #19
 800fc7c:	2200      	movs	r2, #0
 800fc7e:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fc86:	799b      	ldrb	r3, [r3, #6]
 800fc88:	f023 0320 	bic.w	r3, r3, #32
 800fc8c:	b2da      	uxtb	r2, r3
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fc94:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fca2:	2201      	movs	r2, #1
 800fca4:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	4618      	mov	r0, r3
 800fcb0:	f7fd f88c 	bl	800cdcc <sync_fs>
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800fcb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800fcba:	4618      	mov	r0, r3
 800fcbc:	3718      	adds	r7, #24
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	bd80      	pop	{r7, pc}

0800fcc2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800fcc2:	b580      	push	{r7, lr}
 800fcc4:	b084      	sub	sp, #16
 800fcc6:	af00      	add	r7, sp, #0
 800fcc8:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800fcca:	6878      	ldr	r0, [r7, #4]
 800fccc:	f7ff ff2b 	bl	800fb26 <f_sync>
 800fcd0:	4603      	mov	r3, r0
 800fcd2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800fcd4:	7bfb      	ldrb	r3, [r7, #15]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d119      	bne.n	800fd0e <f_close+0x4c>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800fcda:	6878      	ldr	r0, [r7, #4]
 800fcdc:	f7ff f94c 	bl	800ef78 <validate>
 800fce0:	4603      	mov	r3, r0
 800fce2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800fce4:	7bfb      	ldrb	r3, [r7, #15]
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d111      	bne.n	800fd0e <f_close+0x4c>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fcf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	f7fc ff78 	bl	800cbe8 <dec_lock>
 800fcf8:	4603      	mov	r3, r0
 800fcfa:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800fcfc:	7bfb      	ldrb	r3, [r7, #15]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d105      	bne.n	800fd0e <f_close+0x4c>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fd08:	461a      	mov	r2, r3
 800fd0a:	2300      	movs	r3, #0
 800fd0c:	6013      	str	r3, [r2, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800fd0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd10:	4618      	mov	r0, r3
 800fd12:	3710      	adds	r7, #16
 800fd14:	46bd      	mov	sp, r7
 800fd16:	bd80      	pop	{r7, pc}

0800fd18 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 800fd18:	b580      	push	{r7, lr}
 800fd1a:	b090      	sub	sp, #64	; 0x40
 800fd1c:	af00      	add	r7, sp, #0
 800fd1e:	6078      	str	r0, [r7, #4]
 800fd20:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 800fd22:	6878      	ldr	r0, [r7, #4]
 800fd24:	f7ff f928 	bl	800ef78 <validate>
 800fd28:	4603      	mov	r3, r0
 800fd2a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800fd2e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d002      	beq.n	800fd3c <f_lseek+0x24>
 800fd36:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800fd3a:	e2da      	b.n	80102f2 <f_lseek+0x5da>
	if (fp->err)						/* Check error */
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fd42:	79db      	ldrb	r3, [r3, #7]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d004      	beq.n	800fd52 <f_lseek+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fd4e:	79db      	ldrb	r3, [r3, #7]
 800fd50:	e2cf      	b.n	80102f2 <f_lseek+0x5da>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fd58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	f000 8124 	beq.w	800ffa8 <f_lseek+0x290>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800fd60:	683b      	ldr	r3, [r7, #0]
 800fd62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd66:	d16c      	bne.n	800fe42 <f_lseek+0x12a>
			tbl = fp->cltbl;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fd6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd70:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800fd72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd74:	1d1a      	adds	r2, r3, #4
 800fd76:	627a      	str	r2, [r7, #36]	; 0x24
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	617b      	str	r3, [r7, #20]
 800fd7c:	2302      	movs	r3, #2
 800fd7e:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->sclust;			/* Top of the chain */
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fd86:	691b      	ldr	r3, [r3, #16]
 800fd88:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800fd8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d046      	beq.n	800fe1e <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800fd90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd92:	613b      	str	r3, [r7, #16]
 800fd94:	2300      	movs	r3, #0
 800fd96:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fd98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd9a:	3302      	adds	r3, #2
 800fd9c:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800fd9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fda0:	60fb      	str	r3, [r7, #12]
 800fda2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fda4:	3301      	adds	r3, #1
 800fda6:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(fp->fs, cl);
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fdb2:	4618      	mov	r0, r3
 800fdb4:	f7fd f8ee 	bl	800cf94 <get_fat>
 800fdb8:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 800fdba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdbc:	2b01      	cmp	r3, #1
 800fdbe:	d806      	bhi.n	800fdce <f_lseek+0xb6>
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fdc6:	2202      	movs	r2, #2
 800fdc8:	71da      	strb	r2, [r3, #7]
 800fdca:	2302      	movs	r3, #2
 800fdcc:	e291      	b.n	80102f2 <f_lseek+0x5da>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800fdce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdd4:	d106      	bne.n	800fde4 <f_lseek+0xcc>
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fddc:	2201      	movs	r2, #1
 800fdde:	71da      	strb	r2, [r3, #7]
 800fde0:	2301      	movs	r3, #1
 800fde2:	e286      	b.n	80102f2 <f_lseek+0x5da>
					} while (cl == pcl + 1);
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	3301      	adds	r3, #1
 800fde8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fdea:	429a      	cmp	r2, r3
 800fdec:	d0d7      	beq.n	800fd9e <f_lseek+0x86>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800fdee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fdf0:	697b      	ldr	r3, [r7, #20]
 800fdf2:	429a      	cmp	r2, r3
 800fdf4:	d809      	bhi.n	800fe0a <f_lseek+0xf2>
						*tbl++ = ncl; *tbl++ = tcl;
 800fdf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdf8:	1d1a      	adds	r2, r3, #4
 800fdfa:	627a      	str	r2, [r7, #36]	; 0x24
 800fdfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fdfe:	601a      	str	r2, [r3, #0]
 800fe00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe02:	1d1a      	adds	r2, r3, #4
 800fe04:	627a      	str	r2, [r7, #36]	; 0x24
 800fe06:	693a      	ldr	r2, [r7, #16]
 800fe08:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fe16:	695b      	ldr	r3, [r3, #20]
 800fe18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fe1a:	429a      	cmp	r2, r3
 800fe1c:	d3b8      	bcc.n	800fd90 <f_lseek+0x78>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fe24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fe28:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 800fe2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fe2c:	697b      	ldr	r3, [r7, #20]
 800fe2e:	429a      	cmp	r2, r3
 800fe30:	d803      	bhi.n	800fe3a <f_lseek+0x122>
				*tbl = 0;		/* Terminate table */
 800fe32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe34:	2200      	movs	r2, #0
 800fe36:	601a      	str	r2, [r3, #0]
 800fe38:	e259      	b.n	80102ee <f_lseek+0x5d6>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800fe3a:	2311      	movs	r3, #17
 800fe3c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800fe40:	e255      	b.n	80102ee <f_lseek+0x5d6>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fe48:	68db      	ldr	r3, [r3, #12]
 800fe4a:	683a      	ldr	r2, [r7, #0]
 800fe4c:	429a      	cmp	r2, r3
 800fe4e:	d904      	bls.n	800fe5a <f_lseek+0x142>
				ofs = fp->fsize;
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fe56:	68db      	ldr	r3, [r3, #12]
 800fe58:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fe60:	461a      	mov	r2, r3
 800fe62:	683b      	ldr	r3, [r7, #0]
 800fe64:	6093      	str	r3, [r2, #8]
			if (ofs) {
 800fe66:	683b      	ldr	r3, [r7, #0]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	f000 8240 	beq.w	80102ee <f_lseek+0x5d6>
				fp->clust = clmt_clust(fp, ofs - 1);
 800fe6e:	683b      	ldr	r3, [r7, #0]
 800fe70:	3b01      	subs	r3, #1
 800fe72:	4619      	mov	r1, r3
 800fe74:	6878      	ldr	r0, [r7, #4]
 800fe76:	f7fd fbe5 	bl	800d644 <clmt_clust>
 800fe7a:	4602      	mov	r2, r0
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fe82:	615a      	str	r2, [r3, #20]
				dsc = clust2sect(fp->fs, fp->clust);
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fe8a:	681a      	ldr	r2, [r3, #0]
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fe92:	695b      	ldr	r3, [r3, #20]
 800fe94:	4619      	mov	r1, r3
 800fe96:	4610      	mov	r0, r2
 800fe98:	f7fd f857 	bl	800cf4a <clust2sect>
 800fe9c:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 800fe9e:	69bb      	ldr	r3, [r7, #24]
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d106      	bne.n	800feb2 <f_lseek+0x19a>
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800feaa:	2202      	movs	r2, #2
 800feac:	71da      	strb	r2, [r3, #7]
 800feae:	2302      	movs	r3, #2
 800feb0:	e21f      	b.n	80102f2 <f_lseek+0x5da>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 800feb2:	683b      	ldr	r3, [r7, #0]
 800feb4:	3b01      	subs	r3, #1
 800feb6:	687a      	ldr	r2, [r7, #4]
 800feb8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800febc:	6812      	ldr	r2, [r2, #0]
 800febe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800fec2:	8952      	ldrh	r2, [r2, #10]
 800fec4:	fbb3 f3f2 	udiv	r3, r3, r2
 800fec8:	687a      	ldr	r2, [r7, #4]
 800feca:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800fece:	6812      	ldr	r2, [r2, #0]
 800fed0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800fed4:	7892      	ldrb	r2, [r2, #2]
 800fed6:	3a01      	subs	r2, #1
 800fed8:	4013      	ands	r3, r2
 800feda:	69ba      	ldr	r2, [r7, #24]
 800fedc:	4413      	add	r3, r2
 800fede:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fee6:	689b      	ldr	r3, [r3, #8]
 800fee8:	687a      	ldr	r2, [r7, #4]
 800feea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800feee:	6812      	ldr	r2, [r2, #0]
 800fef0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800fef4:	8952      	ldrh	r2, [r2, #10]
 800fef6:	fbb3 f1f2 	udiv	r1, r3, r2
 800fefa:	fb01 f202 	mul.w	r2, r1, r2
 800fefe:	1a9b      	subs	r3, r3, r2
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	f000 81f4 	beq.w	80102ee <f_lseek+0x5d6>
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ff0c:	699b      	ldr	r3, [r3, #24]
 800ff0e:	69ba      	ldr	r2, [r7, #24]
 800ff10:	429a      	cmp	r2, r3
 800ff12:	f000 81ec 	beq.w	80102ee <f_lseek+0x5d6>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ff1c:	799b      	ldrb	r3, [r3, #6]
 800ff1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d023      	beq.n	800ff6e <f_lseek+0x256>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ff32:	7858      	ldrb	r0, [r3, #1]
 800ff34:	6879      	ldr	r1, [r7, #4]
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ff3c:	699a      	ldr	r2, [r3, #24]
 800ff3e:	2301      	movs	r3, #1
 800ff40:	f7fc fc46 	bl	800c7d0 <disk_write>
 800ff44:	4603      	mov	r3, r0
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	d006      	beq.n	800ff58 <f_lseek+0x240>
							ABORT(fp->fs, FR_DISK_ERR);
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ff50:	2201      	movs	r2, #1
 800ff52:	71da      	strb	r2, [r3, #7]
 800ff54:	2301      	movs	r3, #1
 800ff56:	e1cc      	b.n	80102f2 <f_lseek+0x5da>
						fp->flag &= ~FA__DIRTY;
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ff5e:	799b      	ldrb	r3, [r3, #6]
 800ff60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ff64:	b2da      	uxtb	r2, r3
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ff6c:	719a      	strb	r2, [r3, #6]
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ff7a:	7858      	ldrb	r0, [r3, #1]
 800ff7c:	6879      	ldr	r1, [r7, #4]
 800ff7e:	2301      	movs	r3, #1
 800ff80:	69ba      	ldr	r2, [r7, #24]
 800ff82:	f7fc fc05 	bl	800c790 <disk_read>
 800ff86:	4603      	mov	r3, r0
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d006      	beq.n	800ff9a <f_lseek+0x282>
						ABORT(fp->fs, FR_DISK_ERR);
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ff92:	2201      	movs	r2, #1
 800ff94:	71da      	strb	r2, [r3, #7]
 800ff96:	2301      	movs	r3, #1
 800ff98:	e1ab      	b.n	80102f2 <f_lseek+0x5da>
#endif
					fp->dsect = dsc;
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ffa0:	461a      	mov	r2, r3
 800ffa2:	69bb      	ldr	r3, [r7, #24]
 800ffa4:	6193      	str	r3, [r2, #24]
 800ffa6:	e1a2      	b.n	80102ee <f_lseek+0x5d6>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ffae:	68db      	ldr	r3, [r3, #12]
 800ffb0:	683a      	ldr	r2, [r7, #0]
 800ffb2:	429a      	cmp	r2, r3
 800ffb4:	d90c      	bls.n	800ffd0 <f_lseek+0x2b8>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ffbc:	799b      	ldrb	r3, [r3, #6]
 800ffbe:	f003 0302 	and.w	r3, r3, #2
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d104      	bne.n	800ffd0 <f_lseek+0x2b8>
#endif
			) ofs = fp->fsize;
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ffcc:	68db      	ldr	r3, [r3, #12]
 800ffce:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ffd6:	689b      	ldr	r3, [r3, #8]
 800ffd8:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800ffda:	2300      	movs	r3, #0
 800ffdc:	637b      	str	r3, [r7, #52]	; 0x34
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ffe4:	461a      	mov	r2, r3
 800ffe6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ffe8:	6093      	str	r3, [r2, #8]
		if (ofs) {
 800ffea:	683b      	ldr	r3, [r7, #0]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	f000 8100 	beq.w	80101f2 <f_lseek+0x4da>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fffe:	789b      	ldrb	r3, [r3, #2]
 8010000:	461a      	mov	r2, r3
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801000e:	895b      	ldrh	r3, [r3, #10]
 8010010:	fb02 f303 	mul.w	r3, r2, r3
 8010014:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8010016:	6a3b      	ldr	r3, [r7, #32]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d021      	beq.n	8010060 <f_lseek+0x348>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 801001c:	683b      	ldr	r3, [r7, #0]
 801001e:	1e5a      	subs	r2, r3, #1
 8010020:	69fb      	ldr	r3, [r7, #28]
 8010022:	fbb2 f2f3 	udiv	r2, r2, r3
 8010026:	6a3b      	ldr	r3, [r7, #32]
 8010028:	1e59      	subs	r1, r3, #1
 801002a:	69fb      	ldr	r3, [r7, #28]
 801002c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8010030:	429a      	cmp	r2, r3
 8010032:	d315      	bcc.n	8010060 <f_lseek+0x348>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8010034:	6a3b      	ldr	r3, [r7, #32]
 8010036:	1e5a      	subs	r2, r3, #1
 8010038:	69fb      	ldr	r3, [r7, #28]
 801003a:	425b      	negs	r3, r3
 801003c:	4013      	ands	r3, r2
 801003e:	687a      	ldr	r2, [r7, #4]
 8010040:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8010044:	6093      	str	r3, [r2, #8]
				ofs -= fp->fptr;
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801004c:	689b      	ldr	r3, [r3, #8]
 801004e:	683a      	ldr	r2, [r7, #0]
 8010050:	1ad3      	subs	r3, r2, r3
 8010052:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801005a:	695b      	ldr	r3, [r3, #20]
 801005c:	63bb      	str	r3, [r7, #56]	; 0x38
 801005e:	e031      	b.n	80100c4 <f_lseek+0x3ac>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010066:	691b      	ldr	r3, [r3, #16]
 8010068:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801006a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801006c:	2b00      	cmp	r3, #0
 801006e:	d123      	bne.n	80100b8 <f_lseek+0x3a0>
					clst = create_chain(fp->fs, 0);
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	2100      	movs	r1, #0
 801007a:	4618      	mov	r0, r3
 801007c:	f7fd fa3a 	bl	800d4f4 <create_chain>
 8010080:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8010082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010084:	2b01      	cmp	r3, #1
 8010086:	d106      	bne.n	8010096 <f_lseek+0x37e>
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801008e:	2202      	movs	r2, #2
 8010090:	71da      	strb	r2, [r3, #7]
 8010092:	2302      	movs	r3, #2
 8010094:	e12d      	b.n	80102f2 <f_lseek+0x5da>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8010096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010098:	f1b3 3fff 	cmp.w	r3, #4294967295
 801009c:	d106      	bne.n	80100ac <f_lseek+0x394>
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80100a4:	2201      	movs	r2, #1
 80100a6:	71da      	strb	r2, [r3, #7]
 80100a8:	2301      	movs	r3, #1
 80100aa:	e122      	b.n	80102f2 <f_lseek+0x5da>
					fp->sclust = clst;
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80100b2:	461a      	mov	r2, r3
 80100b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100b6:	6113      	str	r3, [r2, #16]
				}
#endif
				fp->clust = clst;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80100be:	461a      	mov	r2, r3
 80100c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100c2:	6153      	str	r3, [r2, #20]
			}
			if (clst != 0) {
 80100c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	f000 8093 	beq.w	80101f2 <f_lseek+0x4da>
				while (ofs > bcs) {						/* Cluster following loop */
 80100cc:	e052      	b.n	8010174 <f_lseek+0x45c>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80100d4:	799b      	ldrb	r3, [r3, #6]
 80100d6:	f003 0302 	and.w	r3, r3, #2
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d00e      	beq.n	80100fc <f_lseek+0x3e4>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80100e8:	4618      	mov	r0, r3
 80100ea:	f7fd fa03 	bl	800d4f4 <create_chain>
 80100ee:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 80100f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d10b      	bne.n	801010e <f_lseek+0x3f6>
							ofs = bcs; break;
 80100f6:	69fb      	ldr	r3, [r7, #28]
 80100f8:	603b      	str	r3, [r7, #0]
 80100fa:	e03f      	b.n	801017c <f_lseek+0x464>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010106:	4618      	mov	r0, r3
 8010108:	f7fc ff44 	bl	800cf94 <get_fat>
 801010c:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 801010e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010114:	d106      	bne.n	8010124 <f_lseek+0x40c>
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801011c:	2201      	movs	r2, #1
 801011e:	71da      	strb	r2, [r3, #7]
 8010120:	2301      	movs	r3, #1
 8010122:	e0e6      	b.n	80102f2 <f_lseek+0x5da>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8010124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010126:	2b01      	cmp	r3, #1
 8010128:	d909      	bls.n	801013e <f_lseek+0x426>
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010136:	695b      	ldr	r3, [r3, #20]
 8010138:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801013a:	429a      	cmp	r2, r3
 801013c:	d306      	bcc.n	801014c <f_lseek+0x434>
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010144:	2202      	movs	r2, #2
 8010146:	71da      	strb	r2, [r3, #7]
 8010148:	2302      	movs	r3, #2
 801014a:	e0d2      	b.n	80102f2 <f_lseek+0x5da>
					fp->clust = clst;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010152:	461a      	mov	r2, r3
 8010154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010156:	6153      	str	r3, [r2, #20]
					fp->fptr += bcs;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801015e:	689a      	ldr	r2, [r3, #8]
 8010160:	69fb      	ldr	r3, [r7, #28]
 8010162:	4413      	add	r3, r2
 8010164:	687a      	ldr	r2, [r7, #4]
 8010166:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801016a:	6093      	str	r3, [r2, #8]
					ofs -= bcs;
 801016c:	683a      	ldr	r2, [r7, #0]
 801016e:	69fb      	ldr	r3, [r7, #28]
 8010170:	1ad3      	subs	r3, r2, r3
 8010172:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 8010174:	683a      	ldr	r2, [r7, #0]
 8010176:	69fb      	ldr	r3, [r7, #28]
 8010178:	429a      	cmp	r2, r3
 801017a:	d8a8      	bhi.n	80100ce <f_lseek+0x3b6>
				}
				fp->fptr += ofs;
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010182:	689a      	ldr	r2, [r3, #8]
 8010184:	683b      	ldr	r3, [r7, #0]
 8010186:	4413      	add	r3, r2
 8010188:	687a      	ldr	r2, [r7, #4]
 801018a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801018e:	6093      	str	r3, [r2, #8]
				if (ofs % SS(fp->fs)) {
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801019c:	895b      	ldrh	r3, [r3, #10]
 801019e:	461a      	mov	r2, r3
 80101a0:	683b      	ldr	r3, [r7, #0]
 80101a2:	fbb3 f1f2 	udiv	r1, r3, r2
 80101a6:	fb01 f202 	mul.w	r2, r1, r2
 80101aa:	1a9b      	subs	r3, r3, r2
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d020      	beq.n	80101f2 <f_lseek+0x4da>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80101b6:	681b      	ldr	r3, [r3, #0]
 80101b8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80101ba:	4618      	mov	r0, r3
 80101bc:	f7fc fec5 	bl	800cf4a <clust2sect>
 80101c0:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 80101c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d106      	bne.n	80101d6 <f_lseek+0x4be>
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80101ce:	2202      	movs	r2, #2
 80101d0:	71da      	strb	r2, [r3, #7]
 80101d2:	2302      	movs	r3, #2
 80101d4:	e08d      	b.n	80102f2 <f_lseek+0x5da>
					nsect += ofs / SS(fp->fs);
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80101e2:	895b      	ldrh	r3, [r3, #10]
 80101e4:	461a      	mov	r2, r3
 80101e6:	683b      	ldr	r3, [r7, #0]
 80101e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80101ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80101ee:	4413      	add	r3, r2
 80101f0:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80101f8:	689b      	ldr	r3, [r3, #8]
 80101fa:	687a      	ldr	r2, [r7, #4]
 80101fc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8010200:	6812      	ldr	r2, [r2, #0]
 8010202:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8010206:	8952      	ldrh	r2, [r2, #10]
 8010208:	fbb3 f1f2 	udiv	r1, r3, r2
 801020c:	fb01 f202 	mul.w	r2, r1, r2
 8010210:	1a9b      	subs	r3, r3, r2
 8010212:	2b00      	cmp	r3, #0
 8010214:	d04e      	beq.n	80102b4 <f_lseek+0x59c>
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801021c:	699b      	ldr	r3, [r3, #24]
 801021e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010220:	429a      	cmp	r2, r3
 8010222:	d047      	beq.n	80102b4 <f_lseek+0x59c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801022a:	799b      	ldrb	r3, [r3, #6]
 801022c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010230:	2b00      	cmp	r3, #0
 8010232:	d023      	beq.n	801027c <f_lseek+0x564>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010240:	7858      	ldrb	r0, [r3, #1]
 8010242:	6879      	ldr	r1, [r7, #4]
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801024a:	699a      	ldr	r2, [r3, #24]
 801024c:	2301      	movs	r3, #1
 801024e:	f7fc fabf 	bl	800c7d0 <disk_write>
 8010252:	4603      	mov	r3, r0
 8010254:	2b00      	cmp	r3, #0
 8010256:	d006      	beq.n	8010266 <f_lseek+0x54e>
					ABORT(fp->fs, FR_DISK_ERR);
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801025e:	2201      	movs	r2, #1
 8010260:	71da      	strb	r2, [r3, #7]
 8010262:	2301      	movs	r3, #1
 8010264:	e045      	b.n	80102f2 <f_lseek+0x5da>
				fp->flag &= ~FA__DIRTY;
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801026c:	799b      	ldrb	r3, [r3, #6]
 801026e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010272:	b2da      	uxtb	r2, r3
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801027a:	719a      	strb	r2, [r3, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010288:	7858      	ldrb	r0, [r3, #1]
 801028a:	6879      	ldr	r1, [r7, #4]
 801028c:	2301      	movs	r3, #1
 801028e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010290:	f7fc fa7e 	bl	800c790 <disk_read>
 8010294:	4603      	mov	r3, r0
 8010296:	2b00      	cmp	r3, #0
 8010298:	d006      	beq.n	80102a8 <f_lseek+0x590>
				ABORT(fp->fs, FR_DISK_ERR);
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80102a0:	2201      	movs	r2, #1
 80102a2:	71da      	strb	r2, [r3, #7]
 80102a4:	2301      	movs	r3, #1
 80102a6:	e024      	b.n	80102f2 <f_lseek+0x5da>
#endif
			fp->dsect = nsect;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80102ae:	461a      	mov	r2, r3
 80102b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80102b2:	6193      	str	r3, [r2, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80102ba:	689a      	ldr	r2, [r3, #8]
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80102c2:	68db      	ldr	r3, [r3, #12]
 80102c4:	429a      	cmp	r2, r3
 80102c6:	d912      	bls.n	80102ee <f_lseek+0x5d6>
			fp->fsize = fp->fptr;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80102ce:	689b      	ldr	r3, [r3, #8]
 80102d0:	687a      	ldr	r2, [r7, #4]
 80102d2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80102d6:	60d3      	str	r3, [r2, #12]
			fp->flag |= FA__WRITTEN;
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80102de:	799b      	ldrb	r3, [r3, #6]
 80102e0:	f043 0320 	orr.w	r3, r3, #32
 80102e4:	b2da      	uxtb	r2, r3
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80102ec:	719a      	strb	r2, [r3, #6]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 80102ee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80102f2:	4618      	mov	r0, r3
 80102f4:	3740      	adds	r7, #64	; 0x40
 80102f6:	46bd      	mov	sp, r7
 80102f8:	bd80      	pop	{r7, pc}

080102fa <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 80102fa:	b580      	push	{r7, lr}
 80102fc:	b084      	sub	sp, #16
 80102fe:	af00      	add	r7, sp, #0
 8010300:	6078      	str	r0, [r7, #4]
 8010302:	460b      	mov	r3, r1
 8010304:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 8010306:	78fb      	ldrb	r3, [r7, #3]
 8010308:	2b0a      	cmp	r3, #10
 801030a:	d103      	bne.n	8010314 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 801030c:	210d      	movs	r1, #13
 801030e:	6878      	ldr	r0, [r7, #4]
 8010310:	f7ff fff3 	bl	80102fa <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	685b      	ldr	r3, [r3, #4]
 8010318:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	2b00      	cmp	r3, #0
 801031e:	db25      	blt.n	801036c <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8010320:	68fb      	ldr	r3, [r7, #12]
 8010322:	1c5a      	adds	r2, r3, #1
 8010324:	60fa      	str	r2, [r7, #12]
 8010326:	687a      	ldr	r2, [r7, #4]
 8010328:	4413      	add	r3, r2
 801032a:	78fa      	ldrb	r2, [r7, #3]
 801032c:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	2b3c      	cmp	r3, #60	; 0x3c
 8010332:	dd12      	ble.n	801035a <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	6818      	ldr	r0, [r3, #0]
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	f103 010c 	add.w	r1, r3, #12
 801033e:	68fa      	ldr	r2, [r7, #12]
 8010340:	f107 0308 	add.w	r3, r7, #8
 8010344:	f7ff f9b6 	bl	800f6b4 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8010348:	68ba      	ldr	r2, [r7, #8]
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	429a      	cmp	r2, r3
 801034e:	d101      	bne.n	8010354 <putc_bfd+0x5a>
 8010350:	2300      	movs	r3, #0
 8010352:	e001      	b.n	8010358 <putc_bfd+0x5e>
 8010354:	f04f 33ff 	mov.w	r3, #4294967295
 8010358:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	68fa      	ldr	r2, [r7, #12]
 801035e:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	689b      	ldr	r3, [r3, #8]
 8010364:	1c5a      	adds	r2, r3, #1
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	609a      	str	r2, [r3, #8]
 801036a:	e000      	b.n	801036e <putc_bfd+0x74>
	if (i < 0) return;
 801036c:	bf00      	nop
}
 801036e:	3710      	adds	r7, #16
 8010370:	46bd      	mov	sp, r7
 8010372:	bd80      	pop	{r7, pc}

08010374 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8010374:	b590      	push	{r4, r7, lr}
 8010376:	b097      	sub	sp, #92	; 0x5c
 8010378:	af00      	add	r7, sp, #0
 801037a:	6078      	str	r0, [r7, #4]
 801037c:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 801037e:	683b      	ldr	r3, [r7, #0]
 8010380:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 8010382:	2300      	movs	r3, #0
 8010384:	613b      	str	r3, [r7, #16]
 8010386:	693b      	ldr	r3, [r7, #16]
 8010388:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 801038a:	e009      	b.n	80103a0 <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	1c5a      	adds	r2, r3, #1
 8010390:	607a      	str	r2, [r7, #4]
 8010392:	781a      	ldrb	r2, [r3, #0]
 8010394:	f107 030c 	add.w	r3, r7, #12
 8010398:	4611      	mov	r1, r2
 801039a:	4618      	mov	r0, r3
 801039c:	f7ff ffad 	bl	80102fa <putc_bfd>
	while (*str)			/* Put the string */
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	781b      	ldrb	r3, [r3, #0]
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d1f1      	bne.n	801038c <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 80103a8:	693b      	ldr	r3, [r7, #16]
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	db15      	blt.n	80103da <f_puts+0x66>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 80103ae:	68f8      	ldr	r0, [r7, #12]
 80103b0:	693b      	ldr	r3, [r7, #16]
 80103b2:	461c      	mov	r4, r3
 80103b4:	f107 0208 	add.w	r2, r7, #8
 80103b8:	f107 030c 	add.w	r3, r7, #12
 80103bc:	f103 010c 	add.w	r1, r3, #12
 80103c0:	4613      	mov	r3, r2
 80103c2:	4622      	mov	r2, r4
 80103c4:	f7ff f976 	bl	800f6b4 <f_write>
 80103c8:	4603      	mov	r3, r0
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d105      	bne.n	80103da <f_puts+0x66>
		&& (UINT)pb.idx == nw) return pb.nchr;
 80103ce:	693b      	ldr	r3, [r7, #16]
 80103d0:	68ba      	ldr	r2, [r7, #8]
 80103d2:	4293      	cmp	r3, r2
 80103d4:	d101      	bne.n	80103da <f_puts+0x66>
 80103d6:	697b      	ldr	r3, [r7, #20]
 80103d8:	e001      	b.n	80103de <f_puts+0x6a>
	return EOF;
 80103da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80103de:	4618      	mov	r0, r3
 80103e0:	375c      	adds	r7, #92	; 0x5c
 80103e2:	46bd      	mov	sp, r7
 80103e4:	bd90      	pop	{r4, r7, pc}
	...

080103e8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80103e8:	b480      	push	{r7}
 80103ea:	b087      	sub	sp, #28
 80103ec:	af00      	add	r7, sp, #0
 80103ee:	60f8      	str	r0, [r7, #12]
 80103f0:	60b9      	str	r1, [r7, #8]
 80103f2:	4613      	mov	r3, r2
 80103f4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80103f6:	2301      	movs	r3, #1
 80103f8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80103fa:	2300      	movs	r3, #0
 80103fc:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 80103fe:	4b1f      	ldr	r3, [pc, #124]	; (801047c <FATFS_LinkDriverEx+0x94>)
 8010400:	7a5b      	ldrb	r3, [r3, #9]
 8010402:	b2db      	uxtb	r3, r3
 8010404:	2b01      	cmp	r3, #1
 8010406:	d831      	bhi.n	801046c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8010408:	4b1c      	ldr	r3, [pc, #112]	; (801047c <FATFS_LinkDriverEx+0x94>)
 801040a:	7a5b      	ldrb	r3, [r3, #9]
 801040c:	b2db      	uxtb	r3, r3
 801040e:	461a      	mov	r2, r3
 8010410:	4b1a      	ldr	r3, [pc, #104]	; (801047c <FATFS_LinkDriverEx+0x94>)
 8010412:	2100      	movs	r1, #0
 8010414:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8010416:	4b19      	ldr	r3, [pc, #100]	; (801047c <FATFS_LinkDriverEx+0x94>)
 8010418:	7a5b      	ldrb	r3, [r3, #9]
 801041a:	b2db      	uxtb	r3, r3
 801041c:	4a17      	ldr	r2, [pc, #92]	; (801047c <FATFS_LinkDriverEx+0x94>)
 801041e:	009b      	lsls	r3, r3, #2
 8010420:	4413      	add	r3, r2
 8010422:	68fa      	ldr	r2, [r7, #12]
 8010424:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8010426:	4b15      	ldr	r3, [pc, #84]	; (801047c <FATFS_LinkDriverEx+0x94>)
 8010428:	7a5b      	ldrb	r3, [r3, #9]
 801042a:	b2db      	uxtb	r3, r3
 801042c:	461a      	mov	r2, r3
 801042e:	4b13      	ldr	r3, [pc, #76]	; (801047c <FATFS_LinkDriverEx+0x94>)
 8010430:	4413      	add	r3, r2
 8010432:	79fa      	ldrb	r2, [r7, #7]
 8010434:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010436:	4b11      	ldr	r3, [pc, #68]	; (801047c <FATFS_LinkDriverEx+0x94>)
 8010438:	7a5b      	ldrb	r3, [r3, #9]
 801043a:	b2db      	uxtb	r3, r3
 801043c:	1c5a      	adds	r2, r3, #1
 801043e:	b2d1      	uxtb	r1, r2
 8010440:	4a0e      	ldr	r2, [pc, #56]	; (801047c <FATFS_LinkDriverEx+0x94>)
 8010442:	7251      	strb	r1, [r2, #9]
 8010444:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010446:	7dbb      	ldrb	r3, [r7, #22]
 8010448:	3330      	adds	r3, #48	; 0x30
 801044a:	b2da      	uxtb	r2, r3
 801044c:	68bb      	ldr	r3, [r7, #8]
 801044e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010450:	68bb      	ldr	r3, [r7, #8]
 8010452:	3301      	adds	r3, #1
 8010454:	223a      	movs	r2, #58	; 0x3a
 8010456:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010458:	68bb      	ldr	r3, [r7, #8]
 801045a:	3302      	adds	r3, #2
 801045c:	222f      	movs	r2, #47	; 0x2f
 801045e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010460:	68bb      	ldr	r3, [r7, #8]
 8010462:	3303      	adds	r3, #3
 8010464:	2200      	movs	r2, #0
 8010466:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010468:	2300      	movs	r3, #0
 801046a:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 801046c:	7dfb      	ldrb	r3, [r7, #23]
}
 801046e:	4618      	mov	r0, r3
 8010470:	371c      	adds	r7, #28
 8010472:	46bd      	mov	sp, r7
 8010474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010478:	4770      	bx	lr
 801047a:	bf00      	nop
 801047c:	20003208 	.word	0x20003208

08010480 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8010480:	b580      	push	{r7, lr}
 8010482:	b082      	sub	sp, #8
 8010484:	af00      	add	r7, sp, #0
 8010486:	6078      	str	r0, [r7, #4]
 8010488:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801048a:	2200      	movs	r2, #0
 801048c:	6839      	ldr	r1, [r7, #0]
 801048e:	6878      	ldr	r0, [r7, #4]
 8010490:	f7ff ffaa 	bl	80103e8 <FATFS_LinkDriverEx>
 8010494:	4603      	mov	r3, r0
}
 8010496:	4618      	mov	r0, r3
 8010498:	3708      	adds	r7, #8
 801049a:	46bd      	mov	sp, r7
 801049c:	bd80      	pop	{r7, pc}
	...

080104a0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 80104a0:	b480      	push	{r7}
 80104a2:	b085      	sub	sp, #20
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	4603      	mov	r3, r0
 80104a8:	6039      	str	r1, [r7, #0]
 80104aa:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80104ac:	88fb      	ldrh	r3, [r7, #6]
 80104ae:	2b7f      	cmp	r3, #127	; 0x7f
 80104b0:	d802      	bhi.n	80104b8 <ff_convert+0x18>
		c = chr;
 80104b2:	88fb      	ldrh	r3, [r7, #6]
 80104b4:	81fb      	strh	r3, [r7, #14]
 80104b6:	e025      	b.n	8010504 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 80104b8:	683b      	ldr	r3, [r7, #0]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d00b      	beq.n	80104d6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80104be:	88fb      	ldrh	r3, [r7, #6]
 80104c0:	2bff      	cmp	r3, #255	; 0xff
 80104c2:	d805      	bhi.n	80104d0 <ff_convert+0x30>
 80104c4:	88fb      	ldrh	r3, [r7, #6]
 80104c6:	3b80      	subs	r3, #128	; 0x80
 80104c8:	4a12      	ldr	r2, [pc, #72]	; (8010514 <ff_convert+0x74>)
 80104ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80104ce:	e000      	b.n	80104d2 <ff_convert+0x32>
 80104d0:	2300      	movs	r3, #0
 80104d2:	81fb      	strh	r3, [r7, #14]
 80104d4:	e016      	b.n	8010504 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 80104d6:	2300      	movs	r3, #0
 80104d8:	81fb      	strh	r3, [r7, #14]
 80104da:	e009      	b.n	80104f0 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80104dc:	89fb      	ldrh	r3, [r7, #14]
 80104de:	4a0d      	ldr	r2, [pc, #52]	; (8010514 <ff_convert+0x74>)
 80104e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80104e4:	88fa      	ldrh	r2, [r7, #6]
 80104e6:	429a      	cmp	r2, r3
 80104e8:	d006      	beq.n	80104f8 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80104ea:	89fb      	ldrh	r3, [r7, #14]
 80104ec:	3301      	adds	r3, #1
 80104ee:	81fb      	strh	r3, [r7, #14]
 80104f0:	89fb      	ldrh	r3, [r7, #14]
 80104f2:	2b7f      	cmp	r3, #127	; 0x7f
 80104f4:	d9f2      	bls.n	80104dc <ff_convert+0x3c>
 80104f6:	e000      	b.n	80104fa <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80104f8:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80104fa:	89fb      	ldrh	r3, [r7, #14]
 80104fc:	3380      	adds	r3, #128	; 0x80
 80104fe:	b29b      	uxth	r3, r3
 8010500:	b2db      	uxtb	r3, r3
 8010502:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8010504:	89fb      	ldrh	r3, [r7, #14]
}
 8010506:	4618      	mov	r0, r3
 8010508:	3714      	adds	r7, #20
 801050a:	46bd      	mov	sp, r7
 801050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010510:	4770      	bx	lr
 8010512:	bf00      	nop
 8010514:	08013e24 	.word	0x08013e24

08010518 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 8010518:	b480      	push	{r7}
 801051a:	b085      	sub	sp, #20
 801051c:	af00      	add	r7, sp, #0
 801051e:	4603      	mov	r3, r0
 8010520:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 8010522:	2300      	movs	r3, #0
 8010524:	60fb      	str	r3, [r7, #12]
 8010526:	e002      	b.n	801052e <ff_wtoupper+0x16>
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	3301      	adds	r3, #1
 801052c:	60fb      	str	r3, [r7, #12]
 801052e:	4a0f      	ldr	r2, [pc, #60]	; (801056c <ff_wtoupper+0x54>)
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010536:	2b00      	cmp	r3, #0
 8010538:	d006      	beq.n	8010548 <ff_wtoupper+0x30>
 801053a:	4a0c      	ldr	r2, [pc, #48]	; (801056c <ff_wtoupper+0x54>)
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010542:	88fa      	ldrh	r2, [r7, #6]
 8010544:	429a      	cmp	r2, r3
 8010546:	d1ef      	bne.n	8010528 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 8010548:	4a08      	ldr	r2, [pc, #32]	; (801056c <ff_wtoupper+0x54>)
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010550:	2b00      	cmp	r3, #0
 8010552:	d004      	beq.n	801055e <ff_wtoupper+0x46>
 8010554:	4a06      	ldr	r2, [pc, #24]	; (8010570 <ff_wtoupper+0x58>)
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801055c:	e000      	b.n	8010560 <ff_wtoupper+0x48>
 801055e:	88fb      	ldrh	r3, [r7, #6]
}
 8010560:	4618      	mov	r0, r3
 8010562:	3714      	adds	r7, #20
 8010564:	46bd      	mov	sp, r7
 8010566:	f85d 7b04 	ldr.w	r7, [sp], #4
 801056a:	4770      	bx	lr
 801056c:	08013f24 	.word	0x08013f24
 8010570:	08014104 	.word	0x08014104

08010574 <__errno>:
 8010574:	4b01      	ldr	r3, [pc, #4]	; (801057c <__errno+0x8>)
 8010576:	6818      	ldr	r0, [r3, #0]
 8010578:	4770      	bx	lr
 801057a:	bf00      	nop
 801057c:	2000002c 	.word	0x2000002c

08010580 <__libc_init_array>:
 8010580:	b570      	push	{r4, r5, r6, lr}
 8010582:	4d0d      	ldr	r5, [pc, #52]	; (80105b8 <__libc_init_array+0x38>)
 8010584:	4c0d      	ldr	r4, [pc, #52]	; (80105bc <__libc_init_array+0x3c>)
 8010586:	1b64      	subs	r4, r4, r5
 8010588:	10a4      	asrs	r4, r4, #2
 801058a:	2600      	movs	r6, #0
 801058c:	42a6      	cmp	r6, r4
 801058e:	d109      	bne.n	80105a4 <__libc_init_array+0x24>
 8010590:	4d0b      	ldr	r5, [pc, #44]	; (80105c0 <__libc_init_array+0x40>)
 8010592:	4c0c      	ldr	r4, [pc, #48]	; (80105c4 <__libc_init_array+0x44>)
 8010594:	f002 ff04 	bl	80133a0 <_init>
 8010598:	1b64      	subs	r4, r4, r5
 801059a:	10a4      	asrs	r4, r4, #2
 801059c:	2600      	movs	r6, #0
 801059e:	42a6      	cmp	r6, r4
 80105a0:	d105      	bne.n	80105ae <__libc_init_array+0x2e>
 80105a2:	bd70      	pop	{r4, r5, r6, pc}
 80105a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80105a8:	4798      	blx	r3
 80105aa:	3601      	adds	r6, #1
 80105ac:	e7ee      	b.n	801058c <__libc_init_array+0xc>
 80105ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80105b2:	4798      	blx	r3
 80105b4:	3601      	adds	r6, #1
 80105b6:	e7f2      	b.n	801059e <__libc_init_array+0x1e>
 80105b8:	080146bc 	.word	0x080146bc
 80105bc:	080146bc 	.word	0x080146bc
 80105c0:	080146bc 	.word	0x080146bc
 80105c4:	080146c0 	.word	0x080146c0

080105c8 <memset>:
 80105c8:	4402      	add	r2, r0
 80105ca:	4603      	mov	r3, r0
 80105cc:	4293      	cmp	r3, r2
 80105ce:	d100      	bne.n	80105d2 <memset+0xa>
 80105d0:	4770      	bx	lr
 80105d2:	f803 1b01 	strb.w	r1, [r3], #1
 80105d6:	e7f9      	b.n	80105cc <memset+0x4>

080105d8 <__cvt>:
 80105d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80105dc:	ec55 4b10 	vmov	r4, r5, d0
 80105e0:	2d00      	cmp	r5, #0
 80105e2:	460e      	mov	r6, r1
 80105e4:	4619      	mov	r1, r3
 80105e6:	462b      	mov	r3, r5
 80105e8:	bfbb      	ittet	lt
 80105ea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80105ee:	461d      	movlt	r5, r3
 80105f0:	2300      	movge	r3, #0
 80105f2:	232d      	movlt	r3, #45	; 0x2d
 80105f4:	700b      	strb	r3, [r1, #0]
 80105f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80105f8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80105fc:	4691      	mov	r9, r2
 80105fe:	f023 0820 	bic.w	r8, r3, #32
 8010602:	bfbc      	itt	lt
 8010604:	4622      	movlt	r2, r4
 8010606:	4614      	movlt	r4, r2
 8010608:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801060c:	d005      	beq.n	801061a <__cvt+0x42>
 801060e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8010612:	d100      	bne.n	8010616 <__cvt+0x3e>
 8010614:	3601      	adds	r6, #1
 8010616:	2102      	movs	r1, #2
 8010618:	e000      	b.n	801061c <__cvt+0x44>
 801061a:	2103      	movs	r1, #3
 801061c:	ab03      	add	r3, sp, #12
 801061e:	9301      	str	r3, [sp, #4]
 8010620:	ab02      	add	r3, sp, #8
 8010622:	9300      	str	r3, [sp, #0]
 8010624:	ec45 4b10 	vmov	d0, r4, r5
 8010628:	4653      	mov	r3, sl
 801062a:	4632      	mov	r2, r6
 801062c:	f000 fcec 	bl	8011008 <_dtoa_r>
 8010630:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8010634:	4607      	mov	r7, r0
 8010636:	d102      	bne.n	801063e <__cvt+0x66>
 8010638:	f019 0f01 	tst.w	r9, #1
 801063c:	d022      	beq.n	8010684 <__cvt+0xac>
 801063e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010642:	eb07 0906 	add.w	r9, r7, r6
 8010646:	d110      	bne.n	801066a <__cvt+0x92>
 8010648:	783b      	ldrb	r3, [r7, #0]
 801064a:	2b30      	cmp	r3, #48	; 0x30
 801064c:	d10a      	bne.n	8010664 <__cvt+0x8c>
 801064e:	2200      	movs	r2, #0
 8010650:	2300      	movs	r3, #0
 8010652:	4620      	mov	r0, r4
 8010654:	4629      	mov	r1, r5
 8010656:	f7f0 fa3f 	bl	8000ad8 <__aeabi_dcmpeq>
 801065a:	b918      	cbnz	r0, 8010664 <__cvt+0x8c>
 801065c:	f1c6 0601 	rsb	r6, r6, #1
 8010660:	f8ca 6000 	str.w	r6, [sl]
 8010664:	f8da 3000 	ldr.w	r3, [sl]
 8010668:	4499      	add	r9, r3
 801066a:	2200      	movs	r2, #0
 801066c:	2300      	movs	r3, #0
 801066e:	4620      	mov	r0, r4
 8010670:	4629      	mov	r1, r5
 8010672:	f7f0 fa31 	bl	8000ad8 <__aeabi_dcmpeq>
 8010676:	b108      	cbz	r0, 801067c <__cvt+0xa4>
 8010678:	f8cd 900c 	str.w	r9, [sp, #12]
 801067c:	2230      	movs	r2, #48	; 0x30
 801067e:	9b03      	ldr	r3, [sp, #12]
 8010680:	454b      	cmp	r3, r9
 8010682:	d307      	bcc.n	8010694 <__cvt+0xbc>
 8010684:	9b03      	ldr	r3, [sp, #12]
 8010686:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010688:	1bdb      	subs	r3, r3, r7
 801068a:	4638      	mov	r0, r7
 801068c:	6013      	str	r3, [r2, #0]
 801068e:	b004      	add	sp, #16
 8010690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010694:	1c59      	adds	r1, r3, #1
 8010696:	9103      	str	r1, [sp, #12]
 8010698:	701a      	strb	r2, [r3, #0]
 801069a:	e7f0      	b.n	801067e <__cvt+0xa6>

0801069c <__exponent>:
 801069c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801069e:	4603      	mov	r3, r0
 80106a0:	2900      	cmp	r1, #0
 80106a2:	bfb8      	it	lt
 80106a4:	4249      	neglt	r1, r1
 80106a6:	f803 2b02 	strb.w	r2, [r3], #2
 80106aa:	bfb4      	ite	lt
 80106ac:	222d      	movlt	r2, #45	; 0x2d
 80106ae:	222b      	movge	r2, #43	; 0x2b
 80106b0:	2909      	cmp	r1, #9
 80106b2:	7042      	strb	r2, [r0, #1]
 80106b4:	dd2a      	ble.n	801070c <__exponent+0x70>
 80106b6:	f10d 0407 	add.w	r4, sp, #7
 80106ba:	46a4      	mov	ip, r4
 80106bc:	270a      	movs	r7, #10
 80106be:	46a6      	mov	lr, r4
 80106c0:	460a      	mov	r2, r1
 80106c2:	fb91 f6f7 	sdiv	r6, r1, r7
 80106c6:	fb07 1516 	mls	r5, r7, r6, r1
 80106ca:	3530      	adds	r5, #48	; 0x30
 80106cc:	2a63      	cmp	r2, #99	; 0x63
 80106ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80106d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80106d6:	4631      	mov	r1, r6
 80106d8:	dcf1      	bgt.n	80106be <__exponent+0x22>
 80106da:	3130      	adds	r1, #48	; 0x30
 80106dc:	f1ae 0502 	sub.w	r5, lr, #2
 80106e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80106e4:	1c44      	adds	r4, r0, #1
 80106e6:	4629      	mov	r1, r5
 80106e8:	4561      	cmp	r1, ip
 80106ea:	d30a      	bcc.n	8010702 <__exponent+0x66>
 80106ec:	f10d 0209 	add.w	r2, sp, #9
 80106f0:	eba2 020e 	sub.w	r2, r2, lr
 80106f4:	4565      	cmp	r5, ip
 80106f6:	bf88      	it	hi
 80106f8:	2200      	movhi	r2, #0
 80106fa:	4413      	add	r3, r2
 80106fc:	1a18      	subs	r0, r3, r0
 80106fe:	b003      	add	sp, #12
 8010700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010702:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010706:	f804 2f01 	strb.w	r2, [r4, #1]!
 801070a:	e7ed      	b.n	80106e8 <__exponent+0x4c>
 801070c:	2330      	movs	r3, #48	; 0x30
 801070e:	3130      	adds	r1, #48	; 0x30
 8010710:	7083      	strb	r3, [r0, #2]
 8010712:	70c1      	strb	r1, [r0, #3]
 8010714:	1d03      	adds	r3, r0, #4
 8010716:	e7f1      	b.n	80106fc <__exponent+0x60>

08010718 <_printf_float>:
 8010718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801071c:	ed2d 8b02 	vpush	{d8}
 8010720:	b08d      	sub	sp, #52	; 0x34
 8010722:	460c      	mov	r4, r1
 8010724:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8010728:	4616      	mov	r6, r2
 801072a:	461f      	mov	r7, r3
 801072c:	4605      	mov	r5, r0
 801072e:	f001 fa59 	bl	8011be4 <_localeconv_r>
 8010732:	f8d0 a000 	ldr.w	sl, [r0]
 8010736:	4650      	mov	r0, sl
 8010738:	f7ef fd52 	bl	80001e0 <strlen>
 801073c:	2300      	movs	r3, #0
 801073e:	930a      	str	r3, [sp, #40]	; 0x28
 8010740:	6823      	ldr	r3, [r4, #0]
 8010742:	9305      	str	r3, [sp, #20]
 8010744:	f8d8 3000 	ldr.w	r3, [r8]
 8010748:	f894 b018 	ldrb.w	fp, [r4, #24]
 801074c:	3307      	adds	r3, #7
 801074e:	f023 0307 	bic.w	r3, r3, #7
 8010752:	f103 0208 	add.w	r2, r3, #8
 8010756:	f8c8 2000 	str.w	r2, [r8]
 801075a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801075e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010762:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8010766:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801076a:	9307      	str	r3, [sp, #28]
 801076c:	f8cd 8018 	str.w	r8, [sp, #24]
 8010770:	ee08 0a10 	vmov	s16, r0
 8010774:	4b9f      	ldr	r3, [pc, #636]	; (80109f4 <_printf_float+0x2dc>)
 8010776:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801077a:	f04f 32ff 	mov.w	r2, #4294967295
 801077e:	f7f0 f9dd 	bl	8000b3c <__aeabi_dcmpun>
 8010782:	bb88      	cbnz	r0, 80107e8 <_printf_float+0xd0>
 8010784:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010788:	4b9a      	ldr	r3, [pc, #616]	; (80109f4 <_printf_float+0x2dc>)
 801078a:	f04f 32ff 	mov.w	r2, #4294967295
 801078e:	f7f0 f9b7 	bl	8000b00 <__aeabi_dcmple>
 8010792:	bb48      	cbnz	r0, 80107e8 <_printf_float+0xd0>
 8010794:	2200      	movs	r2, #0
 8010796:	2300      	movs	r3, #0
 8010798:	4640      	mov	r0, r8
 801079a:	4649      	mov	r1, r9
 801079c:	f7f0 f9a6 	bl	8000aec <__aeabi_dcmplt>
 80107a0:	b110      	cbz	r0, 80107a8 <_printf_float+0x90>
 80107a2:	232d      	movs	r3, #45	; 0x2d
 80107a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80107a8:	4b93      	ldr	r3, [pc, #588]	; (80109f8 <_printf_float+0x2e0>)
 80107aa:	4894      	ldr	r0, [pc, #592]	; (80109fc <_printf_float+0x2e4>)
 80107ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80107b0:	bf94      	ite	ls
 80107b2:	4698      	movls	r8, r3
 80107b4:	4680      	movhi	r8, r0
 80107b6:	2303      	movs	r3, #3
 80107b8:	6123      	str	r3, [r4, #16]
 80107ba:	9b05      	ldr	r3, [sp, #20]
 80107bc:	f023 0204 	bic.w	r2, r3, #4
 80107c0:	6022      	str	r2, [r4, #0]
 80107c2:	f04f 0900 	mov.w	r9, #0
 80107c6:	9700      	str	r7, [sp, #0]
 80107c8:	4633      	mov	r3, r6
 80107ca:	aa0b      	add	r2, sp, #44	; 0x2c
 80107cc:	4621      	mov	r1, r4
 80107ce:	4628      	mov	r0, r5
 80107d0:	f000 f9d8 	bl	8010b84 <_printf_common>
 80107d4:	3001      	adds	r0, #1
 80107d6:	f040 8090 	bne.w	80108fa <_printf_float+0x1e2>
 80107da:	f04f 30ff 	mov.w	r0, #4294967295
 80107de:	b00d      	add	sp, #52	; 0x34
 80107e0:	ecbd 8b02 	vpop	{d8}
 80107e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107e8:	4642      	mov	r2, r8
 80107ea:	464b      	mov	r3, r9
 80107ec:	4640      	mov	r0, r8
 80107ee:	4649      	mov	r1, r9
 80107f0:	f7f0 f9a4 	bl	8000b3c <__aeabi_dcmpun>
 80107f4:	b140      	cbz	r0, 8010808 <_printf_float+0xf0>
 80107f6:	464b      	mov	r3, r9
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	bfbc      	itt	lt
 80107fc:	232d      	movlt	r3, #45	; 0x2d
 80107fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010802:	487f      	ldr	r0, [pc, #508]	; (8010a00 <_printf_float+0x2e8>)
 8010804:	4b7f      	ldr	r3, [pc, #508]	; (8010a04 <_printf_float+0x2ec>)
 8010806:	e7d1      	b.n	80107ac <_printf_float+0x94>
 8010808:	6863      	ldr	r3, [r4, #4]
 801080a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801080e:	9206      	str	r2, [sp, #24]
 8010810:	1c5a      	adds	r2, r3, #1
 8010812:	d13f      	bne.n	8010894 <_printf_float+0x17c>
 8010814:	2306      	movs	r3, #6
 8010816:	6063      	str	r3, [r4, #4]
 8010818:	9b05      	ldr	r3, [sp, #20]
 801081a:	6861      	ldr	r1, [r4, #4]
 801081c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010820:	2300      	movs	r3, #0
 8010822:	9303      	str	r3, [sp, #12]
 8010824:	ab0a      	add	r3, sp, #40	; 0x28
 8010826:	e9cd b301 	strd	fp, r3, [sp, #4]
 801082a:	ab09      	add	r3, sp, #36	; 0x24
 801082c:	ec49 8b10 	vmov	d0, r8, r9
 8010830:	9300      	str	r3, [sp, #0]
 8010832:	6022      	str	r2, [r4, #0]
 8010834:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8010838:	4628      	mov	r0, r5
 801083a:	f7ff fecd 	bl	80105d8 <__cvt>
 801083e:	9b06      	ldr	r3, [sp, #24]
 8010840:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010842:	2b47      	cmp	r3, #71	; 0x47
 8010844:	4680      	mov	r8, r0
 8010846:	d108      	bne.n	801085a <_printf_float+0x142>
 8010848:	1cc8      	adds	r0, r1, #3
 801084a:	db02      	blt.n	8010852 <_printf_float+0x13a>
 801084c:	6863      	ldr	r3, [r4, #4]
 801084e:	4299      	cmp	r1, r3
 8010850:	dd41      	ble.n	80108d6 <_printf_float+0x1be>
 8010852:	f1ab 0b02 	sub.w	fp, fp, #2
 8010856:	fa5f fb8b 	uxtb.w	fp, fp
 801085a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801085e:	d820      	bhi.n	80108a2 <_printf_float+0x18a>
 8010860:	3901      	subs	r1, #1
 8010862:	465a      	mov	r2, fp
 8010864:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010868:	9109      	str	r1, [sp, #36]	; 0x24
 801086a:	f7ff ff17 	bl	801069c <__exponent>
 801086e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010870:	1813      	adds	r3, r2, r0
 8010872:	2a01      	cmp	r2, #1
 8010874:	4681      	mov	r9, r0
 8010876:	6123      	str	r3, [r4, #16]
 8010878:	dc02      	bgt.n	8010880 <_printf_float+0x168>
 801087a:	6822      	ldr	r2, [r4, #0]
 801087c:	07d2      	lsls	r2, r2, #31
 801087e:	d501      	bpl.n	8010884 <_printf_float+0x16c>
 8010880:	3301      	adds	r3, #1
 8010882:	6123      	str	r3, [r4, #16]
 8010884:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010888:	2b00      	cmp	r3, #0
 801088a:	d09c      	beq.n	80107c6 <_printf_float+0xae>
 801088c:	232d      	movs	r3, #45	; 0x2d
 801088e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010892:	e798      	b.n	80107c6 <_printf_float+0xae>
 8010894:	9a06      	ldr	r2, [sp, #24]
 8010896:	2a47      	cmp	r2, #71	; 0x47
 8010898:	d1be      	bne.n	8010818 <_printf_float+0x100>
 801089a:	2b00      	cmp	r3, #0
 801089c:	d1bc      	bne.n	8010818 <_printf_float+0x100>
 801089e:	2301      	movs	r3, #1
 80108a0:	e7b9      	b.n	8010816 <_printf_float+0xfe>
 80108a2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80108a6:	d118      	bne.n	80108da <_printf_float+0x1c2>
 80108a8:	2900      	cmp	r1, #0
 80108aa:	6863      	ldr	r3, [r4, #4]
 80108ac:	dd0b      	ble.n	80108c6 <_printf_float+0x1ae>
 80108ae:	6121      	str	r1, [r4, #16]
 80108b0:	b913      	cbnz	r3, 80108b8 <_printf_float+0x1a0>
 80108b2:	6822      	ldr	r2, [r4, #0]
 80108b4:	07d0      	lsls	r0, r2, #31
 80108b6:	d502      	bpl.n	80108be <_printf_float+0x1a6>
 80108b8:	3301      	adds	r3, #1
 80108ba:	440b      	add	r3, r1
 80108bc:	6123      	str	r3, [r4, #16]
 80108be:	65a1      	str	r1, [r4, #88]	; 0x58
 80108c0:	f04f 0900 	mov.w	r9, #0
 80108c4:	e7de      	b.n	8010884 <_printf_float+0x16c>
 80108c6:	b913      	cbnz	r3, 80108ce <_printf_float+0x1b6>
 80108c8:	6822      	ldr	r2, [r4, #0]
 80108ca:	07d2      	lsls	r2, r2, #31
 80108cc:	d501      	bpl.n	80108d2 <_printf_float+0x1ba>
 80108ce:	3302      	adds	r3, #2
 80108d0:	e7f4      	b.n	80108bc <_printf_float+0x1a4>
 80108d2:	2301      	movs	r3, #1
 80108d4:	e7f2      	b.n	80108bc <_printf_float+0x1a4>
 80108d6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80108da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80108dc:	4299      	cmp	r1, r3
 80108de:	db05      	blt.n	80108ec <_printf_float+0x1d4>
 80108e0:	6823      	ldr	r3, [r4, #0]
 80108e2:	6121      	str	r1, [r4, #16]
 80108e4:	07d8      	lsls	r0, r3, #31
 80108e6:	d5ea      	bpl.n	80108be <_printf_float+0x1a6>
 80108e8:	1c4b      	adds	r3, r1, #1
 80108ea:	e7e7      	b.n	80108bc <_printf_float+0x1a4>
 80108ec:	2900      	cmp	r1, #0
 80108ee:	bfd4      	ite	le
 80108f0:	f1c1 0202 	rsble	r2, r1, #2
 80108f4:	2201      	movgt	r2, #1
 80108f6:	4413      	add	r3, r2
 80108f8:	e7e0      	b.n	80108bc <_printf_float+0x1a4>
 80108fa:	6823      	ldr	r3, [r4, #0]
 80108fc:	055a      	lsls	r2, r3, #21
 80108fe:	d407      	bmi.n	8010910 <_printf_float+0x1f8>
 8010900:	6923      	ldr	r3, [r4, #16]
 8010902:	4642      	mov	r2, r8
 8010904:	4631      	mov	r1, r6
 8010906:	4628      	mov	r0, r5
 8010908:	47b8      	blx	r7
 801090a:	3001      	adds	r0, #1
 801090c:	d12c      	bne.n	8010968 <_printf_float+0x250>
 801090e:	e764      	b.n	80107da <_printf_float+0xc2>
 8010910:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010914:	f240 80e0 	bls.w	8010ad8 <_printf_float+0x3c0>
 8010918:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801091c:	2200      	movs	r2, #0
 801091e:	2300      	movs	r3, #0
 8010920:	f7f0 f8da 	bl	8000ad8 <__aeabi_dcmpeq>
 8010924:	2800      	cmp	r0, #0
 8010926:	d034      	beq.n	8010992 <_printf_float+0x27a>
 8010928:	4a37      	ldr	r2, [pc, #220]	; (8010a08 <_printf_float+0x2f0>)
 801092a:	2301      	movs	r3, #1
 801092c:	4631      	mov	r1, r6
 801092e:	4628      	mov	r0, r5
 8010930:	47b8      	blx	r7
 8010932:	3001      	adds	r0, #1
 8010934:	f43f af51 	beq.w	80107da <_printf_float+0xc2>
 8010938:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801093c:	429a      	cmp	r2, r3
 801093e:	db02      	blt.n	8010946 <_printf_float+0x22e>
 8010940:	6823      	ldr	r3, [r4, #0]
 8010942:	07d8      	lsls	r0, r3, #31
 8010944:	d510      	bpl.n	8010968 <_printf_float+0x250>
 8010946:	ee18 3a10 	vmov	r3, s16
 801094a:	4652      	mov	r2, sl
 801094c:	4631      	mov	r1, r6
 801094e:	4628      	mov	r0, r5
 8010950:	47b8      	blx	r7
 8010952:	3001      	adds	r0, #1
 8010954:	f43f af41 	beq.w	80107da <_printf_float+0xc2>
 8010958:	f04f 0800 	mov.w	r8, #0
 801095c:	f104 091a 	add.w	r9, r4, #26
 8010960:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010962:	3b01      	subs	r3, #1
 8010964:	4543      	cmp	r3, r8
 8010966:	dc09      	bgt.n	801097c <_printf_float+0x264>
 8010968:	6823      	ldr	r3, [r4, #0]
 801096a:	079b      	lsls	r3, r3, #30
 801096c:	f100 8105 	bmi.w	8010b7a <_printf_float+0x462>
 8010970:	68e0      	ldr	r0, [r4, #12]
 8010972:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010974:	4298      	cmp	r0, r3
 8010976:	bfb8      	it	lt
 8010978:	4618      	movlt	r0, r3
 801097a:	e730      	b.n	80107de <_printf_float+0xc6>
 801097c:	2301      	movs	r3, #1
 801097e:	464a      	mov	r2, r9
 8010980:	4631      	mov	r1, r6
 8010982:	4628      	mov	r0, r5
 8010984:	47b8      	blx	r7
 8010986:	3001      	adds	r0, #1
 8010988:	f43f af27 	beq.w	80107da <_printf_float+0xc2>
 801098c:	f108 0801 	add.w	r8, r8, #1
 8010990:	e7e6      	b.n	8010960 <_printf_float+0x248>
 8010992:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010994:	2b00      	cmp	r3, #0
 8010996:	dc39      	bgt.n	8010a0c <_printf_float+0x2f4>
 8010998:	4a1b      	ldr	r2, [pc, #108]	; (8010a08 <_printf_float+0x2f0>)
 801099a:	2301      	movs	r3, #1
 801099c:	4631      	mov	r1, r6
 801099e:	4628      	mov	r0, r5
 80109a0:	47b8      	blx	r7
 80109a2:	3001      	adds	r0, #1
 80109a4:	f43f af19 	beq.w	80107da <_printf_float+0xc2>
 80109a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80109ac:	4313      	orrs	r3, r2
 80109ae:	d102      	bne.n	80109b6 <_printf_float+0x29e>
 80109b0:	6823      	ldr	r3, [r4, #0]
 80109b2:	07d9      	lsls	r1, r3, #31
 80109b4:	d5d8      	bpl.n	8010968 <_printf_float+0x250>
 80109b6:	ee18 3a10 	vmov	r3, s16
 80109ba:	4652      	mov	r2, sl
 80109bc:	4631      	mov	r1, r6
 80109be:	4628      	mov	r0, r5
 80109c0:	47b8      	blx	r7
 80109c2:	3001      	adds	r0, #1
 80109c4:	f43f af09 	beq.w	80107da <_printf_float+0xc2>
 80109c8:	f04f 0900 	mov.w	r9, #0
 80109cc:	f104 0a1a 	add.w	sl, r4, #26
 80109d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80109d2:	425b      	negs	r3, r3
 80109d4:	454b      	cmp	r3, r9
 80109d6:	dc01      	bgt.n	80109dc <_printf_float+0x2c4>
 80109d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80109da:	e792      	b.n	8010902 <_printf_float+0x1ea>
 80109dc:	2301      	movs	r3, #1
 80109de:	4652      	mov	r2, sl
 80109e0:	4631      	mov	r1, r6
 80109e2:	4628      	mov	r0, r5
 80109e4:	47b8      	blx	r7
 80109e6:	3001      	adds	r0, #1
 80109e8:	f43f aef7 	beq.w	80107da <_printf_float+0xc2>
 80109ec:	f109 0901 	add.w	r9, r9, #1
 80109f0:	e7ee      	b.n	80109d0 <_printf_float+0x2b8>
 80109f2:	bf00      	nop
 80109f4:	7fefffff 	.word	0x7fefffff
 80109f8:	080142e8 	.word	0x080142e8
 80109fc:	080142ec 	.word	0x080142ec
 8010a00:	080142f4 	.word	0x080142f4
 8010a04:	080142f0 	.word	0x080142f0
 8010a08:	080142f8 	.word	0x080142f8
 8010a0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010a0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010a10:	429a      	cmp	r2, r3
 8010a12:	bfa8      	it	ge
 8010a14:	461a      	movge	r2, r3
 8010a16:	2a00      	cmp	r2, #0
 8010a18:	4691      	mov	r9, r2
 8010a1a:	dc37      	bgt.n	8010a8c <_printf_float+0x374>
 8010a1c:	f04f 0b00 	mov.w	fp, #0
 8010a20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010a24:	f104 021a 	add.w	r2, r4, #26
 8010a28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010a2a:	9305      	str	r3, [sp, #20]
 8010a2c:	eba3 0309 	sub.w	r3, r3, r9
 8010a30:	455b      	cmp	r3, fp
 8010a32:	dc33      	bgt.n	8010a9c <_printf_float+0x384>
 8010a34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010a38:	429a      	cmp	r2, r3
 8010a3a:	db3b      	blt.n	8010ab4 <_printf_float+0x39c>
 8010a3c:	6823      	ldr	r3, [r4, #0]
 8010a3e:	07da      	lsls	r2, r3, #31
 8010a40:	d438      	bmi.n	8010ab4 <_printf_float+0x39c>
 8010a42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a44:	9a05      	ldr	r2, [sp, #20]
 8010a46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010a48:	1a9a      	subs	r2, r3, r2
 8010a4a:	eba3 0901 	sub.w	r9, r3, r1
 8010a4e:	4591      	cmp	r9, r2
 8010a50:	bfa8      	it	ge
 8010a52:	4691      	movge	r9, r2
 8010a54:	f1b9 0f00 	cmp.w	r9, #0
 8010a58:	dc35      	bgt.n	8010ac6 <_printf_float+0x3ae>
 8010a5a:	f04f 0800 	mov.w	r8, #0
 8010a5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010a62:	f104 0a1a 	add.w	sl, r4, #26
 8010a66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010a6a:	1a9b      	subs	r3, r3, r2
 8010a6c:	eba3 0309 	sub.w	r3, r3, r9
 8010a70:	4543      	cmp	r3, r8
 8010a72:	f77f af79 	ble.w	8010968 <_printf_float+0x250>
 8010a76:	2301      	movs	r3, #1
 8010a78:	4652      	mov	r2, sl
 8010a7a:	4631      	mov	r1, r6
 8010a7c:	4628      	mov	r0, r5
 8010a7e:	47b8      	blx	r7
 8010a80:	3001      	adds	r0, #1
 8010a82:	f43f aeaa 	beq.w	80107da <_printf_float+0xc2>
 8010a86:	f108 0801 	add.w	r8, r8, #1
 8010a8a:	e7ec      	b.n	8010a66 <_printf_float+0x34e>
 8010a8c:	4613      	mov	r3, r2
 8010a8e:	4631      	mov	r1, r6
 8010a90:	4642      	mov	r2, r8
 8010a92:	4628      	mov	r0, r5
 8010a94:	47b8      	blx	r7
 8010a96:	3001      	adds	r0, #1
 8010a98:	d1c0      	bne.n	8010a1c <_printf_float+0x304>
 8010a9a:	e69e      	b.n	80107da <_printf_float+0xc2>
 8010a9c:	2301      	movs	r3, #1
 8010a9e:	4631      	mov	r1, r6
 8010aa0:	4628      	mov	r0, r5
 8010aa2:	9205      	str	r2, [sp, #20]
 8010aa4:	47b8      	blx	r7
 8010aa6:	3001      	adds	r0, #1
 8010aa8:	f43f ae97 	beq.w	80107da <_printf_float+0xc2>
 8010aac:	9a05      	ldr	r2, [sp, #20]
 8010aae:	f10b 0b01 	add.w	fp, fp, #1
 8010ab2:	e7b9      	b.n	8010a28 <_printf_float+0x310>
 8010ab4:	ee18 3a10 	vmov	r3, s16
 8010ab8:	4652      	mov	r2, sl
 8010aba:	4631      	mov	r1, r6
 8010abc:	4628      	mov	r0, r5
 8010abe:	47b8      	blx	r7
 8010ac0:	3001      	adds	r0, #1
 8010ac2:	d1be      	bne.n	8010a42 <_printf_float+0x32a>
 8010ac4:	e689      	b.n	80107da <_printf_float+0xc2>
 8010ac6:	9a05      	ldr	r2, [sp, #20]
 8010ac8:	464b      	mov	r3, r9
 8010aca:	4442      	add	r2, r8
 8010acc:	4631      	mov	r1, r6
 8010ace:	4628      	mov	r0, r5
 8010ad0:	47b8      	blx	r7
 8010ad2:	3001      	adds	r0, #1
 8010ad4:	d1c1      	bne.n	8010a5a <_printf_float+0x342>
 8010ad6:	e680      	b.n	80107da <_printf_float+0xc2>
 8010ad8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010ada:	2a01      	cmp	r2, #1
 8010adc:	dc01      	bgt.n	8010ae2 <_printf_float+0x3ca>
 8010ade:	07db      	lsls	r3, r3, #31
 8010ae0:	d538      	bpl.n	8010b54 <_printf_float+0x43c>
 8010ae2:	2301      	movs	r3, #1
 8010ae4:	4642      	mov	r2, r8
 8010ae6:	4631      	mov	r1, r6
 8010ae8:	4628      	mov	r0, r5
 8010aea:	47b8      	blx	r7
 8010aec:	3001      	adds	r0, #1
 8010aee:	f43f ae74 	beq.w	80107da <_printf_float+0xc2>
 8010af2:	ee18 3a10 	vmov	r3, s16
 8010af6:	4652      	mov	r2, sl
 8010af8:	4631      	mov	r1, r6
 8010afa:	4628      	mov	r0, r5
 8010afc:	47b8      	blx	r7
 8010afe:	3001      	adds	r0, #1
 8010b00:	f43f ae6b 	beq.w	80107da <_printf_float+0xc2>
 8010b04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010b08:	2200      	movs	r2, #0
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	f7ef ffe4 	bl	8000ad8 <__aeabi_dcmpeq>
 8010b10:	b9d8      	cbnz	r0, 8010b4a <_printf_float+0x432>
 8010b12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010b14:	f108 0201 	add.w	r2, r8, #1
 8010b18:	3b01      	subs	r3, #1
 8010b1a:	4631      	mov	r1, r6
 8010b1c:	4628      	mov	r0, r5
 8010b1e:	47b8      	blx	r7
 8010b20:	3001      	adds	r0, #1
 8010b22:	d10e      	bne.n	8010b42 <_printf_float+0x42a>
 8010b24:	e659      	b.n	80107da <_printf_float+0xc2>
 8010b26:	2301      	movs	r3, #1
 8010b28:	4652      	mov	r2, sl
 8010b2a:	4631      	mov	r1, r6
 8010b2c:	4628      	mov	r0, r5
 8010b2e:	47b8      	blx	r7
 8010b30:	3001      	adds	r0, #1
 8010b32:	f43f ae52 	beq.w	80107da <_printf_float+0xc2>
 8010b36:	f108 0801 	add.w	r8, r8, #1
 8010b3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010b3c:	3b01      	subs	r3, #1
 8010b3e:	4543      	cmp	r3, r8
 8010b40:	dcf1      	bgt.n	8010b26 <_printf_float+0x40e>
 8010b42:	464b      	mov	r3, r9
 8010b44:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8010b48:	e6dc      	b.n	8010904 <_printf_float+0x1ec>
 8010b4a:	f04f 0800 	mov.w	r8, #0
 8010b4e:	f104 0a1a 	add.w	sl, r4, #26
 8010b52:	e7f2      	b.n	8010b3a <_printf_float+0x422>
 8010b54:	2301      	movs	r3, #1
 8010b56:	4642      	mov	r2, r8
 8010b58:	e7df      	b.n	8010b1a <_printf_float+0x402>
 8010b5a:	2301      	movs	r3, #1
 8010b5c:	464a      	mov	r2, r9
 8010b5e:	4631      	mov	r1, r6
 8010b60:	4628      	mov	r0, r5
 8010b62:	47b8      	blx	r7
 8010b64:	3001      	adds	r0, #1
 8010b66:	f43f ae38 	beq.w	80107da <_printf_float+0xc2>
 8010b6a:	f108 0801 	add.w	r8, r8, #1
 8010b6e:	68e3      	ldr	r3, [r4, #12]
 8010b70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010b72:	1a5b      	subs	r3, r3, r1
 8010b74:	4543      	cmp	r3, r8
 8010b76:	dcf0      	bgt.n	8010b5a <_printf_float+0x442>
 8010b78:	e6fa      	b.n	8010970 <_printf_float+0x258>
 8010b7a:	f04f 0800 	mov.w	r8, #0
 8010b7e:	f104 0919 	add.w	r9, r4, #25
 8010b82:	e7f4      	b.n	8010b6e <_printf_float+0x456>

08010b84 <_printf_common>:
 8010b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b88:	4616      	mov	r6, r2
 8010b8a:	4699      	mov	r9, r3
 8010b8c:	688a      	ldr	r2, [r1, #8]
 8010b8e:	690b      	ldr	r3, [r1, #16]
 8010b90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010b94:	4293      	cmp	r3, r2
 8010b96:	bfb8      	it	lt
 8010b98:	4613      	movlt	r3, r2
 8010b9a:	6033      	str	r3, [r6, #0]
 8010b9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010ba0:	4607      	mov	r7, r0
 8010ba2:	460c      	mov	r4, r1
 8010ba4:	b10a      	cbz	r2, 8010baa <_printf_common+0x26>
 8010ba6:	3301      	adds	r3, #1
 8010ba8:	6033      	str	r3, [r6, #0]
 8010baa:	6823      	ldr	r3, [r4, #0]
 8010bac:	0699      	lsls	r1, r3, #26
 8010bae:	bf42      	ittt	mi
 8010bb0:	6833      	ldrmi	r3, [r6, #0]
 8010bb2:	3302      	addmi	r3, #2
 8010bb4:	6033      	strmi	r3, [r6, #0]
 8010bb6:	6825      	ldr	r5, [r4, #0]
 8010bb8:	f015 0506 	ands.w	r5, r5, #6
 8010bbc:	d106      	bne.n	8010bcc <_printf_common+0x48>
 8010bbe:	f104 0a19 	add.w	sl, r4, #25
 8010bc2:	68e3      	ldr	r3, [r4, #12]
 8010bc4:	6832      	ldr	r2, [r6, #0]
 8010bc6:	1a9b      	subs	r3, r3, r2
 8010bc8:	42ab      	cmp	r3, r5
 8010bca:	dc26      	bgt.n	8010c1a <_printf_common+0x96>
 8010bcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010bd0:	1e13      	subs	r3, r2, #0
 8010bd2:	6822      	ldr	r2, [r4, #0]
 8010bd4:	bf18      	it	ne
 8010bd6:	2301      	movne	r3, #1
 8010bd8:	0692      	lsls	r2, r2, #26
 8010bda:	d42b      	bmi.n	8010c34 <_printf_common+0xb0>
 8010bdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010be0:	4649      	mov	r1, r9
 8010be2:	4638      	mov	r0, r7
 8010be4:	47c0      	blx	r8
 8010be6:	3001      	adds	r0, #1
 8010be8:	d01e      	beq.n	8010c28 <_printf_common+0xa4>
 8010bea:	6823      	ldr	r3, [r4, #0]
 8010bec:	68e5      	ldr	r5, [r4, #12]
 8010bee:	6832      	ldr	r2, [r6, #0]
 8010bf0:	f003 0306 	and.w	r3, r3, #6
 8010bf4:	2b04      	cmp	r3, #4
 8010bf6:	bf08      	it	eq
 8010bf8:	1aad      	subeq	r5, r5, r2
 8010bfa:	68a3      	ldr	r3, [r4, #8]
 8010bfc:	6922      	ldr	r2, [r4, #16]
 8010bfe:	bf0c      	ite	eq
 8010c00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010c04:	2500      	movne	r5, #0
 8010c06:	4293      	cmp	r3, r2
 8010c08:	bfc4      	itt	gt
 8010c0a:	1a9b      	subgt	r3, r3, r2
 8010c0c:	18ed      	addgt	r5, r5, r3
 8010c0e:	2600      	movs	r6, #0
 8010c10:	341a      	adds	r4, #26
 8010c12:	42b5      	cmp	r5, r6
 8010c14:	d11a      	bne.n	8010c4c <_printf_common+0xc8>
 8010c16:	2000      	movs	r0, #0
 8010c18:	e008      	b.n	8010c2c <_printf_common+0xa8>
 8010c1a:	2301      	movs	r3, #1
 8010c1c:	4652      	mov	r2, sl
 8010c1e:	4649      	mov	r1, r9
 8010c20:	4638      	mov	r0, r7
 8010c22:	47c0      	blx	r8
 8010c24:	3001      	adds	r0, #1
 8010c26:	d103      	bne.n	8010c30 <_printf_common+0xac>
 8010c28:	f04f 30ff 	mov.w	r0, #4294967295
 8010c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c30:	3501      	adds	r5, #1
 8010c32:	e7c6      	b.n	8010bc2 <_printf_common+0x3e>
 8010c34:	18e1      	adds	r1, r4, r3
 8010c36:	1c5a      	adds	r2, r3, #1
 8010c38:	2030      	movs	r0, #48	; 0x30
 8010c3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010c3e:	4422      	add	r2, r4
 8010c40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010c44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010c48:	3302      	adds	r3, #2
 8010c4a:	e7c7      	b.n	8010bdc <_printf_common+0x58>
 8010c4c:	2301      	movs	r3, #1
 8010c4e:	4622      	mov	r2, r4
 8010c50:	4649      	mov	r1, r9
 8010c52:	4638      	mov	r0, r7
 8010c54:	47c0      	blx	r8
 8010c56:	3001      	adds	r0, #1
 8010c58:	d0e6      	beq.n	8010c28 <_printf_common+0xa4>
 8010c5a:	3601      	adds	r6, #1
 8010c5c:	e7d9      	b.n	8010c12 <_printf_common+0x8e>
	...

08010c60 <_printf_i>:
 8010c60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010c64:	7e0f      	ldrb	r7, [r1, #24]
 8010c66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010c68:	2f78      	cmp	r7, #120	; 0x78
 8010c6a:	4691      	mov	r9, r2
 8010c6c:	4680      	mov	r8, r0
 8010c6e:	460c      	mov	r4, r1
 8010c70:	469a      	mov	sl, r3
 8010c72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010c76:	d807      	bhi.n	8010c88 <_printf_i+0x28>
 8010c78:	2f62      	cmp	r7, #98	; 0x62
 8010c7a:	d80a      	bhi.n	8010c92 <_printf_i+0x32>
 8010c7c:	2f00      	cmp	r7, #0
 8010c7e:	f000 80d8 	beq.w	8010e32 <_printf_i+0x1d2>
 8010c82:	2f58      	cmp	r7, #88	; 0x58
 8010c84:	f000 80a3 	beq.w	8010dce <_printf_i+0x16e>
 8010c88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010c8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010c90:	e03a      	b.n	8010d08 <_printf_i+0xa8>
 8010c92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010c96:	2b15      	cmp	r3, #21
 8010c98:	d8f6      	bhi.n	8010c88 <_printf_i+0x28>
 8010c9a:	a101      	add	r1, pc, #4	; (adr r1, 8010ca0 <_printf_i+0x40>)
 8010c9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010ca0:	08010cf9 	.word	0x08010cf9
 8010ca4:	08010d0d 	.word	0x08010d0d
 8010ca8:	08010c89 	.word	0x08010c89
 8010cac:	08010c89 	.word	0x08010c89
 8010cb0:	08010c89 	.word	0x08010c89
 8010cb4:	08010c89 	.word	0x08010c89
 8010cb8:	08010d0d 	.word	0x08010d0d
 8010cbc:	08010c89 	.word	0x08010c89
 8010cc0:	08010c89 	.word	0x08010c89
 8010cc4:	08010c89 	.word	0x08010c89
 8010cc8:	08010c89 	.word	0x08010c89
 8010ccc:	08010e19 	.word	0x08010e19
 8010cd0:	08010d3d 	.word	0x08010d3d
 8010cd4:	08010dfb 	.word	0x08010dfb
 8010cd8:	08010c89 	.word	0x08010c89
 8010cdc:	08010c89 	.word	0x08010c89
 8010ce0:	08010e3b 	.word	0x08010e3b
 8010ce4:	08010c89 	.word	0x08010c89
 8010ce8:	08010d3d 	.word	0x08010d3d
 8010cec:	08010c89 	.word	0x08010c89
 8010cf0:	08010c89 	.word	0x08010c89
 8010cf4:	08010e03 	.word	0x08010e03
 8010cf8:	682b      	ldr	r3, [r5, #0]
 8010cfa:	1d1a      	adds	r2, r3, #4
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	602a      	str	r2, [r5, #0]
 8010d00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010d04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010d08:	2301      	movs	r3, #1
 8010d0a:	e0a3      	b.n	8010e54 <_printf_i+0x1f4>
 8010d0c:	6820      	ldr	r0, [r4, #0]
 8010d0e:	6829      	ldr	r1, [r5, #0]
 8010d10:	0606      	lsls	r6, r0, #24
 8010d12:	f101 0304 	add.w	r3, r1, #4
 8010d16:	d50a      	bpl.n	8010d2e <_printf_i+0xce>
 8010d18:	680e      	ldr	r6, [r1, #0]
 8010d1a:	602b      	str	r3, [r5, #0]
 8010d1c:	2e00      	cmp	r6, #0
 8010d1e:	da03      	bge.n	8010d28 <_printf_i+0xc8>
 8010d20:	232d      	movs	r3, #45	; 0x2d
 8010d22:	4276      	negs	r6, r6
 8010d24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010d28:	485e      	ldr	r0, [pc, #376]	; (8010ea4 <_printf_i+0x244>)
 8010d2a:	230a      	movs	r3, #10
 8010d2c:	e019      	b.n	8010d62 <_printf_i+0x102>
 8010d2e:	680e      	ldr	r6, [r1, #0]
 8010d30:	602b      	str	r3, [r5, #0]
 8010d32:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010d36:	bf18      	it	ne
 8010d38:	b236      	sxthne	r6, r6
 8010d3a:	e7ef      	b.n	8010d1c <_printf_i+0xbc>
 8010d3c:	682b      	ldr	r3, [r5, #0]
 8010d3e:	6820      	ldr	r0, [r4, #0]
 8010d40:	1d19      	adds	r1, r3, #4
 8010d42:	6029      	str	r1, [r5, #0]
 8010d44:	0601      	lsls	r1, r0, #24
 8010d46:	d501      	bpl.n	8010d4c <_printf_i+0xec>
 8010d48:	681e      	ldr	r6, [r3, #0]
 8010d4a:	e002      	b.n	8010d52 <_printf_i+0xf2>
 8010d4c:	0646      	lsls	r6, r0, #25
 8010d4e:	d5fb      	bpl.n	8010d48 <_printf_i+0xe8>
 8010d50:	881e      	ldrh	r6, [r3, #0]
 8010d52:	4854      	ldr	r0, [pc, #336]	; (8010ea4 <_printf_i+0x244>)
 8010d54:	2f6f      	cmp	r7, #111	; 0x6f
 8010d56:	bf0c      	ite	eq
 8010d58:	2308      	moveq	r3, #8
 8010d5a:	230a      	movne	r3, #10
 8010d5c:	2100      	movs	r1, #0
 8010d5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010d62:	6865      	ldr	r5, [r4, #4]
 8010d64:	60a5      	str	r5, [r4, #8]
 8010d66:	2d00      	cmp	r5, #0
 8010d68:	bfa2      	ittt	ge
 8010d6a:	6821      	ldrge	r1, [r4, #0]
 8010d6c:	f021 0104 	bicge.w	r1, r1, #4
 8010d70:	6021      	strge	r1, [r4, #0]
 8010d72:	b90e      	cbnz	r6, 8010d78 <_printf_i+0x118>
 8010d74:	2d00      	cmp	r5, #0
 8010d76:	d04d      	beq.n	8010e14 <_printf_i+0x1b4>
 8010d78:	4615      	mov	r5, r2
 8010d7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8010d7e:	fb03 6711 	mls	r7, r3, r1, r6
 8010d82:	5dc7      	ldrb	r7, [r0, r7]
 8010d84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010d88:	4637      	mov	r7, r6
 8010d8a:	42bb      	cmp	r3, r7
 8010d8c:	460e      	mov	r6, r1
 8010d8e:	d9f4      	bls.n	8010d7a <_printf_i+0x11a>
 8010d90:	2b08      	cmp	r3, #8
 8010d92:	d10b      	bne.n	8010dac <_printf_i+0x14c>
 8010d94:	6823      	ldr	r3, [r4, #0]
 8010d96:	07de      	lsls	r6, r3, #31
 8010d98:	d508      	bpl.n	8010dac <_printf_i+0x14c>
 8010d9a:	6923      	ldr	r3, [r4, #16]
 8010d9c:	6861      	ldr	r1, [r4, #4]
 8010d9e:	4299      	cmp	r1, r3
 8010da0:	bfde      	ittt	le
 8010da2:	2330      	movle	r3, #48	; 0x30
 8010da4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010da8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010dac:	1b52      	subs	r2, r2, r5
 8010dae:	6122      	str	r2, [r4, #16]
 8010db0:	f8cd a000 	str.w	sl, [sp]
 8010db4:	464b      	mov	r3, r9
 8010db6:	aa03      	add	r2, sp, #12
 8010db8:	4621      	mov	r1, r4
 8010dba:	4640      	mov	r0, r8
 8010dbc:	f7ff fee2 	bl	8010b84 <_printf_common>
 8010dc0:	3001      	adds	r0, #1
 8010dc2:	d14c      	bne.n	8010e5e <_printf_i+0x1fe>
 8010dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8010dc8:	b004      	add	sp, #16
 8010dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010dce:	4835      	ldr	r0, [pc, #212]	; (8010ea4 <_printf_i+0x244>)
 8010dd0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010dd4:	6829      	ldr	r1, [r5, #0]
 8010dd6:	6823      	ldr	r3, [r4, #0]
 8010dd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8010ddc:	6029      	str	r1, [r5, #0]
 8010dde:	061d      	lsls	r5, r3, #24
 8010de0:	d514      	bpl.n	8010e0c <_printf_i+0x1ac>
 8010de2:	07df      	lsls	r7, r3, #31
 8010de4:	bf44      	itt	mi
 8010de6:	f043 0320 	orrmi.w	r3, r3, #32
 8010dea:	6023      	strmi	r3, [r4, #0]
 8010dec:	b91e      	cbnz	r6, 8010df6 <_printf_i+0x196>
 8010dee:	6823      	ldr	r3, [r4, #0]
 8010df0:	f023 0320 	bic.w	r3, r3, #32
 8010df4:	6023      	str	r3, [r4, #0]
 8010df6:	2310      	movs	r3, #16
 8010df8:	e7b0      	b.n	8010d5c <_printf_i+0xfc>
 8010dfa:	6823      	ldr	r3, [r4, #0]
 8010dfc:	f043 0320 	orr.w	r3, r3, #32
 8010e00:	6023      	str	r3, [r4, #0]
 8010e02:	2378      	movs	r3, #120	; 0x78
 8010e04:	4828      	ldr	r0, [pc, #160]	; (8010ea8 <_printf_i+0x248>)
 8010e06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010e0a:	e7e3      	b.n	8010dd4 <_printf_i+0x174>
 8010e0c:	0659      	lsls	r1, r3, #25
 8010e0e:	bf48      	it	mi
 8010e10:	b2b6      	uxthmi	r6, r6
 8010e12:	e7e6      	b.n	8010de2 <_printf_i+0x182>
 8010e14:	4615      	mov	r5, r2
 8010e16:	e7bb      	b.n	8010d90 <_printf_i+0x130>
 8010e18:	682b      	ldr	r3, [r5, #0]
 8010e1a:	6826      	ldr	r6, [r4, #0]
 8010e1c:	6961      	ldr	r1, [r4, #20]
 8010e1e:	1d18      	adds	r0, r3, #4
 8010e20:	6028      	str	r0, [r5, #0]
 8010e22:	0635      	lsls	r5, r6, #24
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	d501      	bpl.n	8010e2c <_printf_i+0x1cc>
 8010e28:	6019      	str	r1, [r3, #0]
 8010e2a:	e002      	b.n	8010e32 <_printf_i+0x1d2>
 8010e2c:	0670      	lsls	r0, r6, #25
 8010e2e:	d5fb      	bpl.n	8010e28 <_printf_i+0x1c8>
 8010e30:	8019      	strh	r1, [r3, #0]
 8010e32:	2300      	movs	r3, #0
 8010e34:	6123      	str	r3, [r4, #16]
 8010e36:	4615      	mov	r5, r2
 8010e38:	e7ba      	b.n	8010db0 <_printf_i+0x150>
 8010e3a:	682b      	ldr	r3, [r5, #0]
 8010e3c:	1d1a      	adds	r2, r3, #4
 8010e3e:	602a      	str	r2, [r5, #0]
 8010e40:	681d      	ldr	r5, [r3, #0]
 8010e42:	6862      	ldr	r2, [r4, #4]
 8010e44:	2100      	movs	r1, #0
 8010e46:	4628      	mov	r0, r5
 8010e48:	f7ef f9d2 	bl	80001f0 <memchr>
 8010e4c:	b108      	cbz	r0, 8010e52 <_printf_i+0x1f2>
 8010e4e:	1b40      	subs	r0, r0, r5
 8010e50:	6060      	str	r0, [r4, #4]
 8010e52:	6863      	ldr	r3, [r4, #4]
 8010e54:	6123      	str	r3, [r4, #16]
 8010e56:	2300      	movs	r3, #0
 8010e58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010e5c:	e7a8      	b.n	8010db0 <_printf_i+0x150>
 8010e5e:	6923      	ldr	r3, [r4, #16]
 8010e60:	462a      	mov	r2, r5
 8010e62:	4649      	mov	r1, r9
 8010e64:	4640      	mov	r0, r8
 8010e66:	47d0      	blx	sl
 8010e68:	3001      	adds	r0, #1
 8010e6a:	d0ab      	beq.n	8010dc4 <_printf_i+0x164>
 8010e6c:	6823      	ldr	r3, [r4, #0]
 8010e6e:	079b      	lsls	r3, r3, #30
 8010e70:	d413      	bmi.n	8010e9a <_printf_i+0x23a>
 8010e72:	68e0      	ldr	r0, [r4, #12]
 8010e74:	9b03      	ldr	r3, [sp, #12]
 8010e76:	4298      	cmp	r0, r3
 8010e78:	bfb8      	it	lt
 8010e7a:	4618      	movlt	r0, r3
 8010e7c:	e7a4      	b.n	8010dc8 <_printf_i+0x168>
 8010e7e:	2301      	movs	r3, #1
 8010e80:	4632      	mov	r2, r6
 8010e82:	4649      	mov	r1, r9
 8010e84:	4640      	mov	r0, r8
 8010e86:	47d0      	blx	sl
 8010e88:	3001      	adds	r0, #1
 8010e8a:	d09b      	beq.n	8010dc4 <_printf_i+0x164>
 8010e8c:	3501      	adds	r5, #1
 8010e8e:	68e3      	ldr	r3, [r4, #12]
 8010e90:	9903      	ldr	r1, [sp, #12]
 8010e92:	1a5b      	subs	r3, r3, r1
 8010e94:	42ab      	cmp	r3, r5
 8010e96:	dcf2      	bgt.n	8010e7e <_printf_i+0x21e>
 8010e98:	e7eb      	b.n	8010e72 <_printf_i+0x212>
 8010e9a:	2500      	movs	r5, #0
 8010e9c:	f104 0619 	add.w	r6, r4, #25
 8010ea0:	e7f5      	b.n	8010e8e <_printf_i+0x22e>
 8010ea2:	bf00      	nop
 8010ea4:	080142fa 	.word	0x080142fa
 8010ea8:	0801430b 	.word	0x0801430b

08010eac <siprintf>:
 8010eac:	b40e      	push	{r1, r2, r3}
 8010eae:	b500      	push	{lr}
 8010eb0:	b09c      	sub	sp, #112	; 0x70
 8010eb2:	ab1d      	add	r3, sp, #116	; 0x74
 8010eb4:	9002      	str	r0, [sp, #8]
 8010eb6:	9006      	str	r0, [sp, #24]
 8010eb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010ebc:	4809      	ldr	r0, [pc, #36]	; (8010ee4 <siprintf+0x38>)
 8010ebe:	9107      	str	r1, [sp, #28]
 8010ec0:	9104      	str	r1, [sp, #16]
 8010ec2:	4909      	ldr	r1, [pc, #36]	; (8010ee8 <siprintf+0x3c>)
 8010ec4:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ec8:	9105      	str	r1, [sp, #20]
 8010eca:	6800      	ldr	r0, [r0, #0]
 8010ecc:	9301      	str	r3, [sp, #4]
 8010ece:	a902      	add	r1, sp, #8
 8010ed0:	f001 fb78 	bl	80125c4 <_svfiprintf_r>
 8010ed4:	9b02      	ldr	r3, [sp, #8]
 8010ed6:	2200      	movs	r2, #0
 8010ed8:	701a      	strb	r2, [r3, #0]
 8010eda:	b01c      	add	sp, #112	; 0x70
 8010edc:	f85d eb04 	ldr.w	lr, [sp], #4
 8010ee0:	b003      	add	sp, #12
 8010ee2:	4770      	bx	lr
 8010ee4:	2000002c 	.word	0x2000002c
 8010ee8:	ffff0208 	.word	0xffff0208

08010eec <quorem>:
 8010eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ef0:	6903      	ldr	r3, [r0, #16]
 8010ef2:	690c      	ldr	r4, [r1, #16]
 8010ef4:	42a3      	cmp	r3, r4
 8010ef6:	4607      	mov	r7, r0
 8010ef8:	f2c0 8081 	blt.w	8010ffe <quorem+0x112>
 8010efc:	3c01      	subs	r4, #1
 8010efe:	f101 0814 	add.w	r8, r1, #20
 8010f02:	f100 0514 	add.w	r5, r0, #20
 8010f06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010f0a:	9301      	str	r3, [sp, #4]
 8010f0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010f10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010f14:	3301      	adds	r3, #1
 8010f16:	429a      	cmp	r2, r3
 8010f18:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010f1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010f20:	fbb2 f6f3 	udiv	r6, r2, r3
 8010f24:	d331      	bcc.n	8010f8a <quorem+0x9e>
 8010f26:	f04f 0e00 	mov.w	lr, #0
 8010f2a:	4640      	mov	r0, r8
 8010f2c:	46ac      	mov	ip, r5
 8010f2e:	46f2      	mov	sl, lr
 8010f30:	f850 2b04 	ldr.w	r2, [r0], #4
 8010f34:	b293      	uxth	r3, r2
 8010f36:	fb06 e303 	mla	r3, r6, r3, lr
 8010f3a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010f3e:	b29b      	uxth	r3, r3
 8010f40:	ebaa 0303 	sub.w	r3, sl, r3
 8010f44:	f8dc a000 	ldr.w	sl, [ip]
 8010f48:	0c12      	lsrs	r2, r2, #16
 8010f4a:	fa13 f38a 	uxtah	r3, r3, sl
 8010f4e:	fb06 e202 	mla	r2, r6, r2, lr
 8010f52:	9300      	str	r3, [sp, #0]
 8010f54:	9b00      	ldr	r3, [sp, #0]
 8010f56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010f5a:	b292      	uxth	r2, r2
 8010f5c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010f60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010f64:	f8bd 3000 	ldrh.w	r3, [sp]
 8010f68:	4581      	cmp	r9, r0
 8010f6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010f6e:	f84c 3b04 	str.w	r3, [ip], #4
 8010f72:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010f76:	d2db      	bcs.n	8010f30 <quorem+0x44>
 8010f78:	f855 300b 	ldr.w	r3, [r5, fp]
 8010f7c:	b92b      	cbnz	r3, 8010f8a <quorem+0x9e>
 8010f7e:	9b01      	ldr	r3, [sp, #4]
 8010f80:	3b04      	subs	r3, #4
 8010f82:	429d      	cmp	r5, r3
 8010f84:	461a      	mov	r2, r3
 8010f86:	d32e      	bcc.n	8010fe6 <quorem+0xfa>
 8010f88:	613c      	str	r4, [r7, #16]
 8010f8a:	4638      	mov	r0, r7
 8010f8c:	f001 f8c6 	bl	801211c <__mcmp>
 8010f90:	2800      	cmp	r0, #0
 8010f92:	db24      	blt.n	8010fde <quorem+0xf2>
 8010f94:	3601      	adds	r6, #1
 8010f96:	4628      	mov	r0, r5
 8010f98:	f04f 0c00 	mov.w	ip, #0
 8010f9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8010fa0:	f8d0 e000 	ldr.w	lr, [r0]
 8010fa4:	b293      	uxth	r3, r2
 8010fa6:	ebac 0303 	sub.w	r3, ip, r3
 8010faa:	0c12      	lsrs	r2, r2, #16
 8010fac:	fa13 f38e 	uxtah	r3, r3, lr
 8010fb0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010fb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010fb8:	b29b      	uxth	r3, r3
 8010fba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010fbe:	45c1      	cmp	r9, r8
 8010fc0:	f840 3b04 	str.w	r3, [r0], #4
 8010fc4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010fc8:	d2e8      	bcs.n	8010f9c <quorem+0xb0>
 8010fca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010fce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010fd2:	b922      	cbnz	r2, 8010fde <quorem+0xf2>
 8010fd4:	3b04      	subs	r3, #4
 8010fd6:	429d      	cmp	r5, r3
 8010fd8:	461a      	mov	r2, r3
 8010fda:	d30a      	bcc.n	8010ff2 <quorem+0x106>
 8010fdc:	613c      	str	r4, [r7, #16]
 8010fde:	4630      	mov	r0, r6
 8010fe0:	b003      	add	sp, #12
 8010fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fe6:	6812      	ldr	r2, [r2, #0]
 8010fe8:	3b04      	subs	r3, #4
 8010fea:	2a00      	cmp	r2, #0
 8010fec:	d1cc      	bne.n	8010f88 <quorem+0x9c>
 8010fee:	3c01      	subs	r4, #1
 8010ff0:	e7c7      	b.n	8010f82 <quorem+0x96>
 8010ff2:	6812      	ldr	r2, [r2, #0]
 8010ff4:	3b04      	subs	r3, #4
 8010ff6:	2a00      	cmp	r2, #0
 8010ff8:	d1f0      	bne.n	8010fdc <quorem+0xf0>
 8010ffa:	3c01      	subs	r4, #1
 8010ffc:	e7eb      	b.n	8010fd6 <quorem+0xea>
 8010ffe:	2000      	movs	r0, #0
 8011000:	e7ee      	b.n	8010fe0 <quorem+0xf4>
 8011002:	0000      	movs	r0, r0
 8011004:	0000      	movs	r0, r0
	...

08011008 <_dtoa_r>:
 8011008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801100c:	ed2d 8b04 	vpush	{d8-d9}
 8011010:	ec57 6b10 	vmov	r6, r7, d0
 8011014:	b093      	sub	sp, #76	; 0x4c
 8011016:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011018:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801101c:	9106      	str	r1, [sp, #24]
 801101e:	ee10 aa10 	vmov	sl, s0
 8011022:	4604      	mov	r4, r0
 8011024:	9209      	str	r2, [sp, #36]	; 0x24
 8011026:	930c      	str	r3, [sp, #48]	; 0x30
 8011028:	46bb      	mov	fp, r7
 801102a:	b975      	cbnz	r5, 801104a <_dtoa_r+0x42>
 801102c:	2010      	movs	r0, #16
 801102e:	f000 fddd 	bl	8011bec <malloc>
 8011032:	4602      	mov	r2, r0
 8011034:	6260      	str	r0, [r4, #36]	; 0x24
 8011036:	b920      	cbnz	r0, 8011042 <_dtoa_r+0x3a>
 8011038:	4ba7      	ldr	r3, [pc, #668]	; (80112d8 <_dtoa_r+0x2d0>)
 801103a:	21ea      	movs	r1, #234	; 0xea
 801103c:	48a7      	ldr	r0, [pc, #668]	; (80112dc <_dtoa_r+0x2d4>)
 801103e:	f001 fbd1 	bl	80127e4 <__assert_func>
 8011042:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011046:	6005      	str	r5, [r0, #0]
 8011048:	60c5      	str	r5, [r0, #12]
 801104a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801104c:	6819      	ldr	r1, [r3, #0]
 801104e:	b151      	cbz	r1, 8011066 <_dtoa_r+0x5e>
 8011050:	685a      	ldr	r2, [r3, #4]
 8011052:	604a      	str	r2, [r1, #4]
 8011054:	2301      	movs	r3, #1
 8011056:	4093      	lsls	r3, r2
 8011058:	608b      	str	r3, [r1, #8]
 801105a:	4620      	mov	r0, r4
 801105c:	f000 fe1c 	bl	8011c98 <_Bfree>
 8011060:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011062:	2200      	movs	r2, #0
 8011064:	601a      	str	r2, [r3, #0]
 8011066:	1e3b      	subs	r3, r7, #0
 8011068:	bfaa      	itet	ge
 801106a:	2300      	movge	r3, #0
 801106c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8011070:	f8c8 3000 	strge.w	r3, [r8]
 8011074:	4b9a      	ldr	r3, [pc, #616]	; (80112e0 <_dtoa_r+0x2d8>)
 8011076:	bfbc      	itt	lt
 8011078:	2201      	movlt	r2, #1
 801107a:	f8c8 2000 	strlt.w	r2, [r8]
 801107e:	ea33 030b 	bics.w	r3, r3, fp
 8011082:	d11b      	bne.n	80110bc <_dtoa_r+0xb4>
 8011084:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011086:	f242 730f 	movw	r3, #9999	; 0x270f
 801108a:	6013      	str	r3, [r2, #0]
 801108c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011090:	4333      	orrs	r3, r6
 8011092:	f000 8592 	beq.w	8011bba <_dtoa_r+0xbb2>
 8011096:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011098:	b963      	cbnz	r3, 80110b4 <_dtoa_r+0xac>
 801109a:	4b92      	ldr	r3, [pc, #584]	; (80112e4 <_dtoa_r+0x2dc>)
 801109c:	e022      	b.n	80110e4 <_dtoa_r+0xdc>
 801109e:	4b92      	ldr	r3, [pc, #584]	; (80112e8 <_dtoa_r+0x2e0>)
 80110a0:	9301      	str	r3, [sp, #4]
 80110a2:	3308      	adds	r3, #8
 80110a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80110a6:	6013      	str	r3, [r2, #0]
 80110a8:	9801      	ldr	r0, [sp, #4]
 80110aa:	b013      	add	sp, #76	; 0x4c
 80110ac:	ecbd 8b04 	vpop	{d8-d9}
 80110b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110b4:	4b8b      	ldr	r3, [pc, #556]	; (80112e4 <_dtoa_r+0x2dc>)
 80110b6:	9301      	str	r3, [sp, #4]
 80110b8:	3303      	adds	r3, #3
 80110ba:	e7f3      	b.n	80110a4 <_dtoa_r+0x9c>
 80110bc:	2200      	movs	r2, #0
 80110be:	2300      	movs	r3, #0
 80110c0:	4650      	mov	r0, sl
 80110c2:	4659      	mov	r1, fp
 80110c4:	f7ef fd08 	bl	8000ad8 <__aeabi_dcmpeq>
 80110c8:	ec4b ab19 	vmov	d9, sl, fp
 80110cc:	4680      	mov	r8, r0
 80110ce:	b158      	cbz	r0, 80110e8 <_dtoa_r+0xe0>
 80110d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80110d2:	2301      	movs	r3, #1
 80110d4:	6013      	str	r3, [r2, #0]
 80110d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80110d8:	2b00      	cmp	r3, #0
 80110da:	f000 856b 	beq.w	8011bb4 <_dtoa_r+0xbac>
 80110de:	4883      	ldr	r0, [pc, #524]	; (80112ec <_dtoa_r+0x2e4>)
 80110e0:	6018      	str	r0, [r3, #0]
 80110e2:	1e43      	subs	r3, r0, #1
 80110e4:	9301      	str	r3, [sp, #4]
 80110e6:	e7df      	b.n	80110a8 <_dtoa_r+0xa0>
 80110e8:	ec4b ab10 	vmov	d0, sl, fp
 80110ec:	aa10      	add	r2, sp, #64	; 0x40
 80110ee:	a911      	add	r1, sp, #68	; 0x44
 80110f0:	4620      	mov	r0, r4
 80110f2:	f001 f8b9 	bl	8012268 <__d2b>
 80110f6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80110fa:	ee08 0a10 	vmov	s16, r0
 80110fe:	2d00      	cmp	r5, #0
 8011100:	f000 8084 	beq.w	801120c <_dtoa_r+0x204>
 8011104:	ee19 3a90 	vmov	r3, s19
 8011108:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801110c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8011110:	4656      	mov	r6, sl
 8011112:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8011116:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801111a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 801111e:	4b74      	ldr	r3, [pc, #464]	; (80112f0 <_dtoa_r+0x2e8>)
 8011120:	2200      	movs	r2, #0
 8011122:	4630      	mov	r0, r6
 8011124:	4639      	mov	r1, r7
 8011126:	f7ef f8b7 	bl	8000298 <__aeabi_dsub>
 801112a:	a365      	add	r3, pc, #404	; (adr r3, 80112c0 <_dtoa_r+0x2b8>)
 801112c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011130:	f7ef fa6a 	bl	8000608 <__aeabi_dmul>
 8011134:	a364      	add	r3, pc, #400	; (adr r3, 80112c8 <_dtoa_r+0x2c0>)
 8011136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801113a:	f7ef f8af 	bl	800029c <__adddf3>
 801113e:	4606      	mov	r6, r0
 8011140:	4628      	mov	r0, r5
 8011142:	460f      	mov	r7, r1
 8011144:	f7ef f9f6 	bl	8000534 <__aeabi_i2d>
 8011148:	a361      	add	r3, pc, #388	; (adr r3, 80112d0 <_dtoa_r+0x2c8>)
 801114a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801114e:	f7ef fa5b 	bl	8000608 <__aeabi_dmul>
 8011152:	4602      	mov	r2, r0
 8011154:	460b      	mov	r3, r1
 8011156:	4630      	mov	r0, r6
 8011158:	4639      	mov	r1, r7
 801115a:	f7ef f89f 	bl	800029c <__adddf3>
 801115e:	4606      	mov	r6, r0
 8011160:	460f      	mov	r7, r1
 8011162:	f7ef fd01 	bl	8000b68 <__aeabi_d2iz>
 8011166:	2200      	movs	r2, #0
 8011168:	9000      	str	r0, [sp, #0]
 801116a:	2300      	movs	r3, #0
 801116c:	4630      	mov	r0, r6
 801116e:	4639      	mov	r1, r7
 8011170:	f7ef fcbc 	bl	8000aec <__aeabi_dcmplt>
 8011174:	b150      	cbz	r0, 801118c <_dtoa_r+0x184>
 8011176:	9800      	ldr	r0, [sp, #0]
 8011178:	f7ef f9dc 	bl	8000534 <__aeabi_i2d>
 801117c:	4632      	mov	r2, r6
 801117e:	463b      	mov	r3, r7
 8011180:	f7ef fcaa 	bl	8000ad8 <__aeabi_dcmpeq>
 8011184:	b910      	cbnz	r0, 801118c <_dtoa_r+0x184>
 8011186:	9b00      	ldr	r3, [sp, #0]
 8011188:	3b01      	subs	r3, #1
 801118a:	9300      	str	r3, [sp, #0]
 801118c:	9b00      	ldr	r3, [sp, #0]
 801118e:	2b16      	cmp	r3, #22
 8011190:	d85a      	bhi.n	8011248 <_dtoa_r+0x240>
 8011192:	9a00      	ldr	r2, [sp, #0]
 8011194:	4b57      	ldr	r3, [pc, #348]	; (80112f4 <_dtoa_r+0x2ec>)
 8011196:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801119a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801119e:	ec51 0b19 	vmov	r0, r1, d9
 80111a2:	f7ef fca3 	bl	8000aec <__aeabi_dcmplt>
 80111a6:	2800      	cmp	r0, #0
 80111a8:	d050      	beq.n	801124c <_dtoa_r+0x244>
 80111aa:	9b00      	ldr	r3, [sp, #0]
 80111ac:	3b01      	subs	r3, #1
 80111ae:	9300      	str	r3, [sp, #0]
 80111b0:	2300      	movs	r3, #0
 80111b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80111b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80111b6:	1b5d      	subs	r5, r3, r5
 80111b8:	1e6b      	subs	r3, r5, #1
 80111ba:	9305      	str	r3, [sp, #20]
 80111bc:	bf45      	ittet	mi
 80111be:	f1c5 0301 	rsbmi	r3, r5, #1
 80111c2:	9304      	strmi	r3, [sp, #16]
 80111c4:	2300      	movpl	r3, #0
 80111c6:	2300      	movmi	r3, #0
 80111c8:	bf4c      	ite	mi
 80111ca:	9305      	strmi	r3, [sp, #20]
 80111cc:	9304      	strpl	r3, [sp, #16]
 80111ce:	9b00      	ldr	r3, [sp, #0]
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	db3d      	blt.n	8011250 <_dtoa_r+0x248>
 80111d4:	9b05      	ldr	r3, [sp, #20]
 80111d6:	9a00      	ldr	r2, [sp, #0]
 80111d8:	920a      	str	r2, [sp, #40]	; 0x28
 80111da:	4413      	add	r3, r2
 80111dc:	9305      	str	r3, [sp, #20]
 80111de:	2300      	movs	r3, #0
 80111e0:	9307      	str	r3, [sp, #28]
 80111e2:	9b06      	ldr	r3, [sp, #24]
 80111e4:	2b09      	cmp	r3, #9
 80111e6:	f200 8089 	bhi.w	80112fc <_dtoa_r+0x2f4>
 80111ea:	2b05      	cmp	r3, #5
 80111ec:	bfc4      	itt	gt
 80111ee:	3b04      	subgt	r3, #4
 80111f0:	9306      	strgt	r3, [sp, #24]
 80111f2:	9b06      	ldr	r3, [sp, #24]
 80111f4:	f1a3 0302 	sub.w	r3, r3, #2
 80111f8:	bfcc      	ite	gt
 80111fa:	2500      	movgt	r5, #0
 80111fc:	2501      	movle	r5, #1
 80111fe:	2b03      	cmp	r3, #3
 8011200:	f200 8087 	bhi.w	8011312 <_dtoa_r+0x30a>
 8011204:	e8df f003 	tbb	[pc, r3]
 8011208:	59383a2d 	.word	0x59383a2d
 801120c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8011210:	441d      	add	r5, r3
 8011212:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011216:	2b20      	cmp	r3, #32
 8011218:	bfc1      	itttt	gt
 801121a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801121e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8011222:	fa0b f303 	lslgt.w	r3, fp, r3
 8011226:	fa26 f000 	lsrgt.w	r0, r6, r0
 801122a:	bfda      	itte	le
 801122c:	f1c3 0320 	rsble	r3, r3, #32
 8011230:	fa06 f003 	lslle.w	r0, r6, r3
 8011234:	4318      	orrgt	r0, r3
 8011236:	f7ef f96d 	bl	8000514 <__aeabi_ui2d>
 801123a:	2301      	movs	r3, #1
 801123c:	4606      	mov	r6, r0
 801123e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8011242:	3d01      	subs	r5, #1
 8011244:	930e      	str	r3, [sp, #56]	; 0x38
 8011246:	e76a      	b.n	801111e <_dtoa_r+0x116>
 8011248:	2301      	movs	r3, #1
 801124a:	e7b2      	b.n	80111b2 <_dtoa_r+0x1aa>
 801124c:	900b      	str	r0, [sp, #44]	; 0x2c
 801124e:	e7b1      	b.n	80111b4 <_dtoa_r+0x1ac>
 8011250:	9b04      	ldr	r3, [sp, #16]
 8011252:	9a00      	ldr	r2, [sp, #0]
 8011254:	1a9b      	subs	r3, r3, r2
 8011256:	9304      	str	r3, [sp, #16]
 8011258:	4253      	negs	r3, r2
 801125a:	9307      	str	r3, [sp, #28]
 801125c:	2300      	movs	r3, #0
 801125e:	930a      	str	r3, [sp, #40]	; 0x28
 8011260:	e7bf      	b.n	80111e2 <_dtoa_r+0x1da>
 8011262:	2300      	movs	r3, #0
 8011264:	9308      	str	r3, [sp, #32]
 8011266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011268:	2b00      	cmp	r3, #0
 801126a:	dc55      	bgt.n	8011318 <_dtoa_r+0x310>
 801126c:	2301      	movs	r3, #1
 801126e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011272:	461a      	mov	r2, r3
 8011274:	9209      	str	r2, [sp, #36]	; 0x24
 8011276:	e00c      	b.n	8011292 <_dtoa_r+0x28a>
 8011278:	2301      	movs	r3, #1
 801127a:	e7f3      	b.n	8011264 <_dtoa_r+0x25c>
 801127c:	2300      	movs	r3, #0
 801127e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011280:	9308      	str	r3, [sp, #32]
 8011282:	9b00      	ldr	r3, [sp, #0]
 8011284:	4413      	add	r3, r2
 8011286:	9302      	str	r3, [sp, #8]
 8011288:	3301      	adds	r3, #1
 801128a:	2b01      	cmp	r3, #1
 801128c:	9303      	str	r3, [sp, #12]
 801128e:	bfb8      	it	lt
 8011290:	2301      	movlt	r3, #1
 8011292:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011294:	2200      	movs	r2, #0
 8011296:	6042      	str	r2, [r0, #4]
 8011298:	2204      	movs	r2, #4
 801129a:	f102 0614 	add.w	r6, r2, #20
 801129e:	429e      	cmp	r6, r3
 80112a0:	6841      	ldr	r1, [r0, #4]
 80112a2:	d93d      	bls.n	8011320 <_dtoa_r+0x318>
 80112a4:	4620      	mov	r0, r4
 80112a6:	f000 fcb7 	bl	8011c18 <_Balloc>
 80112aa:	9001      	str	r0, [sp, #4]
 80112ac:	2800      	cmp	r0, #0
 80112ae:	d13b      	bne.n	8011328 <_dtoa_r+0x320>
 80112b0:	4b11      	ldr	r3, [pc, #68]	; (80112f8 <_dtoa_r+0x2f0>)
 80112b2:	4602      	mov	r2, r0
 80112b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80112b8:	e6c0      	b.n	801103c <_dtoa_r+0x34>
 80112ba:	2301      	movs	r3, #1
 80112bc:	e7df      	b.n	801127e <_dtoa_r+0x276>
 80112be:	bf00      	nop
 80112c0:	636f4361 	.word	0x636f4361
 80112c4:	3fd287a7 	.word	0x3fd287a7
 80112c8:	8b60c8b3 	.word	0x8b60c8b3
 80112cc:	3fc68a28 	.word	0x3fc68a28
 80112d0:	509f79fb 	.word	0x509f79fb
 80112d4:	3fd34413 	.word	0x3fd34413
 80112d8:	08014329 	.word	0x08014329
 80112dc:	08014340 	.word	0x08014340
 80112e0:	7ff00000 	.word	0x7ff00000
 80112e4:	08014325 	.word	0x08014325
 80112e8:	0801431c 	.word	0x0801431c
 80112ec:	080142f9 	.word	0x080142f9
 80112f0:	3ff80000 	.word	0x3ff80000
 80112f4:	08014430 	.word	0x08014430
 80112f8:	0801439b 	.word	0x0801439b
 80112fc:	2501      	movs	r5, #1
 80112fe:	2300      	movs	r3, #0
 8011300:	9306      	str	r3, [sp, #24]
 8011302:	9508      	str	r5, [sp, #32]
 8011304:	f04f 33ff 	mov.w	r3, #4294967295
 8011308:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801130c:	2200      	movs	r2, #0
 801130e:	2312      	movs	r3, #18
 8011310:	e7b0      	b.n	8011274 <_dtoa_r+0x26c>
 8011312:	2301      	movs	r3, #1
 8011314:	9308      	str	r3, [sp, #32]
 8011316:	e7f5      	b.n	8011304 <_dtoa_r+0x2fc>
 8011318:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801131a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801131e:	e7b8      	b.n	8011292 <_dtoa_r+0x28a>
 8011320:	3101      	adds	r1, #1
 8011322:	6041      	str	r1, [r0, #4]
 8011324:	0052      	lsls	r2, r2, #1
 8011326:	e7b8      	b.n	801129a <_dtoa_r+0x292>
 8011328:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801132a:	9a01      	ldr	r2, [sp, #4]
 801132c:	601a      	str	r2, [r3, #0]
 801132e:	9b03      	ldr	r3, [sp, #12]
 8011330:	2b0e      	cmp	r3, #14
 8011332:	f200 809d 	bhi.w	8011470 <_dtoa_r+0x468>
 8011336:	2d00      	cmp	r5, #0
 8011338:	f000 809a 	beq.w	8011470 <_dtoa_r+0x468>
 801133c:	9b00      	ldr	r3, [sp, #0]
 801133e:	2b00      	cmp	r3, #0
 8011340:	dd32      	ble.n	80113a8 <_dtoa_r+0x3a0>
 8011342:	4ab7      	ldr	r2, [pc, #732]	; (8011620 <_dtoa_r+0x618>)
 8011344:	f003 030f 	and.w	r3, r3, #15
 8011348:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801134c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011350:	9b00      	ldr	r3, [sp, #0]
 8011352:	05d8      	lsls	r0, r3, #23
 8011354:	ea4f 1723 	mov.w	r7, r3, asr #4
 8011358:	d516      	bpl.n	8011388 <_dtoa_r+0x380>
 801135a:	4bb2      	ldr	r3, [pc, #712]	; (8011624 <_dtoa_r+0x61c>)
 801135c:	ec51 0b19 	vmov	r0, r1, d9
 8011360:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011364:	f7ef fa7a 	bl	800085c <__aeabi_ddiv>
 8011368:	f007 070f 	and.w	r7, r7, #15
 801136c:	4682      	mov	sl, r0
 801136e:	468b      	mov	fp, r1
 8011370:	2503      	movs	r5, #3
 8011372:	4eac      	ldr	r6, [pc, #688]	; (8011624 <_dtoa_r+0x61c>)
 8011374:	b957      	cbnz	r7, 801138c <_dtoa_r+0x384>
 8011376:	4642      	mov	r2, r8
 8011378:	464b      	mov	r3, r9
 801137a:	4650      	mov	r0, sl
 801137c:	4659      	mov	r1, fp
 801137e:	f7ef fa6d 	bl	800085c <__aeabi_ddiv>
 8011382:	4682      	mov	sl, r0
 8011384:	468b      	mov	fp, r1
 8011386:	e028      	b.n	80113da <_dtoa_r+0x3d2>
 8011388:	2502      	movs	r5, #2
 801138a:	e7f2      	b.n	8011372 <_dtoa_r+0x36a>
 801138c:	07f9      	lsls	r1, r7, #31
 801138e:	d508      	bpl.n	80113a2 <_dtoa_r+0x39a>
 8011390:	4640      	mov	r0, r8
 8011392:	4649      	mov	r1, r9
 8011394:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011398:	f7ef f936 	bl	8000608 <__aeabi_dmul>
 801139c:	3501      	adds	r5, #1
 801139e:	4680      	mov	r8, r0
 80113a0:	4689      	mov	r9, r1
 80113a2:	107f      	asrs	r7, r7, #1
 80113a4:	3608      	adds	r6, #8
 80113a6:	e7e5      	b.n	8011374 <_dtoa_r+0x36c>
 80113a8:	f000 809b 	beq.w	80114e2 <_dtoa_r+0x4da>
 80113ac:	9b00      	ldr	r3, [sp, #0]
 80113ae:	4f9d      	ldr	r7, [pc, #628]	; (8011624 <_dtoa_r+0x61c>)
 80113b0:	425e      	negs	r6, r3
 80113b2:	4b9b      	ldr	r3, [pc, #620]	; (8011620 <_dtoa_r+0x618>)
 80113b4:	f006 020f 	and.w	r2, r6, #15
 80113b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80113bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113c0:	ec51 0b19 	vmov	r0, r1, d9
 80113c4:	f7ef f920 	bl	8000608 <__aeabi_dmul>
 80113c8:	1136      	asrs	r6, r6, #4
 80113ca:	4682      	mov	sl, r0
 80113cc:	468b      	mov	fp, r1
 80113ce:	2300      	movs	r3, #0
 80113d0:	2502      	movs	r5, #2
 80113d2:	2e00      	cmp	r6, #0
 80113d4:	d17a      	bne.n	80114cc <_dtoa_r+0x4c4>
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d1d3      	bne.n	8011382 <_dtoa_r+0x37a>
 80113da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80113dc:	2b00      	cmp	r3, #0
 80113de:	f000 8082 	beq.w	80114e6 <_dtoa_r+0x4de>
 80113e2:	4b91      	ldr	r3, [pc, #580]	; (8011628 <_dtoa_r+0x620>)
 80113e4:	2200      	movs	r2, #0
 80113e6:	4650      	mov	r0, sl
 80113e8:	4659      	mov	r1, fp
 80113ea:	f7ef fb7f 	bl	8000aec <__aeabi_dcmplt>
 80113ee:	2800      	cmp	r0, #0
 80113f0:	d079      	beq.n	80114e6 <_dtoa_r+0x4de>
 80113f2:	9b03      	ldr	r3, [sp, #12]
 80113f4:	2b00      	cmp	r3, #0
 80113f6:	d076      	beq.n	80114e6 <_dtoa_r+0x4de>
 80113f8:	9b02      	ldr	r3, [sp, #8]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	dd36      	ble.n	801146c <_dtoa_r+0x464>
 80113fe:	9b00      	ldr	r3, [sp, #0]
 8011400:	4650      	mov	r0, sl
 8011402:	4659      	mov	r1, fp
 8011404:	1e5f      	subs	r7, r3, #1
 8011406:	2200      	movs	r2, #0
 8011408:	4b88      	ldr	r3, [pc, #544]	; (801162c <_dtoa_r+0x624>)
 801140a:	f7ef f8fd 	bl	8000608 <__aeabi_dmul>
 801140e:	9e02      	ldr	r6, [sp, #8]
 8011410:	4682      	mov	sl, r0
 8011412:	468b      	mov	fp, r1
 8011414:	3501      	adds	r5, #1
 8011416:	4628      	mov	r0, r5
 8011418:	f7ef f88c 	bl	8000534 <__aeabi_i2d>
 801141c:	4652      	mov	r2, sl
 801141e:	465b      	mov	r3, fp
 8011420:	f7ef f8f2 	bl	8000608 <__aeabi_dmul>
 8011424:	4b82      	ldr	r3, [pc, #520]	; (8011630 <_dtoa_r+0x628>)
 8011426:	2200      	movs	r2, #0
 8011428:	f7ee ff38 	bl	800029c <__adddf3>
 801142c:	46d0      	mov	r8, sl
 801142e:	46d9      	mov	r9, fp
 8011430:	4682      	mov	sl, r0
 8011432:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8011436:	2e00      	cmp	r6, #0
 8011438:	d158      	bne.n	80114ec <_dtoa_r+0x4e4>
 801143a:	4b7e      	ldr	r3, [pc, #504]	; (8011634 <_dtoa_r+0x62c>)
 801143c:	2200      	movs	r2, #0
 801143e:	4640      	mov	r0, r8
 8011440:	4649      	mov	r1, r9
 8011442:	f7ee ff29 	bl	8000298 <__aeabi_dsub>
 8011446:	4652      	mov	r2, sl
 8011448:	465b      	mov	r3, fp
 801144a:	4680      	mov	r8, r0
 801144c:	4689      	mov	r9, r1
 801144e:	f7ef fb6b 	bl	8000b28 <__aeabi_dcmpgt>
 8011452:	2800      	cmp	r0, #0
 8011454:	f040 8295 	bne.w	8011982 <_dtoa_r+0x97a>
 8011458:	4652      	mov	r2, sl
 801145a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801145e:	4640      	mov	r0, r8
 8011460:	4649      	mov	r1, r9
 8011462:	f7ef fb43 	bl	8000aec <__aeabi_dcmplt>
 8011466:	2800      	cmp	r0, #0
 8011468:	f040 8289 	bne.w	801197e <_dtoa_r+0x976>
 801146c:	ec5b ab19 	vmov	sl, fp, d9
 8011470:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011472:	2b00      	cmp	r3, #0
 8011474:	f2c0 8148 	blt.w	8011708 <_dtoa_r+0x700>
 8011478:	9a00      	ldr	r2, [sp, #0]
 801147a:	2a0e      	cmp	r2, #14
 801147c:	f300 8144 	bgt.w	8011708 <_dtoa_r+0x700>
 8011480:	4b67      	ldr	r3, [pc, #412]	; (8011620 <_dtoa_r+0x618>)
 8011482:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011486:	e9d3 8900 	ldrd	r8, r9, [r3]
 801148a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801148c:	2b00      	cmp	r3, #0
 801148e:	f280 80d5 	bge.w	801163c <_dtoa_r+0x634>
 8011492:	9b03      	ldr	r3, [sp, #12]
 8011494:	2b00      	cmp	r3, #0
 8011496:	f300 80d1 	bgt.w	801163c <_dtoa_r+0x634>
 801149a:	f040 826f 	bne.w	801197c <_dtoa_r+0x974>
 801149e:	4b65      	ldr	r3, [pc, #404]	; (8011634 <_dtoa_r+0x62c>)
 80114a0:	2200      	movs	r2, #0
 80114a2:	4640      	mov	r0, r8
 80114a4:	4649      	mov	r1, r9
 80114a6:	f7ef f8af 	bl	8000608 <__aeabi_dmul>
 80114aa:	4652      	mov	r2, sl
 80114ac:	465b      	mov	r3, fp
 80114ae:	f7ef fb31 	bl	8000b14 <__aeabi_dcmpge>
 80114b2:	9e03      	ldr	r6, [sp, #12]
 80114b4:	4637      	mov	r7, r6
 80114b6:	2800      	cmp	r0, #0
 80114b8:	f040 8245 	bne.w	8011946 <_dtoa_r+0x93e>
 80114bc:	9d01      	ldr	r5, [sp, #4]
 80114be:	2331      	movs	r3, #49	; 0x31
 80114c0:	f805 3b01 	strb.w	r3, [r5], #1
 80114c4:	9b00      	ldr	r3, [sp, #0]
 80114c6:	3301      	adds	r3, #1
 80114c8:	9300      	str	r3, [sp, #0]
 80114ca:	e240      	b.n	801194e <_dtoa_r+0x946>
 80114cc:	07f2      	lsls	r2, r6, #31
 80114ce:	d505      	bpl.n	80114dc <_dtoa_r+0x4d4>
 80114d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80114d4:	f7ef f898 	bl	8000608 <__aeabi_dmul>
 80114d8:	3501      	adds	r5, #1
 80114da:	2301      	movs	r3, #1
 80114dc:	1076      	asrs	r6, r6, #1
 80114de:	3708      	adds	r7, #8
 80114e0:	e777      	b.n	80113d2 <_dtoa_r+0x3ca>
 80114e2:	2502      	movs	r5, #2
 80114e4:	e779      	b.n	80113da <_dtoa_r+0x3d2>
 80114e6:	9f00      	ldr	r7, [sp, #0]
 80114e8:	9e03      	ldr	r6, [sp, #12]
 80114ea:	e794      	b.n	8011416 <_dtoa_r+0x40e>
 80114ec:	9901      	ldr	r1, [sp, #4]
 80114ee:	4b4c      	ldr	r3, [pc, #304]	; (8011620 <_dtoa_r+0x618>)
 80114f0:	4431      	add	r1, r6
 80114f2:	910d      	str	r1, [sp, #52]	; 0x34
 80114f4:	9908      	ldr	r1, [sp, #32]
 80114f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80114fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80114fe:	2900      	cmp	r1, #0
 8011500:	d043      	beq.n	801158a <_dtoa_r+0x582>
 8011502:	494d      	ldr	r1, [pc, #308]	; (8011638 <_dtoa_r+0x630>)
 8011504:	2000      	movs	r0, #0
 8011506:	f7ef f9a9 	bl	800085c <__aeabi_ddiv>
 801150a:	4652      	mov	r2, sl
 801150c:	465b      	mov	r3, fp
 801150e:	f7ee fec3 	bl	8000298 <__aeabi_dsub>
 8011512:	9d01      	ldr	r5, [sp, #4]
 8011514:	4682      	mov	sl, r0
 8011516:	468b      	mov	fp, r1
 8011518:	4649      	mov	r1, r9
 801151a:	4640      	mov	r0, r8
 801151c:	f7ef fb24 	bl	8000b68 <__aeabi_d2iz>
 8011520:	4606      	mov	r6, r0
 8011522:	f7ef f807 	bl	8000534 <__aeabi_i2d>
 8011526:	4602      	mov	r2, r0
 8011528:	460b      	mov	r3, r1
 801152a:	4640      	mov	r0, r8
 801152c:	4649      	mov	r1, r9
 801152e:	f7ee feb3 	bl	8000298 <__aeabi_dsub>
 8011532:	3630      	adds	r6, #48	; 0x30
 8011534:	f805 6b01 	strb.w	r6, [r5], #1
 8011538:	4652      	mov	r2, sl
 801153a:	465b      	mov	r3, fp
 801153c:	4680      	mov	r8, r0
 801153e:	4689      	mov	r9, r1
 8011540:	f7ef fad4 	bl	8000aec <__aeabi_dcmplt>
 8011544:	2800      	cmp	r0, #0
 8011546:	d163      	bne.n	8011610 <_dtoa_r+0x608>
 8011548:	4642      	mov	r2, r8
 801154a:	464b      	mov	r3, r9
 801154c:	4936      	ldr	r1, [pc, #216]	; (8011628 <_dtoa_r+0x620>)
 801154e:	2000      	movs	r0, #0
 8011550:	f7ee fea2 	bl	8000298 <__aeabi_dsub>
 8011554:	4652      	mov	r2, sl
 8011556:	465b      	mov	r3, fp
 8011558:	f7ef fac8 	bl	8000aec <__aeabi_dcmplt>
 801155c:	2800      	cmp	r0, #0
 801155e:	f040 80b5 	bne.w	80116cc <_dtoa_r+0x6c4>
 8011562:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011564:	429d      	cmp	r5, r3
 8011566:	d081      	beq.n	801146c <_dtoa_r+0x464>
 8011568:	4b30      	ldr	r3, [pc, #192]	; (801162c <_dtoa_r+0x624>)
 801156a:	2200      	movs	r2, #0
 801156c:	4650      	mov	r0, sl
 801156e:	4659      	mov	r1, fp
 8011570:	f7ef f84a 	bl	8000608 <__aeabi_dmul>
 8011574:	4b2d      	ldr	r3, [pc, #180]	; (801162c <_dtoa_r+0x624>)
 8011576:	4682      	mov	sl, r0
 8011578:	468b      	mov	fp, r1
 801157a:	4640      	mov	r0, r8
 801157c:	4649      	mov	r1, r9
 801157e:	2200      	movs	r2, #0
 8011580:	f7ef f842 	bl	8000608 <__aeabi_dmul>
 8011584:	4680      	mov	r8, r0
 8011586:	4689      	mov	r9, r1
 8011588:	e7c6      	b.n	8011518 <_dtoa_r+0x510>
 801158a:	4650      	mov	r0, sl
 801158c:	4659      	mov	r1, fp
 801158e:	f7ef f83b 	bl	8000608 <__aeabi_dmul>
 8011592:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011594:	9d01      	ldr	r5, [sp, #4]
 8011596:	930f      	str	r3, [sp, #60]	; 0x3c
 8011598:	4682      	mov	sl, r0
 801159a:	468b      	mov	fp, r1
 801159c:	4649      	mov	r1, r9
 801159e:	4640      	mov	r0, r8
 80115a0:	f7ef fae2 	bl	8000b68 <__aeabi_d2iz>
 80115a4:	4606      	mov	r6, r0
 80115a6:	f7ee ffc5 	bl	8000534 <__aeabi_i2d>
 80115aa:	3630      	adds	r6, #48	; 0x30
 80115ac:	4602      	mov	r2, r0
 80115ae:	460b      	mov	r3, r1
 80115b0:	4640      	mov	r0, r8
 80115b2:	4649      	mov	r1, r9
 80115b4:	f7ee fe70 	bl	8000298 <__aeabi_dsub>
 80115b8:	f805 6b01 	strb.w	r6, [r5], #1
 80115bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80115be:	429d      	cmp	r5, r3
 80115c0:	4680      	mov	r8, r0
 80115c2:	4689      	mov	r9, r1
 80115c4:	f04f 0200 	mov.w	r2, #0
 80115c8:	d124      	bne.n	8011614 <_dtoa_r+0x60c>
 80115ca:	4b1b      	ldr	r3, [pc, #108]	; (8011638 <_dtoa_r+0x630>)
 80115cc:	4650      	mov	r0, sl
 80115ce:	4659      	mov	r1, fp
 80115d0:	f7ee fe64 	bl	800029c <__adddf3>
 80115d4:	4602      	mov	r2, r0
 80115d6:	460b      	mov	r3, r1
 80115d8:	4640      	mov	r0, r8
 80115da:	4649      	mov	r1, r9
 80115dc:	f7ef faa4 	bl	8000b28 <__aeabi_dcmpgt>
 80115e0:	2800      	cmp	r0, #0
 80115e2:	d173      	bne.n	80116cc <_dtoa_r+0x6c4>
 80115e4:	4652      	mov	r2, sl
 80115e6:	465b      	mov	r3, fp
 80115e8:	4913      	ldr	r1, [pc, #76]	; (8011638 <_dtoa_r+0x630>)
 80115ea:	2000      	movs	r0, #0
 80115ec:	f7ee fe54 	bl	8000298 <__aeabi_dsub>
 80115f0:	4602      	mov	r2, r0
 80115f2:	460b      	mov	r3, r1
 80115f4:	4640      	mov	r0, r8
 80115f6:	4649      	mov	r1, r9
 80115f8:	f7ef fa78 	bl	8000aec <__aeabi_dcmplt>
 80115fc:	2800      	cmp	r0, #0
 80115fe:	f43f af35 	beq.w	801146c <_dtoa_r+0x464>
 8011602:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011604:	1e6b      	subs	r3, r5, #1
 8011606:	930f      	str	r3, [sp, #60]	; 0x3c
 8011608:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801160c:	2b30      	cmp	r3, #48	; 0x30
 801160e:	d0f8      	beq.n	8011602 <_dtoa_r+0x5fa>
 8011610:	9700      	str	r7, [sp, #0]
 8011612:	e049      	b.n	80116a8 <_dtoa_r+0x6a0>
 8011614:	4b05      	ldr	r3, [pc, #20]	; (801162c <_dtoa_r+0x624>)
 8011616:	f7ee fff7 	bl	8000608 <__aeabi_dmul>
 801161a:	4680      	mov	r8, r0
 801161c:	4689      	mov	r9, r1
 801161e:	e7bd      	b.n	801159c <_dtoa_r+0x594>
 8011620:	08014430 	.word	0x08014430
 8011624:	08014408 	.word	0x08014408
 8011628:	3ff00000 	.word	0x3ff00000
 801162c:	40240000 	.word	0x40240000
 8011630:	401c0000 	.word	0x401c0000
 8011634:	40140000 	.word	0x40140000
 8011638:	3fe00000 	.word	0x3fe00000
 801163c:	9d01      	ldr	r5, [sp, #4]
 801163e:	4656      	mov	r6, sl
 8011640:	465f      	mov	r7, fp
 8011642:	4642      	mov	r2, r8
 8011644:	464b      	mov	r3, r9
 8011646:	4630      	mov	r0, r6
 8011648:	4639      	mov	r1, r7
 801164a:	f7ef f907 	bl	800085c <__aeabi_ddiv>
 801164e:	f7ef fa8b 	bl	8000b68 <__aeabi_d2iz>
 8011652:	4682      	mov	sl, r0
 8011654:	f7ee ff6e 	bl	8000534 <__aeabi_i2d>
 8011658:	4642      	mov	r2, r8
 801165a:	464b      	mov	r3, r9
 801165c:	f7ee ffd4 	bl	8000608 <__aeabi_dmul>
 8011660:	4602      	mov	r2, r0
 8011662:	460b      	mov	r3, r1
 8011664:	4630      	mov	r0, r6
 8011666:	4639      	mov	r1, r7
 8011668:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801166c:	f7ee fe14 	bl	8000298 <__aeabi_dsub>
 8011670:	f805 6b01 	strb.w	r6, [r5], #1
 8011674:	9e01      	ldr	r6, [sp, #4]
 8011676:	9f03      	ldr	r7, [sp, #12]
 8011678:	1bae      	subs	r6, r5, r6
 801167a:	42b7      	cmp	r7, r6
 801167c:	4602      	mov	r2, r0
 801167e:	460b      	mov	r3, r1
 8011680:	d135      	bne.n	80116ee <_dtoa_r+0x6e6>
 8011682:	f7ee fe0b 	bl	800029c <__adddf3>
 8011686:	4642      	mov	r2, r8
 8011688:	464b      	mov	r3, r9
 801168a:	4606      	mov	r6, r0
 801168c:	460f      	mov	r7, r1
 801168e:	f7ef fa4b 	bl	8000b28 <__aeabi_dcmpgt>
 8011692:	b9d0      	cbnz	r0, 80116ca <_dtoa_r+0x6c2>
 8011694:	4642      	mov	r2, r8
 8011696:	464b      	mov	r3, r9
 8011698:	4630      	mov	r0, r6
 801169a:	4639      	mov	r1, r7
 801169c:	f7ef fa1c 	bl	8000ad8 <__aeabi_dcmpeq>
 80116a0:	b110      	cbz	r0, 80116a8 <_dtoa_r+0x6a0>
 80116a2:	f01a 0f01 	tst.w	sl, #1
 80116a6:	d110      	bne.n	80116ca <_dtoa_r+0x6c2>
 80116a8:	4620      	mov	r0, r4
 80116aa:	ee18 1a10 	vmov	r1, s16
 80116ae:	f000 faf3 	bl	8011c98 <_Bfree>
 80116b2:	2300      	movs	r3, #0
 80116b4:	9800      	ldr	r0, [sp, #0]
 80116b6:	702b      	strb	r3, [r5, #0]
 80116b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80116ba:	3001      	adds	r0, #1
 80116bc:	6018      	str	r0, [r3, #0]
 80116be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	f43f acf1 	beq.w	80110a8 <_dtoa_r+0xa0>
 80116c6:	601d      	str	r5, [r3, #0]
 80116c8:	e4ee      	b.n	80110a8 <_dtoa_r+0xa0>
 80116ca:	9f00      	ldr	r7, [sp, #0]
 80116cc:	462b      	mov	r3, r5
 80116ce:	461d      	mov	r5, r3
 80116d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80116d4:	2a39      	cmp	r2, #57	; 0x39
 80116d6:	d106      	bne.n	80116e6 <_dtoa_r+0x6de>
 80116d8:	9a01      	ldr	r2, [sp, #4]
 80116da:	429a      	cmp	r2, r3
 80116dc:	d1f7      	bne.n	80116ce <_dtoa_r+0x6c6>
 80116de:	9901      	ldr	r1, [sp, #4]
 80116e0:	2230      	movs	r2, #48	; 0x30
 80116e2:	3701      	adds	r7, #1
 80116e4:	700a      	strb	r2, [r1, #0]
 80116e6:	781a      	ldrb	r2, [r3, #0]
 80116e8:	3201      	adds	r2, #1
 80116ea:	701a      	strb	r2, [r3, #0]
 80116ec:	e790      	b.n	8011610 <_dtoa_r+0x608>
 80116ee:	4ba6      	ldr	r3, [pc, #664]	; (8011988 <_dtoa_r+0x980>)
 80116f0:	2200      	movs	r2, #0
 80116f2:	f7ee ff89 	bl	8000608 <__aeabi_dmul>
 80116f6:	2200      	movs	r2, #0
 80116f8:	2300      	movs	r3, #0
 80116fa:	4606      	mov	r6, r0
 80116fc:	460f      	mov	r7, r1
 80116fe:	f7ef f9eb 	bl	8000ad8 <__aeabi_dcmpeq>
 8011702:	2800      	cmp	r0, #0
 8011704:	d09d      	beq.n	8011642 <_dtoa_r+0x63a>
 8011706:	e7cf      	b.n	80116a8 <_dtoa_r+0x6a0>
 8011708:	9a08      	ldr	r2, [sp, #32]
 801170a:	2a00      	cmp	r2, #0
 801170c:	f000 80d7 	beq.w	80118be <_dtoa_r+0x8b6>
 8011710:	9a06      	ldr	r2, [sp, #24]
 8011712:	2a01      	cmp	r2, #1
 8011714:	f300 80ba 	bgt.w	801188c <_dtoa_r+0x884>
 8011718:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801171a:	2a00      	cmp	r2, #0
 801171c:	f000 80b2 	beq.w	8011884 <_dtoa_r+0x87c>
 8011720:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011724:	9e07      	ldr	r6, [sp, #28]
 8011726:	9d04      	ldr	r5, [sp, #16]
 8011728:	9a04      	ldr	r2, [sp, #16]
 801172a:	441a      	add	r2, r3
 801172c:	9204      	str	r2, [sp, #16]
 801172e:	9a05      	ldr	r2, [sp, #20]
 8011730:	2101      	movs	r1, #1
 8011732:	441a      	add	r2, r3
 8011734:	4620      	mov	r0, r4
 8011736:	9205      	str	r2, [sp, #20]
 8011738:	f000 fb66 	bl	8011e08 <__i2b>
 801173c:	4607      	mov	r7, r0
 801173e:	2d00      	cmp	r5, #0
 8011740:	dd0c      	ble.n	801175c <_dtoa_r+0x754>
 8011742:	9b05      	ldr	r3, [sp, #20]
 8011744:	2b00      	cmp	r3, #0
 8011746:	dd09      	ble.n	801175c <_dtoa_r+0x754>
 8011748:	42ab      	cmp	r3, r5
 801174a:	9a04      	ldr	r2, [sp, #16]
 801174c:	bfa8      	it	ge
 801174e:	462b      	movge	r3, r5
 8011750:	1ad2      	subs	r2, r2, r3
 8011752:	9204      	str	r2, [sp, #16]
 8011754:	9a05      	ldr	r2, [sp, #20]
 8011756:	1aed      	subs	r5, r5, r3
 8011758:	1ad3      	subs	r3, r2, r3
 801175a:	9305      	str	r3, [sp, #20]
 801175c:	9b07      	ldr	r3, [sp, #28]
 801175e:	b31b      	cbz	r3, 80117a8 <_dtoa_r+0x7a0>
 8011760:	9b08      	ldr	r3, [sp, #32]
 8011762:	2b00      	cmp	r3, #0
 8011764:	f000 80af 	beq.w	80118c6 <_dtoa_r+0x8be>
 8011768:	2e00      	cmp	r6, #0
 801176a:	dd13      	ble.n	8011794 <_dtoa_r+0x78c>
 801176c:	4639      	mov	r1, r7
 801176e:	4632      	mov	r2, r6
 8011770:	4620      	mov	r0, r4
 8011772:	f000 fc09 	bl	8011f88 <__pow5mult>
 8011776:	ee18 2a10 	vmov	r2, s16
 801177a:	4601      	mov	r1, r0
 801177c:	4607      	mov	r7, r0
 801177e:	4620      	mov	r0, r4
 8011780:	f000 fb58 	bl	8011e34 <__multiply>
 8011784:	ee18 1a10 	vmov	r1, s16
 8011788:	4680      	mov	r8, r0
 801178a:	4620      	mov	r0, r4
 801178c:	f000 fa84 	bl	8011c98 <_Bfree>
 8011790:	ee08 8a10 	vmov	s16, r8
 8011794:	9b07      	ldr	r3, [sp, #28]
 8011796:	1b9a      	subs	r2, r3, r6
 8011798:	d006      	beq.n	80117a8 <_dtoa_r+0x7a0>
 801179a:	ee18 1a10 	vmov	r1, s16
 801179e:	4620      	mov	r0, r4
 80117a0:	f000 fbf2 	bl	8011f88 <__pow5mult>
 80117a4:	ee08 0a10 	vmov	s16, r0
 80117a8:	2101      	movs	r1, #1
 80117aa:	4620      	mov	r0, r4
 80117ac:	f000 fb2c 	bl	8011e08 <__i2b>
 80117b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	4606      	mov	r6, r0
 80117b6:	f340 8088 	ble.w	80118ca <_dtoa_r+0x8c2>
 80117ba:	461a      	mov	r2, r3
 80117bc:	4601      	mov	r1, r0
 80117be:	4620      	mov	r0, r4
 80117c0:	f000 fbe2 	bl	8011f88 <__pow5mult>
 80117c4:	9b06      	ldr	r3, [sp, #24]
 80117c6:	2b01      	cmp	r3, #1
 80117c8:	4606      	mov	r6, r0
 80117ca:	f340 8081 	ble.w	80118d0 <_dtoa_r+0x8c8>
 80117ce:	f04f 0800 	mov.w	r8, #0
 80117d2:	6933      	ldr	r3, [r6, #16]
 80117d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80117d8:	6918      	ldr	r0, [r3, #16]
 80117da:	f000 fac5 	bl	8011d68 <__hi0bits>
 80117de:	f1c0 0020 	rsb	r0, r0, #32
 80117e2:	9b05      	ldr	r3, [sp, #20]
 80117e4:	4418      	add	r0, r3
 80117e6:	f010 001f 	ands.w	r0, r0, #31
 80117ea:	f000 8092 	beq.w	8011912 <_dtoa_r+0x90a>
 80117ee:	f1c0 0320 	rsb	r3, r0, #32
 80117f2:	2b04      	cmp	r3, #4
 80117f4:	f340 808a 	ble.w	801190c <_dtoa_r+0x904>
 80117f8:	f1c0 001c 	rsb	r0, r0, #28
 80117fc:	9b04      	ldr	r3, [sp, #16]
 80117fe:	4403      	add	r3, r0
 8011800:	9304      	str	r3, [sp, #16]
 8011802:	9b05      	ldr	r3, [sp, #20]
 8011804:	4403      	add	r3, r0
 8011806:	4405      	add	r5, r0
 8011808:	9305      	str	r3, [sp, #20]
 801180a:	9b04      	ldr	r3, [sp, #16]
 801180c:	2b00      	cmp	r3, #0
 801180e:	dd07      	ble.n	8011820 <_dtoa_r+0x818>
 8011810:	ee18 1a10 	vmov	r1, s16
 8011814:	461a      	mov	r2, r3
 8011816:	4620      	mov	r0, r4
 8011818:	f000 fc10 	bl	801203c <__lshift>
 801181c:	ee08 0a10 	vmov	s16, r0
 8011820:	9b05      	ldr	r3, [sp, #20]
 8011822:	2b00      	cmp	r3, #0
 8011824:	dd05      	ble.n	8011832 <_dtoa_r+0x82a>
 8011826:	4631      	mov	r1, r6
 8011828:	461a      	mov	r2, r3
 801182a:	4620      	mov	r0, r4
 801182c:	f000 fc06 	bl	801203c <__lshift>
 8011830:	4606      	mov	r6, r0
 8011832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011834:	2b00      	cmp	r3, #0
 8011836:	d06e      	beq.n	8011916 <_dtoa_r+0x90e>
 8011838:	ee18 0a10 	vmov	r0, s16
 801183c:	4631      	mov	r1, r6
 801183e:	f000 fc6d 	bl	801211c <__mcmp>
 8011842:	2800      	cmp	r0, #0
 8011844:	da67      	bge.n	8011916 <_dtoa_r+0x90e>
 8011846:	9b00      	ldr	r3, [sp, #0]
 8011848:	3b01      	subs	r3, #1
 801184a:	ee18 1a10 	vmov	r1, s16
 801184e:	9300      	str	r3, [sp, #0]
 8011850:	220a      	movs	r2, #10
 8011852:	2300      	movs	r3, #0
 8011854:	4620      	mov	r0, r4
 8011856:	f000 fa41 	bl	8011cdc <__multadd>
 801185a:	9b08      	ldr	r3, [sp, #32]
 801185c:	ee08 0a10 	vmov	s16, r0
 8011860:	2b00      	cmp	r3, #0
 8011862:	f000 81b1 	beq.w	8011bc8 <_dtoa_r+0xbc0>
 8011866:	2300      	movs	r3, #0
 8011868:	4639      	mov	r1, r7
 801186a:	220a      	movs	r2, #10
 801186c:	4620      	mov	r0, r4
 801186e:	f000 fa35 	bl	8011cdc <__multadd>
 8011872:	9b02      	ldr	r3, [sp, #8]
 8011874:	2b00      	cmp	r3, #0
 8011876:	4607      	mov	r7, r0
 8011878:	f300 808e 	bgt.w	8011998 <_dtoa_r+0x990>
 801187c:	9b06      	ldr	r3, [sp, #24]
 801187e:	2b02      	cmp	r3, #2
 8011880:	dc51      	bgt.n	8011926 <_dtoa_r+0x91e>
 8011882:	e089      	b.n	8011998 <_dtoa_r+0x990>
 8011884:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011886:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801188a:	e74b      	b.n	8011724 <_dtoa_r+0x71c>
 801188c:	9b03      	ldr	r3, [sp, #12]
 801188e:	1e5e      	subs	r6, r3, #1
 8011890:	9b07      	ldr	r3, [sp, #28]
 8011892:	42b3      	cmp	r3, r6
 8011894:	bfbf      	itttt	lt
 8011896:	9b07      	ldrlt	r3, [sp, #28]
 8011898:	9607      	strlt	r6, [sp, #28]
 801189a:	1af2      	sublt	r2, r6, r3
 801189c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801189e:	bfb6      	itet	lt
 80118a0:	189b      	addlt	r3, r3, r2
 80118a2:	1b9e      	subge	r6, r3, r6
 80118a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80118a6:	9b03      	ldr	r3, [sp, #12]
 80118a8:	bfb8      	it	lt
 80118aa:	2600      	movlt	r6, #0
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	bfb7      	itett	lt
 80118b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80118b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80118b8:	1a9d      	sublt	r5, r3, r2
 80118ba:	2300      	movlt	r3, #0
 80118bc:	e734      	b.n	8011728 <_dtoa_r+0x720>
 80118be:	9e07      	ldr	r6, [sp, #28]
 80118c0:	9d04      	ldr	r5, [sp, #16]
 80118c2:	9f08      	ldr	r7, [sp, #32]
 80118c4:	e73b      	b.n	801173e <_dtoa_r+0x736>
 80118c6:	9a07      	ldr	r2, [sp, #28]
 80118c8:	e767      	b.n	801179a <_dtoa_r+0x792>
 80118ca:	9b06      	ldr	r3, [sp, #24]
 80118cc:	2b01      	cmp	r3, #1
 80118ce:	dc18      	bgt.n	8011902 <_dtoa_r+0x8fa>
 80118d0:	f1ba 0f00 	cmp.w	sl, #0
 80118d4:	d115      	bne.n	8011902 <_dtoa_r+0x8fa>
 80118d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80118da:	b993      	cbnz	r3, 8011902 <_dtoa_r+0x8fa>
 80118dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80118e0:	0d1b      	lsrs	r3, r3, #20
 80118e2:	051b      	lsls	r3, r3, #20
 80118e4:	b183      	cbz	r3, 8011908 <_dtoa_r+0x900>
 80118e6:	9b04      	ldr	r3, [sp, #16]
 80118e8:	3301      	adds	r3, #1
 80118ea:	9304      	str	r3, [sp, #16]
 80118ec:	9b05      	ldr	r3, [sp, #20]
 80118ee:	3301      	adds	r3, #1
 80118f0:	9305      	str	r3, [sp, #20]
 80118f2:	f04f 0801 	mov.w	r8, #1
 80118f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	f47f af6a 	bne.w	80117d2 <_dtoa_r+0x7ca>
 80118fe:	2001      	movs	r0, #1
 8011900:	e76f      	b.n	80117e2 <_dtoa_r+0x7da>
 8011902:	f04f 0800 	mov.w	r8, #0
 8011906:	e7f6      	b.n	80118f6 <_dtoa_r+0x8ee>
 8011908:	4698      	mov	r8, r3
 801190a:	e7f4      	b.n	80118f6 <_dtoa_r+0x8ee>
 801190c:	f43f af7d 	beq.w	801180a <_dtoa_r+0x802>
 8011910:	4618      	mov	r0, r3
 8011912:	301c      	adds	r0, #28
 8011914:	e772      	b.n	80117fc <_dtoa_r+0x7f4>
 8011916:	9b03      	ldr	r3, [sp, #12]
 8011918:	2b00      	cmp	r3, #0
 801191a:	dc37      	bgt.n	801198c <_dtoa_r+0x984>
 801191c:	9b06      	ldr	r3, [sp, #24]
 801191e:	2b02      	cmp	r3, #2
 8011920:	dd34      	ble.n	801198c <_dtoa_r+0x984>
 8011922:	9b03      	ldr	r3, [sp, #12]
 8011924:	9302      	str	r3, [sp, #8]
 8011926:	9b02      	ldr	r3, [sp, #8]
 8011928:	b96b      	cbnz	r3, 8011946 <_dtoa_r+0x93e>
 801192a:	4631      	mov	r1, r6
 801192c:	2205      	movs	r2, #5
 801192e:	4620      	mov	r0, r4
 8011930:	f000 f9d4 	bl	8011cdc <__multadd>
 8011934:	4601      	mov	r1, r0
 8011936:	4606      	mov	r6, r0
 8011938:	ee18 0a10 	vmov	r0, s16
 801193c:	f000 fbee 	bl	801211c <__mcmp>
 8011940:	2800      	cmp	r0, #0
 8011942:	f73f adbb 	bgt.w	80114bc <_dtoa_r+0x4b4>
 8011946:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011948:	9d01      	ldr	r5, [sp, #4]
 801194a:	43db      	mvns	r3, r3
 801194c:	9300      	str	r3, [sp, #0]
 801194e:	f04f 0800 	mov.w	r8, #0
 8011952:	4631      	mov	r1, r6
 8011954:	4620      	mov	r0, r4
 8011956:	f000 f99f 	bl	8011c98 <_Bfree>
 801195a:	2f00      	cmp	r7, #0
 801195c:	f43f aea4 	beq.w	80116a8 <_dtoa_r+0x6a0>
 8011960:	f1b8 0f00 	cmp.w	r8, #0
 8011964:	d005      	beq.n	8011972 <_dtoa_r+0x96a>
 8011966:	45b8      	cmp	r8, r7
 8011968:	d003      	beq.n	8011972 <_dtoa_r+0x96a>
 801196a:	4641      	mov	r1, r8
 801196c:	4620      	mov	r0, r4
 801196e:	f000 f993 	bl	8011c98 <_Bfree>
 8011972:	4639      	mov	r1, r7
 8011974:	4620      	mov	r0, r4
 8011976:	f000 f98f 	bl	8011c98 <_Bfree>
 801197a:	e695      	b.n	80116a8 <_dtoa_r+0x6a0>
 801197c:	2600      	movs	r6, #0
 801197e:	4637      	mov	r7, r6
 8011980:	e7e1      	b.n	8011946 <_dtoa_r+0x93e>
 8011982:	9700      	str	r7, [sp, #0]
 8011984:	4637      	mov	r7, r6
 8011986:	e599      	b.n	80114bc <_dtoa_r+0x4b4>
 8011988:	40240000 	.word	0x40240000
 801198c:	9b08      	ldr	r3, [sp, #32]
 801198e:	2b00      	cmp	r3, #0
 8011990:	f000 80ca 	beq.w	8011b28 <_dtoa_r+0xb20>
 8011994:	9b03      	ldr	r3, [sp, #12]
 8011996:	9302      	str	r3, [sp, #8]
 8011998:	2d00      	cmp	r5, #0
 801199a:	dd05      	ble.n	80119a8 <_dtoa_r+0x9a0>
 801199c:	4639      	mov	r1, r7
 801199e:	462a      	mov	r2, r5
 80119a0:	4620      	mov	r0, r4
 80119a2:	f000 fb4b 	bl	801203c <__lshift>
 80119a6:	4607      	mov	r7, r0
 80119a8:	f1b8 0f00 	cmp.w	r8, #0
 80119ac:	d05b      	beq.n	8011a66 <_dtoa_r+0xa5e>
 80119ae:	6879      	ldr	r1, [r7, #4]
 80119b0:	4620      	mov	r0, r4
 80119b2:	f000 f931 	bl	8011c18 <_Balloc>
 80119b6:	4605      	mov	r5, r0
 80119b8:	b928      	cbnz	r0, 80119c6 <_dtoa_r+0x9be>
 80119ba:	4b87      	ldr	r3, [pc, #540]	; (8011bd8 <_dtoa_r+0xbd0>)
 80119bc:	4602      	mov	r2, r0
 80119be:	f240 21ea 	movw	r1, #746	; 0x2ea
 80119c2:	f7ff bb3b 	b.w	801103c <_dtoa_r+0x34>
 80119c6:	693a      	ldr	r2, [r7, #16]
 80119c8:	3202      	adds	r2, #2
 80119ca:	0092      	lsls	r2, r2, #2
 80119cc:	f107 010c 	add.w	r1, r7, #12
 80119d0:	300c      	adds	r0, #12
 80119d2:	f000 f913 	bl	8011bfc <memcpy>
 80119d6:	2201      	movs	r2, #1
 80119d8:	4629      	mov	r1, r5
 80119da:	4620      	mov	r0, r4
 80119dc:	f000 fb2e 	bl	801203c <__lshift>
 80119e0:	9b01      	ldr	r3, [sp, #4]
 80119e2:	f103 0901 	add.w	r9, r3, #1
 80119e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80119ea:	4413      	add	r3, r2
 80119ec:	9305      	str	r3, [sp, #20]
 80119ee:	f00a 0301 	and.w	r3, sl, #1
 80119f2:	46b8      	mov	r8, r7
 80119f4:	9304      	str	r3, [sp, #16]
 80119f6:	4607      	mov	r7, r0
 80119f8:	4631      	mov	r1, r6
 80119fa:	ee18 0a10 	vmov	r0, s16
 80119fe:	f7ff fa75 	bl	8010eec <quorem>
 8011a02:	4641      	mov	r1, r8
 8011a04:	9002      	str	r0, [sp, #8]
 8011a06:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011a0a:	ee18 0a10 	vmov	r0, s16
 8011a0e:	f000 fb85 	bl	801211c <__mcmp>
 8011a12:	463a      	mov	r2, r7
 8011a14:	9003      	str	r0, [sp, #12]
 8011a16:	4631      	mov	r1, r6
 8011a18:	4620      	mov	r0, r4
 8011a1a:	f000 fb9b 	bl	8012154 <__mdiff>
 8011a1e:	68c2      	ldr	r2, [r0, #12]
 8011a20:	f109 3bff 	add.w	fp, r9, #4294967295
 8011a24:	4605      	mov	r5, r0
 8011a26:	bb02      	cbnz	r2, 8011a6a <_dtoa_r+0xa62>
 8011a28:	4601      	mov	r1, r0
 8011a2a:	ee18 0a10 	vmov	r0, s16
 8011a2e:	f000 fb75 	bl	801211c <__mcmp>
 8011a32:	4602      	mov	r2, r0
 8011a34:	4629      	mov	r1, r5
 8011a36:	4620      	mov	r0, r4
 8011a38:	9207      	str	r2, [sp, #28]
 8011a3a:	f000 f92d 	bl	8011c98 <_Bfree>
 8011a3e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8011a42:	ea43 0102 	orr.w	r1, r3, r2
 8011a46:	9b04      	ldr	r3, [sp, #16]
 8011a48:	430b      	orrs	r3, r1
 8011a4a:	464d      	mov	r5, r9
 8011a4c:	d10f      	bne.n	8011a6e <_dtoa_r+0xa66>
 8011a4e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011a52:	d02a      	beq.n	8011aaa <_dtoa_r+0xaa2>
 8011a54:	9b03      	ldr	r3, [sp, #12]
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	dd02      	ble.n	8011a60 <_dtoa_r+0xa58>
 8011a5a:	9b02      	ldr	r3, [sp, #8]
 8011a5c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011a60:	f88b a000 	strb.w	sl, [fp]
 8011a64:	e775      	b.n	8011952 <_dtoa_r+0x94a>
 8011a66:	4638      	mov	r0, r7
 8011a68:	e7ba      	b.n	80119e0 <_dtoa_r+0x9d8>
 8011a6a:	2201      	movs	r2, #1
 8011a6c:	e7e2      	b.n	8011a34 <_dtoa_r+0xa2c>
 8011a6e:	9b03      	ldr	r3, [sp, #12]
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	db04      	blt.n	8011a7e <_dtoa_r+0xa76>
 8011a74:	9906      	ldr	r1, [sp, #24]
 8011a76:	430b      	orrs	r3, r1
 8011a78:	9904      	ldr	r1, [sp, #16]
 8011a7a:	430b      	orrs	r3, r1
 8011a7c:	d122      	bne.n	8011ac4 <_dtoa_r+0xabc>
 8011a7e:	2a00      	cmp	r2, #0
 8011a80:	ddee      	ble.n	8011a60 <_dtoa_r+0xa58>
 8011a82:	ee18 1a10 	vmov	r1, s16
 8011a86:	2201      	movs	r2, #1
 8011a88:	4620      	mov	r0, r4
 8011a8a:	f000 fad7 	bl	801203c <__lshift>
 8011a8e:	4631      	mov	r1, r6
 8011a90:	ee08 0a10 	vmov	s16, r0
 8011a94:	f000 fb42 	bl	801211c <__mcmp>
 8011a98:	2800      	cmp	r0, #0
 8011a9a:	dc03      	bgt.n	8011aa4 <_dtoa_r+0xa9c>
 8011a9c:	d1e0      	bne.n	8011a60 <_dtoa_r+0xa58>
 8011a9e:	f01a 0f01 	tst.w	sl, #1
 8011aa2:	d0dd      	beq.n	8011a60 <_dtoa_r+0xa58>
 8011aa4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011aa8:	d1d7      	bne.n	8011a5a <_dtoa_r+0xa52>
 8011aaa:	2339      	movs	r3, #57	; 0x39
 8011aac:	f88b 3000 	strb.w	r3, [fp]
 8011ab0:	462b      	mov	r3, r5
 8011ab2:	461d      	mov	r5, r3
 8011ab4:	3b01      	subs	r3, #1
 8011ab6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011aba:	2a39      	cmp	r2, #57	; 0x39
 8011abc:	d071      	beq.n	8011ba2 <_dtoa_r+0xb9a>
 8011abe:	3201      	adds	r2, #1
 8011ac0:	701a      	strb	r2, [r3, #0]
 8011ac2:	e746      	b.n	8011952 <_dtoa_r+0x94a>
 8011ac4:	2a00      	cmp	r2, #0
 8011ac6:	dd07      	ble.n	8011ad8 <_dtoa_r+0xad0>
 8011ac8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011acc:	d0ed      	beq.n	8011aaa <_dtoa_r+0xaa2>
 8011ace:	f10a 0301 	add.w	r3, sl, #1
 8011ad2:	f88b 3000 	strb.w	r3, [fp]
 8011ad6:	e73c      	b.n	8011952 <_dtoa_r+0x94a>
 8011ad8:	9b05      	ldr	r3, [sp, #20]
 8011ada:	f809 ac01 	strb.w	sl, [r9, #-1]
 8011ade:	4599      	cmp	r9, r3
 8011ae0:	d047      	beq.n	8011b72 <_dtoa_r+0xb6a>
 8011ae2:	ee18 1a10 	vmov	r1, s16
 8011ae6:	2300      	movs	r3, #0
 8011ae8:	220a      	movs	r2, #10
 8011aea:	4620      	mov	r0, r4
 8011aec:	f000 f8f6 	bl	8011cdc <__multadd>
 8011af0:	45b8      	cmp	r8, r7
 8011af2:	ee08 0a10 	vmov	s16, r0
 8011af6:	f04f 0300 	mov.w	r3, #0
 8011afa:	f04f 020a 	mov.w	r2, #10
 8011afe:	4641      	mov	r1, r8
 8011b00:	4620      	mov	r0, r4
 8011b02:	d106      	bne.n	8011b12 <_dtoa_r+0xb0a>
 8011b04:	f000 f8ea 	bl	8011cdc <__multadd>
 8011b08:	4680      	mov	r8, r0
 8011b0a:	4607      	mov	r7, r0
 8011b0c:	f109 0901 	add.w	r9, r9, #1
 8011b10:	e772      	b.n	80119f8 <_dtoa_r+0x9f0>
 8011b12:	f000 f8e3 	bl	8011cdc <__multadd>
 8011b16:	4639      	mov	r1, r7
 8011b18:	4680      	mov	r8, r0
 8011b1a:	2300      	movs	r3, #0
 8011b1c:	220a      	movs	r2, #10
 8011b1e:	4620      	mov	r0, r4
 8011b20:	f000 f8dc 	bl	8011cdc <__multadd>
 8011b24:	4607      	mov	r7, r0
 8011b26:	e7f1      	b.n	8011b0c <_dtoa_r+0xb04>
 8011b28:	9b03      	ldr	r3, [sp, #12]
 8011b2a:	9302      	str	r3, [sp, #8]
 8011b2c:	9d01      	ldr	r5, [sp, #4]
 8011b2e:	ee18 0a10 	vmov	r0, s16
 8011b32:	4631      	mov	r1, r6
 8011b34:	f7ff f9da 	bl	8010eec <quorem>
 8011b38:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011b3c:	9b01      	ldr	r3, [sp, #4]
 8011b3e:	f805 ab01 	strb.w	sl, [r5], #1
 8011b42:	1aea      	subs	r2, r5, r3
 8011b44:	9b02      	ldr	r3, [sp, #8]
 8011b46:	4293      	cmp	r3, r2
 8011b48:	dd09      	ble.n	8011b5e <_dtoa_r+0xb56>
 8011b4a:	ee18 1a10 	vmov	r1, s16
 8011b4e:	2300      	movs	r3, #0
 8011b50:	220a      	movs	r2, #10
 8011b52:	4620      	mov	r0, r4
 8011b54:	f000 f8c2 	bl	8011cdc <__multadd>
 8011b58:	ee08 0a10 	vmov	s16, r0
 8011b5c:	e7e7      	b.n	8011b2e <_dtoa_r+0xb26>
 8011b5e:	9b02      	ldr	r3, [sp, #8]
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	bfc8      	it	gt
 8011b64:	461d      	movgt	r5, r3
 8011b66:	9b01      	ldr	r3, [sp, #4]
 8011b68:	bfd8      	it	le
 8011b6a:	2501      	movle	r5, #1
 8011b6c:	441d      	add	r5, r3
 8011b6e:	f04f 0800 	mov.w	r8, #0
 8011b72:	ee18 1a10 	vmov	r1, s16
 8011b76:	2201      	movs	r2, #1
 8011b78:	4620      	mov	r0, r4
 8011b7a:	f000 fa5f 	bl	801203c <__lshift>
 8011b7e:	4631      	mov	r1, r6
 8011b80:	ee08 0a10 	vmov	s16, r0
 8011b84:	f000 faca 	bl	801211c <__mcmp>
 8011b88:	2800      	cmp	r0, #0
 8011b8a:	dc91      	bgt.n	8011ab0 <_dtoa_r+0xaa8>
 8011b8c:	d102      	bne.n	8011b94 <_dtoa_r+0xb8c>
 8011b8e:	f01a 0f01 	tst.w	sl, #1
 8011b92:	d18d      	bne.n	8011ab0 <_dtoa_r+0xaa8>
 8011b94:	462b      	mov	r3, r5
 8011b96:	461d      	mov	r5, r3
 8011b98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011b9c:	2a30      	cmp	r2, #48	; 0x30
 8011b9e:	d0fa      	beq.n	8011b96 <_dtoa_r+0xb8e>
 8011ba0:	e6d7      	b.n	8011952 <_dtoa_r+0x94a>
 8011ba2:	9a01      	ldr	r2, [sp, #4]
 8011ba4:	429a      	cmp	r2, r3
 8011ba6:	d184      	bne.n	8011ab2 <_dtoa_r+0xaaa>
 8011ba8:	9b00      	ldr	r3, [sp, #0]
 8011baa:	3301      	adds	r3, #1
 8011bac:	9300      	str	r3, [sp, #0]
 8011bae:	2331      	movs	r3, #49	; 0x31
 8011bb0:	7013      	strb	r3, [r2, #0]
 8011bb2:	e6ce      	b.n	8011952 <_dtoa_r+0x94a>
 8011bb4:	4b09      	ldr	r3, [pc, #36]	; (8011bdc <_dtoa_r+0xbd4>)
 8011bb6:	f7ff ba95 	b.w	80110e4 <_dtoa_r+0xdc>
 8011bba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	f47f aa6e 	bne.w	801109e <_dtoa_r+0x96>
 8011bc2:	4b07      	ldr	r3, [pc, #28]	; (8011be0 <_dtoa_r+0xbd8>)
 8011bc4:	f7ff ba8e 	b.w	80110e4 <_dtoa_r+0xdc>
 8011bc8:	9b02      	ldr	r3, [sp, #8]
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	dcae      	bgt.n	8011b2c <_dtoa_r+0xb24>
 8011bce:	9b06      	ldr	r3, [sp, #24]
 8011bd0:	2b02      	cmp	r3, #2
 8011bd2:	f73f aea8 	bgt.w	8011926 <_dtoa_r+0x91e>
 8011bd6:	e7a9      	b.n	8011b2c <_dtoa_r+0xb24>
 8011bd8:	0801439b 	.word	0x0801439b
 8011bdc:	080142f8 	.word	0x080142f8
 8011be0:	0801431c 	.word	0x0801431c

08011be4 <_localeconv_r>:
 8011be4:	4800      	ldr	r0, [pc, #0]	; (8011be8 <_localeconv_r+0x4>)
 8011be6:	4770      	bx	lr
 8011be8:	20000180 	.word	0x20000180

08011bec <malloc>:
 8011bec:	4b02      	ldr	r3, [pc, #8]	; (8011bf8 <malloc+0xc>)
 8011bee:	4601      	mov	r1, r0
 8011bf0:	6818      	ldr	r0, [r3, #0]
 8011bf2:	f000 bc17 	b.w	8012424 <_malloc_r>
 8011bf6:	bf00      	nop
 8011bf8:	2000002c 	.word	0x2000002c

08011bfc <memcpy>:
 8011bfc:	440a      	add	r2, r1
 8011bfe:	4291      	cmp	r1, r2
 8011c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8011c04:	d100      	bne.n	8011c08 <memcpy+0xc>
 8011c06:	4770      	bx	lr
 8011c08:	b510      	push	{r4, lr}
 8011c0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011c0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011c12:	4291      	cmp	r1, r2
 8011c14:	d1f9      	bne.n	8011c0a <memcpy+0xe>
 8011c16:	bd10      	pop	{r4, pc}

08011c18 <_Balloc>:
 8011c18:	b570      	push	{r4, r5, r6, lr}
 8011c1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011c1c:	4604      	mov	r4, r0
 8011c1e:	460d      	mov	r5, r1
 8011c20:	b976      	cbnz	r6, 8011c40 <_Balloc+0x28>
 8011c22:	2010      	movs	r0, #16
 8011c24:	f7ff ffe2 	bl	8011bec <malloc>
 8011c28:	4602      	mov	r2, r0
 8011c2a:	6260      	str	r0, [r4, #36]	; 0x24
 8011c2c:	b920      	cbnz	r0, 8011c38 <_Balloc+0x20>
 8011c2e:	4b18      	ldr	r3, [pc, #96]	; (8011c90 <_Balloc+0x78>)
 8011c30:	4818      	ldr	r0, [pc, #96]	; (8011c94 <_Balloc+0x7c>)
 8011c32:	2166      	movs	r1, #102	; 0x66
 8011c34:	f000 fdd6 	bl	80127e4 <__assert_func>
 8011c38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011c3c:	6006      	str	r6, [r0, #0]
 8011c3e:	60c6      	str	r6, [r0, #12]
 8011c40:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011c42:	68f3      	ldr	r3, [r6, #12]
 8011c44:	b183      	cbz	r3, 8011c68 <_Balloc+0x50>
 8011c46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011c48:	68db      	ldr	r3, [r3, #12]
 8011c4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011c4e:	b9b8      	cbnz	r0, 8011c80 <_Balloc+0x68>
 8011c50:	2101      	movs	r1, #1
 8011c52:	fa01 f605 	lsl.w	r6, r1, r5
 8011c56:	1d72      	adds	r2, r6, #5
 8011c58:	0092      	lsls	r2, r2, #2
 8011c5a:	4620      	mov	r0, r4
 8011c5c:	f000 fb60 	bl	8012320 <_calloc_r>
 8011c60:	b160      	cbz	r0, 8011c7c <_Balloc+0x64>
 8011c62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011c66:	e00e      	b.n	8011c86 <_Balloc+0x6e>
 8011c68:	2221      	movs	r2, #33	; 0x21
 8011c6a:	2104      	movs	r1, #4
 8011c6c:	4620      	mov	r0, r4
 8011c6e:	f000 fb57 	bl	8012320 <_calloc_r>
 8011c72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011c74:	60f0      	str	r0, [r6, #12]
 8011c76:	68db      	ldr	r3, [r3, #12]
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d1e4      	bne.n	8011c46 <_Balloc+0x2e>
 8011c7c:	2000      	movs	r0, #0
 8011c7e:	bd70      	pop	{r4, r5, r6, pc}
 8011c80:	6802      	ldr	r2, [r0, #0]
 8011c82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011c86:	2300      	movs	r3, #0
 8011c88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011c8c:	e7f7      	b.n	8011c7e <_Balloc+0x66>
 8011c8e:	bf00      	nop
 8011c90:	08014329 	.word	0x08014329
 8011c94:	080143ac 	.word	0x080143ac

08011c98 <_Bfree>:
 8011c98:	b570      	push	{r4, r5, r6, lr}
 8011c9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011c9c:	4605      	mov	r5, r0
 8011c9e:	460c      	mov	r4, r1
 8011ca0:	b976      	cbnz	r6, 8011cc0 <_Bfree+0x28>
 8011ca2:	2010      	movs	r0, #16
 8011ca4:	f7ff ffa2 	bl	8011bec <malloc>
 8011ca8:	4602      	mov	r2, r0
 8011caa:	6268      	str	r0, [r5, #36]	; 0x24
 8011cac:	b920      	cbnz	r0, 8011cb8 <_Bfree+0x20>
 8011cae:	4b09      	ldr	r3, [pc, #36]	; (8011cd4 <_Bfree+0x3c>)
 8011cb0:	4809      	ldr	r0, [pc, #36]	; (8011cd8 <_Bfree+0x40>)
 8011cb2:	218a      	movs	r1, #138	; 0x8a
 8011cb4:	f000 fd96 	bl	80127e4 <__assert_func>
 8011cb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011cbc:	6006      	str	r6, [r0, #0]
 8011cbe:	60c6      	str	r6, [r0, #12]
 8011cc0:	b13c      	cbz	r4, 8011cd2 <_Bfree+0x3a>
 8011cc2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011cc4:	6862      	ldr	r2, [r4, #4]
 8011cc6:	68db      	ldr	r3, [r3, #12]
 8011cc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011ccc:	6021      	str	r1, [r4, #0]
 8011cce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011cd2:	bd70      	pop	{r4, r5, r6, pc}
 8011cd4:	08014329 	.word	0x08014329
 8011cd8:	080143ac 	.word	0x080143ac

08011cdc <__multadd>:
 8011cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ce0:	690d      	ldr	r5, [r1, #16]
 8011ce2:	4607      	mov	r7, r0
 8011ce4:	460c      	mov	r4, r1
 8011ce6:	461e      	mov	r6, r3
 8011ce8:	f101 0c14 	add.w	ip, r1, #20
 8011cec:	2000      	movs	r0, #0
 8011cee:	f8dc 3000 	ldr.w	r3, [ip]
 8011cf2:	b299      	uxth	r1, r3
 8011cf4:	fb02 6101 	mla	r1, r2, r1, r6
 8011cf8:	0c1e      	lsrs	r6, r3, #16
 8011cfa:	0c0b      	lsrs	r3, r1, #16
 8011cfc:	fb02 3306 	mla	r3, r2, r6, r3
 8011d00:	b289      	uxth	r1, r1
 8011d02:	3001      	adds	r0, #1
 8011d04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011d08:	4285      	cmp	r5, r0
 8011d0a:	f84c 1b04 	str.w	r1, [ip], #4
 8011d0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011d12:	dcec      	bgt.n	8011cee <__multadd+0x12>
 8011d14:	b30e      	cbz	r6, 8011d5a <__multadd+0x7e>
 8011d16:	68a3      	ldr	r3, [r4, #8]
 8011d18:	42ab      	cmp	r3, r5
 8011d1a:	dc19      	bgt.n	8011d50 <__multadd+0x74>
 8011d1c:	6861      	ldr	r1, [r4, #4]
 8011d1e:	4638      	mov	r0, r7
 8011d20:	3101      	adds	r1, #1
 8011d22:	f7ff ff79 	bl	8011c18 <_Balloc>
 8011d26:	4680      	mov	r8, r0
 8011d28:	b928      	cbnz	r0, 8011d36 <__multadd+0x5a>
 8011d2a:	4602      	mov	r2, r0
 8011d2c:	4b0c      	ldr	r3, [pc, #48]	; (8011d60 <__multadd+0x84>)
 8011d2e:	480d      	ldr	r0, [pc, #52]	; (8011d64 <__multadd+0x88>)
 8011d30:	21b5      	movs	r1, #181	; 0xb5
 8011d32:	f000 fd57 	bl	80127e4 <__assert_func>
 8011d36:	6922      	ldr	r2, [r4, #16]
 8011d38:	3202      	adds	r2, #2
 8011d3a:	f104 010c 	add.w	r1, r4, #12
 8011d3e:	0092      	lsls	r2, r2, #2
 8011d40:	300c      	adds	r0, #12
 8011d42:	f7ff ff5b 	bl	8011bfc <memcpy>
 8011d46:	4621      	mov	r1, r4
 8011d48:	4638      	mov	r0, r7
 8011d4a:	f7ff ffa5 	bl	8011c98 <_Bfree>
 8011d4e:	4644      	mov	r4, r8
 8011d50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011d54:	3501      	adds	r5, #1
 8011d56:	615e      	str	r6, [r3, #20]
 8011d58:	6125      	str	r5, [r4, #16]
 8011d5a:	4620      	mov	r0, r4
 8011d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d60:	0801439b 	.word	0x0801439b
 8011d64:	080143ac 	.word	0x080143ac

08011d68 <__hi0bits>:
 8011d68:	0c03      	lsrs	r3, r0, #16
 8011d6a:	041b      	lsls	r3, r3, #16
 8011d6c:	b9d3      	cbnz	r3, 8011da4 <__hi0bits+0x3c>
 8011d6e:	0400      	lsls	r0, r0, #16
 8011d70:	2310      	movs	r3, #16
 8011d72:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011d76:	bf04      	itt	eq
 8011d78:	0200      	lsleq	r0, r0, #8
 8011d7a:	3308      	addeq	r3, #8
 8011d7c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011d80:	bf04      	itt	eq
 8011d82:	0100      	lsleq	r0, r0, #4
 8011d84:	3304      	addeq	r3, #4
 8011d86:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011d8a:	bf04      	itt	eq
 8011d8c:	0080      	lsleq	r0, r0, #2
 8011d8e:	3302      	addeq	r3, #2
 8011d90:	2800      	cmp	r0, #0
 8011d92:	db05      	blt.n	8011da0 <__hi0bits+0x38>
 8011d94:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011d98:	f103 0301 	add.w	r3, r3, #1
 8011d9c:	bf08      	it	eq
 8011d9e:	2320      	moveq	r3, #32
 8011da0:	4618      	mov	r0, r3
 8011da2:	4770      	bx	lr
 8011da4:	2300      	movs	r3, #0
 8011da6:	e7e4      	b.n	8011d72 <__hi0bits+0xa>

08011da8 <__lo0bits>:
 8011da8:	6803      	ldr	r3, [r0, #0]
 8011daa:	f013 0207 	ands.w	r2, r3, #7
 8011dae:	4601      	mov	r1, r0
 8011db0:	d00b      	beq.n	8011dca <__lo0bits+0x22>
 8011db2:	07da      	lsls	r2, r3, #31
 8011db4:	d423      	bmi.n	8011dfe <__lo0bits+0x56>
 8011db6:	0798      	lsls	r0, r3, #30
 8011db8:	bf49      	itett	mi
 8011dba:	085b      	lsrmi	r3, r3, #1
 8011dbc:	089b      	lsrpl	r3, r3, #2
 8011dbe:	2001      	movmi	r0, #1
 8011dc0:	600b      	strmi	r3, [r1, #0]
 8011dc2:	bf5c      	itt	pl
 8011dc4:	600b      	strpl	r3, [r1, #0]
 8011dc6:	2002      	movpl	r0, #2
 8011dc8:	4770      	bx	lr
 8011dca:	b298      	uxth	r0, r3
 8011dcc:	b9a8      	cbnz	r0, 8011dfa <__lo0bits+0x52>
 8011dce:	0c1b      	lsrs	r3, r3, #16
 8011dd0:	2010      	movs	r0, #16
 8011dd2:	b2da      	uxtb	r2, r3
 8011dd4:	b90a      	cbnz	r2, 8011dda <__lo0bits+0x32>
 8011dd6:	3008      	adds	r0, #8
 8011dd8:	0a1b      	lsrs	r3, r3, #8
 8011dda:	071a      	lsls	r2, r3, #28
 8011ddc:	bf04      	itt	eq
 8011dde:	091b      	lsreq	r3, r3, #4
 8011de0:	3004      	addeq	r0, #4
 8011de2:	079a      	lsls	r2, r3, #30
 8011de4:	bf04      	itt	eq
 8011de6:	089b      	lsreq	r3, r3, #2
 8011de8:	3002      	addeq	r0, #2
 8011dea:	07da      	lsls	r2, r3, #31
 8011dec:	d403      	bmi.n	8011df6 <__lo0bits+0x4e>
 8011dee:	085b      	lsrs	r3, r3, #1
 8011df0:	f100 0001 	add.w	r0, r0, #1
 8011df4:	d005      	beq.n	8011e02 <__lo0bits+0x5a>
 8011df6:	600b      	str	r3, [r1, #0]
 8011df8:	4770      	bx	lr
 8011dfa:	4610      	mov	r0, r2
 8011dfc:	e7e9      	b.n	8011dd2 <__lo0bits+0x2a>
 8011dfe:	2000      	movs	r0, #0
 8011e00:	4770      	bx	lr
 8011e02:	2020      	movs	r0, #32
 8011e04:	4770      	bx	lr
	...

08011e08 <__i2b>:
 8011e08:	b510      	push	{r4, lr}
 8011e0a:	460c      	mov	r4, r1
 8011e0c:	2101      	movs	r1, #1
 8011e0e:	f7ff ff03 	bl	8011c18 <_Balloc>
 8011e12:	4602      	mov	r2, r0
 8011e14:	b928      	cbnz	r0, 8011e22 <__i2b+0x1a>
 8011e16:	4b05      	ldr	r3, [pc, #20]	; (8011e2c <__i2b+0x24>)
 8011e18:	4805      	ldr	r0, [pc, #20]	; (8011e30 <__i2b+0x28>)
 8011e1a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011e1e:	f000 fce1 	bl	80127e4 <__assert_func>
 8011e22:	2301      	movs	r3, #1
 8011e24:	6144      	str	r4, [r0, #20]
 8011e26:	6103      	str	r3, [r0, #16]
 8011e28:	bd10      	pop	{r4, pc}
 8011e2a:	bf00      	nop
 8011e2c:	0801439b 	.word	0x0801439b
 8011e30:	080143ac 	.word	0x080143ac

08011e34 <__multiply>:
 8011e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e38:	4691      	mov	r9, r2
 8011e3a:	690a      	ldr	r2, [r1, #16]
 8011e3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011e40:	429a      	cmp	r2, r3
 8011e42:	bfb8      	it	lt
 8011e44:	460b      	movlt	r3, r1
 8011e46:	460c      	mov	r4, r1
 8011e48:	bfbc      	itt	lt
 8011e4a:	464c      	movlt	r4, r9
 8011e4c:	4699      	movlt	r9, r3
 8011e4e:	6927      	ldr	r7, [r4, #16]
 8011e50:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011e54:	68a3      	ldr	r3, [r4, #8]
 8011e56:	6861      	ldr	r1, [r4, #4]
 8011e58:	eb07 060a 	add.w	r6, r7, sl
 8011e5c:	42b3      	cmp	r3, r6
 8011e5e:	b085      	sub	sp, #20
 8011e60:	bfb8      	it	lt
 8011e62:	3101      	addlt	r1, #1
 8011e64:	f7ff fed8 	bl	8011c18 <_Balloc>
 8011e68:	b930      	cbnz	r0, 8011e78 <__multiply+0x44>
 8011e6a:	4602      	mov	r2, r0
 8011e6c:	4b44      	ldr	r3, [pc, #272]	; (8011f80 <__multiply+0x14c>)
 8011e6e:	4845      	ldr	r0, [pc, #276]	; (8011f84 <__multiply+0x150>)
 8011e70:	f240 115d 	movw	r1, #349	; 0x15d
 8011e74:	f000 fcb6 	bl	80127e4 <__assert_func>
 8011e78:	f100 0514 	add.w	r5, r0, #20
 8011e7c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011e80:	462b      	mov	r3, r5
 8011e82:	2200      	movs	r2, #0
 8011e84:	4543      	cmp	r3, r8
 8011e86:	d321      	bcc.n	8011ecc <__multiply+0x98>
 8011e88:	f104 0314 	add.w	r3, r4, #20
 8011e8c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011e90:	f109 0314 	add.w	r3, r9, #20
 8011e94:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011e98:	9202      	str	r2, [sp, #8]
 8011e9a:	1b3a      	subs	r2, r7, r4
 8011e9c:	3a15      	subs	r2, #21
 8011e9e:	f022 0203 	bic.w	r2, r2, #3
 8011ea2:	3204      	adds	r2, #4
 8011ea4:	f104 0115 	add.w	r1, r4, #21
 8011ea8:	428f      	cmp	r7, r1
 8011eaa:	bf38      	it	cc
 8011eac:	2204      	movcc	r2, #4
 8011eae:	9201      	str	r2, [sp, #4]
 8011eb0:	9a02      	ldr	r2, [sp, #8]
 8011eb2:	9303      	str	r3, [sp, #12]
 8011eb4:	429a      	cmp	r2, r3
 8011eb6:	d80c      	bhi.n	8011ed2 <__multiply+0x9e>
 8011eb8:	2e00      	cmp	r6, #0
 8011eba:	dd03      	ble.n	8011ec4 <__multiply+0x90>
 8011ebc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d05a      	beq.n	8011f7a <__multiply+0x146>
 8011ec4:	6106      	str	r6, [r0, #16]
 8011ec6:	b005      	add	sp, #20
 8011ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ecc:	f843 2b04 	str.w	r2, [r3], #4
 8011ed0:	e7d8      	b.n	8011e84 <__multiply+0x50>
 8011ed2:	f8b3 a000 	ldrh.w	sl, [r3]
 8011ed6:	f1ba 0f00 	cmp.w	sl, #0
 8011eda:	d024      	beq.n	8011f26 <__multiply+0xf2>
 8011edc:	f104 0e14 	add.w	lr, r4, #20
 8011ee0:	46a9      	mov	r9, r5
 8011ee2:	f04f 0c00 	mov.w	ip, #0
 8011ee6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011eea:	f8d9 1000 	ldr.w	r1, [r9]
 8011eee:	fa1f fb82 	uxth.w	fp, r2
 8011ef2:	b289      	uxth	r1, r1
 8011ef4:	fb0a 110b 	mla	r1, sl, fp, r1
 8011ef8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011efc:	f8d9 2000 	ldr.w	r2, [r9]
 8011f00:	4461      	add	r1, ip
 8011f02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011f06:	fb0a c20b 	mla	r2, sl, fp, ip
 8011f0a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011f0e:	b289      	uxth	r1, r1
 8011f10:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011f14:	4577      	cmp	r7, lr
 8011f16:	f849 1b04 	str.w	r1, [r9], #4
 8011f1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011f1e:	d8e2      	bhi.n	8011ee6 <__multiply+0xb2>
 8011f20:	9a01      	ldr	r2, [sp, #4]
 8011f22:	f845 c002 	str.w	ip, [r5, r2]
 8011f26:	9a03      	ldr	r2, [sp, #12]
 8011f28:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011f2c:	3304      	adds	r3, #4
 8011f2e:	f1b9 0f00 	cmp.w	r9, #0
 8011f32:	d020      	beq.n	8011f76 <__multiply+0x142>
 8011f34:	6829      	ldr	r1, [r5, #0]
 8011f36:	f104 0c14 	add.w	ip, r4, #20
 8011f3a:	46ae      	mov	lr, r5
 8011f3c:	f04f 0a00 	mov.w	sl, #0
 8011f40:	f8bc b000 	ldrh.w	fp, [ip]
 8011f44:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011f48:	fb09 220b 	mla	r2, r9, fp, r2
 8011f4c:	4492      	add	sl, r2
 8011f4e:	b289      	uxth	r1, r1
 8011f50:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011f54:	f84e 1b04 	str.w	r1, [lr], #4
 8011f58:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011f5c:	f8be 1000 	ldrh.w	r1, [lr]
 8011f60:	0c12      	lsrs	r2, r2, #16
 8011f62:	fb09 1102 	mla	r1, r9, r2, r1
 8011f66:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011f6a:	4567      	cmp	r7, ip
 8011f6c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011f70:	d8e6      	bhi.n	8011f40 <__multiply+0x10c>
 8011f72:	9a01      	ldr	r2, [sp, #4]
 8011f74:	50a9      	str	r1, [r5, r2]
 8011f76:	3504      	adds	r5, #4
 8011f78:	e79a      	b.n	8011eb0 <__multiply+0x7c>
 8011f7a:	3e01      	subs	r6, #1
 8011f7c:	e79c      	b.n	8011eb8 <__multiply+0x84>
 8011f7e:	bf00      	nop
 8011f80:	0801439b 	.word	0x0801439b
 8011f84:	080143ac 	.word	0x080143ac

08011f88 <__pow5mult>:
 8011f88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f8c:	4615      	mov	r5, r2
 8011f8e:	f012 0203 	ands.w	r2, r2, #3
 8011f92:	4606      	mov	r6, r0
 8011f94:	460f      	mov	r7, r1
 8011f96:	d007      	beq.n	8011fa8 <__pow5mult+0x20>
 8011f98:	4c25      	ldr	r4, [pc, #148]	; (8012030 <__pow5mult+0xa8>)
 8011f9a:	3a01      	subs	r2, #1
 8011f9c:	2300      	movs	r3, #0
 8011f9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011fa2:	f7ff fe9b 	bl	8011cdc <__multadd>
 8011fa6:	4607      	mov	r7, r0
 8011fa8:	10ad      	asrs	r5, r5, #2
 8011faa:	d03d      	beq.n	8012028 <__pow5mult+0xa0>
 8011fac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011fae:	b97c      	cbnz	r4, 8011fd0 <__pow5mult+0x48>
 8011fb0:	2010      	movs	r0, #16
 8011fb2:	f7ff fe1b 	bl	8011bec <malloc>
 8011fb6:	4602      	mov	r2, r0
 8011fb8:	6270      	str	r0, [r6, #36]	; 0x24
 8011fba:	b928      	cbnz	r0, 8011fc8 <__pow5mult+0x40>
 8011fbc:	4b1d      	ldr	r3, [pc, #116]	; (8012034 <__pow5mult+0xac>)
 8011fbe:	481e      	ldr	r0, [pc, #120]	; (8012038 <__pow5mult+0xb0>)
 8011fc0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011fc4:	f000 fc0e 	bl	80127e4 <__assert_func>
 8011fc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011fcc:	6004      	str	r4, [r0, #0]
 8011fce:	60c4      	str	r4, [r0, #12]
 8011fd0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011fd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011fd8:	b94c      	cbnz	r4, 8011fee <__pow5mult+0x66>
 8011fda:	f240 2171 	movw	r1, #625	; 0x271
 8011fde:	4630      	mov	r0, r6
 8011fe0:	f7ff ff12 	bl	8011e08 <__i2b>
 8011fe4:	2300      	movs	r3, #0
 8011fe6:	f8c8 0008 	str.w	r0, [r8, #8]
 8011fea:	4604      	mov	r4, r0
 8011fec:	6003      	str	r3, [r0, #0]
 8011fee:	f04f 0900 	mov.w	r9, #0
 8011ff2:	07eb      	lsls	r3, r5, #31
 8011ff4:	d50a      	bpl.n	801200c <__pow5mult+0x84>
 8011ff6:	4639      	mov	r1, r7
 8011ff8:	4622      	mov	r2, r4
 8011ffa:	4630      	mov	r0, r6
 8011ffc:	f7ff ff1a 	bl	8011e34 <__multiply>
 8012000:	4639      	mov	r1, r7
 8012002:	4680      	mov	r8, r0
 8012004:	4630      	mov	r0, r6
 8012006:	f7ff fe47 	bl	8011c98 <_Bfree>
 801200a:	4647      	mov	r7, r8
 801200c:	106d      	asrs	r5, r5, #1
 801200e:	d00b      	beq.n	8012028 <__pow5mult+0xa0>
 8012010:	6820      	ldr	r0, [r4, #0]
 8012012:	b938      	cbnz	r0, 8012024 <__pow5mult+0x9c>
 8012014:	4622      	mov	r2, r4
 8012016:	4621      	mov	r1, r4
 8012018:	4630      	mov	r0, r6
 801201a:	f7ff ff0b 	bl	8011e34 <__multiply>
 801201e:	6020      	str	r0, [r4, #0]
 8012020:	f8c0 9000 	str.w	r9, [r0]
 8012024:	4604      	mov	r4, r0
 8012026:	e7e4      	b.n	8011ff2 <__pow5mult+0x6a>
 8012028:	4638      	mov	r0, r7
 801202a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801202e:	bf00      	nop
 8012030:	080144f8 	.word	0x080144f8
 8012034:	08014329 	.word	0x08014329
 8012038:	080143ac 	.word	0x080143ac

0801203c <__lshift>:
 801203c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012040:	460c      	mov	r4, r1
 8012042:	6849      	ldr	r1, [r1, #4]
 8012044:	6923      	ldr	r3, [r4, #16]
 8012046:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801204a:	68a3      	ldr	r3, [r4, #8]
 801204c:	4607      	mov	r7, r0
 801204e:	4691      	mov	r9, r2
 8012050:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012054:	f108 0601 	add.w	r6, r8, #1
 8012058:	42b3      	cmp	r3, r6
 801205a:	db0b      	blt.n	8012074 <__lshift+0x38>
 801205c:	4638      	mov	r0, r7
 801205e:	f7ff fddb 	bl	8011c18 <_Balloc>
 8012062:	4605      	mov	r5, r0
 8012064:	b948      	cbnz	r0, 801207a <__lshift+0x3e>
 8012066:	4602      	mov	r2, r0
 8012068:	4b2a      	ldr	r3, [pc, #168]	; (8012114 <__lshift+0xd8>)
 801206a:	482b      	ldr	r0, [pc, #172]	; (8012118 <__lshift+0xdc>)
 801206c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012070:	f000 fbb8 	bl	80127e4 <__assert_func>
 8012074:	3101      	adds	r1, #1
 8012076:	005b      	lsls	r3, r3, #1
 8012078:	e7ee      	b.n	8012058 <__lshift+0x1c>
 801207a:	2300      	movs	r3, #0
 801207c:	f100 0114 	add.w	r1, r0, #20
 8012080:	f100 0210 	add.w	r2, r0, #16
 8012084:	4618      	mov	r0, r3
 8012086:	4553      	cmp	r3, sl
 8012088:	db37      	blt.n	80120fa <__lshift+0xbe>
 801208a:	6920      	ldr	r0, [r4, #16]
 801208c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012090:	f104 0314 	add.w	r3, r4, #20
 8012094:	f019 091f 	ands.w	r9, r9, #31
 8012098:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801209c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80120a0:	d02f      	beq.n	8012102 <__lshift+0xc6>
 80120a2:	f1c9 0e20 	rsb	lr, r9, #32
 80120a6:	468a      	mov	sl, r1
 80120a8:	f04f 0c00 	mov.w	ip, #0
 80120ac:	681a      	ldr	r2, [r3, #0]
 80120ae:	fa02 f209 	lsl.w	r2, r2, r9
 80120b2:	ea42 020c 	orr.w	r2, r2, ip
 80120b6:	f84a 2b04 	str.w	r2, [sl], #4
 80120ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80120be:	4298      	cmp	r0, r3
 80120c0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80120c4:	d8f2      	bhi.n	80120ac <__lshift+0x70>
 80120c6:	1b03      	subs	r3, r0, r4
 80120c8:	3b15      	subs	r3, #21
 80120ca:	f023 0303 	bic.w	r3, r3, #3
 80120ce:	3304      	adds	r3, #4
 80120d0:	f104 0215 	add.w	r2, r4, #21
 80120d4:	4290      	cmp	r0, r2
 80120d6:	bf38      	it	cc
 80120d8:	2304      	movcc	r3, #4
 80120da:	f841 c003 	str.w	ip, [r1, r3]
 80120de:	f1bc 0f00 	cmp.w	ip, #0
 80120e2:	d001      	beq.n	80120e8 <__lshift+0xac>
 80120e4:	f108 0602 	add.w	r6, r8, #2
 80120e8:	3e01      	subs	r6, #1
 80120ea:	4638      	mov	r0, r7
 80120ec:	612e      	str	r6, [r5, #16]
 80120ee:	4621      	mov	r1, r4
 80120f0:	f7ff fdd2 	bl	8011c98 <_Bfree>
 80120f4:	4628      	mov	r0, r5
 80120f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80120fe:	3301      	adds	r3, #1
 8012100:	e7c1      	b.n	8012086 <__lshift+0x4a>
 8012102:	3904      	subs	r1, #4
 8012104:	f853 2b04 	ldr.w	r2, [r3], #4
 8012108:	f841 2f04 	str.w	r2, [r1, #4]!
 801210c:	4298      	cmp	r0, r3
 801210e:	d8f9      	bhi.n	8012104 <__lshift+0xc8>
 8012110:	e7ea      	b.n	80120e8 <__lshift+0xac>
 8012112:	bf00      	nop
 8012114:	0801439b 	.word	0x0801439b
 8012118:	080143ac 	.word	0x080143ac

0801211c <__mcmp>:
 801211c:	b530      	push	{r4, r5, lr}
 801211e:	6902      	ldr	r2, [r0, #16]
 8012120:	690c      	ldr	r4, [r1, #16]
 8012122:	1b12      	subs	r2, r2, r4
 8012124:	d10e      	bne.n	8012144 <__mcmp+0x28>
 8012126:	f100 0314 	add.w	r3, r0, #20
 801212a:	3114      	adds	r1, #20
 801212c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012130:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012134:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012138:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801213c:	42a5      	cmp	r5, r4
 801213e:	d003      	beq.n	8012148 <__mcmp+0x2c>
 8012140:	d305      	bcc.n	801214e <__mcmp+0x32>
 8012142:	2201      	movs	r2, #1
 8012144:	4610      	mov	r0, r2
 8012146:	bd30      	pop	{r4, r5, pc}
 8012148:	4283      	cmp	r3, r0
 801214a:	d3f3      	bcc.n	8012134 <__mcmp+0x18>
 801214c:	e7fa      	b.n	8012144 <__mcmp+0x28>
 801214e:	f04f 32ff 	mov.w	r2, #4294967295
 8012152:	e7f7      	b.n	8012144 <__mcmp+0x28>

08012154 <__mdiff>:
 8012154:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012158:	460c      	mov	r4, r1
 801215a:	4606      	mov	r6, r0
 801215c:	4611      	mov	r1, r2
 801215e:	4620      	mov	r0, r4
 8012160:	4690      	mov	r8, r2
 8012162:	f7ff ffdb 	bl	801211c <__mcmp>
 8012166:	1e05      	subs	r5, r0, #0
 8012168:	d110      	bne.n	801218c <__mdiff+0x38>
 801216a:	4629      	mov	r1, r5
 801216c:	4630      	mov	r0, r6
 801216e:	f7ff fd53 	bl	8011c18 <_Balloc>
 8012172:	b930      	cbnz	r0, 8012182 <__mdiff+0x2e>
 8012174:	4b3a      	ldr	r3, [pc, #232]	; (8012260 <__mdiff+0x10c>)
 8012176:	4602      	mov	r2, r0
 8012178:	f240 2132 	movw	r1, #562	; 0x232
 801217c:	4839      	ldr	r0, [pc, #228]	; (8012264 <__mdiff+0x110>)
 801217e:	f000 fb31 	bl	80127e4 <__assert_func>
 8012182:	2301      	movs	r3, #1
 8012184:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012188:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801218c:	bfa4      	itt	ge
 801218e:	4643      	movge	r3, r8
 8012190:	46a0      	movge	r8, r4
 8012192:	4630      	mov	r0, r6
 8012194:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012198:	bfa6      	itte	ge
 801219a:	461c      	movge	r4, r3
 801219c:	2500      	movge	r5, #0
 801219e:	2501      	movlt	r5, #1
 80121a0:	f7ff fd3a 	bl	8011c18 <_Balloc>
 80121a4:	b920      	cbnz	r0, 80121b0 <__mdiff+0x5c>
 80121a6:	4b2e      	ldr	r3, [pc, #184]	; (8012260 <__mdiff+0x10c>)
 80121a8:	4602      	mov	r2, r0
 80121aa:	f44f 7110 	mov.w	r1, #576	; 0x240
 80121ae:	e7e5      	b.n	801217c <__mdiff+0x28>
 80121b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80121b4:	6926      	ldr	r6, [r4, #16]
 80121b6:	60c5      	str	r5, [r0, #12]
 80121b8:	f104 0914 	add.w	r9, r4, #20
 80121bc:	f108 0514 	add.w	r5, r8, #20
 80121c0:	f100 0e14 	add.w	lr, r0, #20
 80121c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80121c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80121cc:	f108 0210 	add.w	r2, r8, #16
 80121d0:	46f2      	mov	sl, lr
 80121d2:	2100      	movs	r1, #0
 80121d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80121d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80121dc:	fa1f f883 	uxth.w	r8, r3
 80121e0:	fa11 f18b 	uxtah	r1, r1, fp
 80121e4:	0c1b      	lsrs	r3, r3, #16
 80121e6:	eba1 0808 	sub.w	r8, r1, r8
 80121ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80121ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80121f2:	fa1f f888 	uxth.w	r8, r8
 80121f6:	1419      	asrs	r1, r3, #16
 80121f8:	454e      	cmp	r6, r9
 80121fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80121fe:	f84a 3b04 	str.w	r3, [sl], #4
 8012202:	d8e7      	bhi.n	80121d4 <__mdiff+0x80>
 8012204:	1b33      	subs	r3, r6, r4
 8012206:	3b15      	subs	r3, #21
 8012208:	f023 0303 	bic.w	r3, r3, #3
 801220c:	3304      	adds	r3, #4
 801220e:	3415      	adds	r4, #21
 8012210:	42a6      	cmp	r6, r4
 8012212:	bf38      	it	cc
 8012214:	2304      	movcc	r3, #4
 8012216:	441d      	add	r5, r3
 8012218:	4473      	add	r3, lr
 801221a:	469e      	mov	lr, r3
 801221c:	462e      	mov	r6, r5
 801221e:	4566      	cmp	r6, ip
 8012220:	d30e      	bcc.n	8012240 <__mdiff+0xec>
 8012222:	f10c 0203 	add.w	r2, ip, #3
 8012226:	1b52      	subs	r2, r2, r5
 8012228:	f022 0203 	bic.w	r2, r2, #3
 801222c:	3d03      	subs	r5, #3
 801222e:	45ac      	cmp	ip, r5
 8012230:	bf38      	it	cc
 8012232:	2200      	movcc	r2, #0
 8012234:	441a      	add	r2, r3
 8012236:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801223a:	b17b      	cbz	r3, 801225c <__mdiff+0x108>
 801223c:	6107      	str	r7, [r0, #16]
 801223e:	e7a3      	b.n	8012188 <__mdiff+0x34>
 8012240:	f856 8b04 	ldr.w	r8, [r6], #4
 8012244:	fa11 f288 	uxtah	r2, r1, r8
 8012248:	1414      	asrs	r4, r2, #16
 801224a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801224e:	b292      	uxth	r2, r2
 8012250:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012254:	f84e 2b04 	str.w	r2, [lr], #4
 8012258:	1421      	asrs	r1, r4, #16
 801225a:	e7e0      	b.n	801221e <__mdiff+0xca>
 801225c:	3f01      	subs	r7, #1
 801225e:	e7ea      	b.n	8012236 <__mdiff+0xe2>
 8012260:	0801439b 	.word	0x0801439b
 8012264:	080143ac 	.word	0x080143ac

08012268 <__d2b>:
 8012268:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801226c:	4689      	mov	r9, r1
 801226e:	2101      	movs	r1, #1
 8012270:	ec57 6b10 	vmov	r6, r7, d0
 8012274:	4690      	mov	r8, r2
 8012276:	f7ff fccf 	bl	8011c18 <_Balloc>
 801227a:	4604      	mov	r4, r0
 801227c:	b930      	cbnz	r0, 801228c <__d2b+0x24>
 801227e:	4602      	mov	r2, r0
 8012280:	4b25      	ldr	r3, [pc, #148]	; (8012318 <__d2b+0xb0>)
 8012282:	4826      	ldr	r0, [pc, #152]	; (801231c <__d2b+0xb4>)
 8012284:	f240 310a 	movw	r1, #778	; 0x30a
 8012288:	f000 faac 	bl	80127e4 <__assert_func>
 801228c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012290:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012294:	bb35      	cbnz	r5, 80122e4 <__d2b+0x7c>
 8012296:	2e00      	cmp	r6, #0
 8012298:	9301      	str	r3, [sp, #4]
 801229a:	d028      	beq.n	80122ee <__d2b+0x86>
 801229c:	4668      	mov	r0, sp
 801229e:	9600      	str	r6, [sp, #0]
 80122a0:	f7ff fd82 	bl	8011da8 <__lo0bits>
 80122a4:	9900      	ldr	r1, [sp, #0]
 80122a6:	b300      	cbz	r0, 80122ea <__d2b+0x82>
 80122a8:	9a01      	ldr	r2, [sp, #4]
 80122aa:	f1c0 0320 	rsb	r3, r0, #32
 80122ae:	fa02 f303 	lsl.w	r3, r2, r3
 80122b2:	430b      	orrs	r3, r1
 80122b4:	40c2      	lsrs	r2, r0
 80122b6:	6163      	str	r3, [r4, #20]
 80122b8:	9201      	str	r2, [sp, #4]
 80122ba:	9b01      	ldr	r3, [sp, #4]
 80122bc:	61a3      	str	r3, [r4, #24]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	bf14      	ite	ne
 80122c2:	2202      	movne	r2, #2
 80122c4:	2201      	moveq	r2, #1
 80122c6:	6122      	str	r2, [r4, #16]
 80122c8:	b1d5      	cbz	r5, 8012300 <__d2b+0x98>
 80122ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80122ce:	4405      	add	r5, r0
 80122d0:	f8c9 5000 	str.w	r5, [r9]
 80122d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80122d8:	f8c8 0000 	str.w	r0, [r8]
 80122dc:	4620      	mov	r0, r4
 80122de:	b003      	add	sp, #12
 80122e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80122e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80122e8:	e7d5      	b.n	8012296 <__d2b+0x2e>
 80122ea:	6161      	str	r1, [r4, #20]
 80122ec:	e7e5      	b.n	80122ba <__d2b+0x52>
 80122ee:	a801      	add	r0, sp, #4
 80122f0:	f7ff fd5a 	bl	8011da8 <__lo0bits>
 80122f4:	9b01      	ldr	r3, [sp, #4]
 80122f6:	6163      	str	r3, [r4, #20]
 80122f8:	2201      	movs	r2, #1
 80122fa:	6122      	str	r2, [r4, #16]
 80122fc:	3020      	adds	r0, #32
 80122fe:	e7e3      	b.n	80122c8 <__d2b+0x60>
 8012300:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012304:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012308:	f8c9 0000 	str.w	r0, [r9]
 801230c:	6918      	ldr	r0, [r3, #16]
 801230e:	f7ff fd2b 	bl	8011d68 <__hi0bits>
 8012312:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012316:	e7df      	b.n	80122d8 <__d2b+0x70>
 8012318:	0801439b 	.word	0x0801439b
 801231c:	080143ac 	.word	0x080143ac

08012320 <_calloc_r>:
 8012320:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012322:	fba1 2402 	umull	r2, r4, r1, r2
 8012326:	b94c      	cbnz	r4, 801233c <_calloc_r+0x1c>
 8012328:	4611      	mov	r1, r2
 801232a:	9201      	str	r2, [sp, #4]
 801232c:	f000 f87a 	bl	8012424 <_malloc_r>
 8012330:	9a01      	ldr	r2, [sp, #4]
 8012332:	4605      	mov	r5, r0
 8012334:	b930      	cbnz	r0, 8012344 <_calloc_r+0x24>
 8012336:	4628      	mov	r0, r5
 8012338:	b003      	add	sp, #12
 801233a:	bd30      	pop	{r4, r5, pc}
 801233c:	220c      	movs	r2, #12
 801233e:	6002      	str	r2, [r0, #0]
 8012340:	2500      	movs	r5, #0
 8012342:	e7f8      	b.n	8012336 <_calloc_r+0x16>
 8012344:	4621      	mov	r1, r4
 8012346:	f7fe f93f 	bl	80105c8 <memset>
 801234a:	e7f4      	b.n	8012336 <_calloc_r+0x16>

0801234c <_free_r>:
 801234c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801234e:	2900      	cmp	r1, #0
 8012350:	d044      	beq.n	80123dc <_free_r+0x90>
 8012352:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012356:	9001      	str	r0, [sp, #4]
 8012358:	2b00      	cmp	r3, #0
 801235a:	f1a1 0404 	sub.w	r4, r1, #4
 801235e:	bfb8      	it	lt
 8012360:	18e4      	addlt	r4, r4, r3
 8012362:	f000 fa9b 	bl	801289c <__malloc_lock>
 8012366:	4a1e      	ldr	r2, [pc, #120]	; (80123e0 <_free_r+0x94>)
 8012368:	9801      	ldr	r0, [sp, #4]
 801236a:	6813      	ldr	r3, [r2, #0]
 801236c:	b933      	cbnz	r3, 801237c <_free_r+0x30>
 801236e:	6063      	str	r3, [r4, #4]
 8012370:	6014      	str	r4, [r2, #0]
 8012372:	b003      	add	sp, #12
 8012374:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012378:	f000 ba96 	b.w	80128a8 <__malloc_unlock>
 801237c:	42a3      	cmp	r3, r4
 801237e:	d908      	bls.n	8012392 <_free_r+0x46>
 8012380:	6825      	ldr	r5, [r4, #0]
 8012382:	1961      	adds	r1, r4, r5
 8012384:	428b      	cmp	r3, r1
 8012386:	bf01      	itttt	eq
 8012388:	6819      	ldreq	r1, [r3, #0]
 801238a:	685b      	ldreq	r3, [r3, #4]
 801238c:	1949      	addeq	r1, r1, r5
 801238e:	6021      	streq	r1, [r4, #0]
 8012390:	e7ed      	b.n	801236e <_free_r+0x22>
 8012392:	461a      	mov	r2, r3
 8012394:	685b      	ldr	r3, [r3, #4]
 8012396:	b10b      	cbz	r3, 801239c <_free_r+0x50>
 8012398:	42a3      	cmp	r3, r4
 801239a:	d9fa      	bls.n	8012392 <_free_r+0x46>
 801239c:	6811      	ldr	r1, [r2, #0]
 801239e:	1855      	adds	r5, r2, r1
 80123a0:	42a5      	cmp	r5, r4
 80123a2:	d10b      	bne.n	80123bc <_free_r+0x70>
 80123a4:	6824      	ldr	r4, [r4, #0]
 80123a6:	4421      	add	r1, r4
 80123a8:	1854      	adds	r4, r2, r1
 80123aa:	42a3      	cmp	r3, r4
 80123ac:	6011      	str	r1, [r2, #0]
 80123ae:	d1e0      	bne.n	8012372 <_free_r+0x26>
 80123b0:	681c      	ldr	r4, [r3, #0]
 80123b2:	685b      	ldr	r3, [r3, #4]
 80123b4:	6053      	str	r3, [r2, #4]
 80123b6:	4421      	add	r1, r4
 80123b8:	6011      	str	r1, [r2, #0]
 80123ba:	e7da      	b.n	8012372 <_free_r+0x26>
 80123bc:	d902      	bls.n	80123c4 <_free_r+0x78>
 80123be:	230c      	movs	r3, #12
 80123c0:	6003      	str	r3, [r0, #0]
 80123c2:	e7d6      	b.n	8012372 <_free_r+0x26>
 80123c4:	6825      	ldr	r5, [r4, #0]
 80123c6:	1961      	adds	r1, r4, r5
 80123c8:	428b      	cmp	r3, r1
 80123ca:	bf04      	itt	eq
 80123cc:	6819      	ldreq	r1, [r3, #0]
 80123ce:	685b      	ldreq	r3, [r3, #4]
 80123d0:	6063      	str	r3, [r4, #4]
 80123d2:	bf04      	itt	eq
 80123d4:	1949      	addeq	r1, r1, r5
 80123d6:	6021      	streq	r1, [r4, #0]
 80123d8:	6054      	str	r4, [r2, #4]
 80123da:	e7ca      	b.n	8012372 <_free_r+0x26>
 80123dc:	b003      	add	sp, #12
 80123de:	bd30      	pop	{r4, r5, pc}
 80123e0:	20003214 	.word	0x20003214

080123e4 <sbrk_aligned>:
 80123e4:	b570      	push	{r4, r5, r6, lr}
 80123e6:	4e0e      	ldr	r6, [pc, #56]	; (8012420 <sbrk_aligned+0x3c>)
 80123e8:	460c      	mov	r4, r1
 80123ea:	6831      	ldr	r1, [r6, #0]
 80123ec:	4605      	mov	r5, r0
 80123ee:	b911      	cbnz	r1, 80123f6 <sbrk_aligned+0x12>
 80123f0:	f000 f9e8 	bl	80127c4 <_sbrk_r>
 80123f4:	6030      	str	r0, [r6, #0]
 80123f6:	4621      	mov	r1, r4
 80123f8:	4628      	mov	r0, r5
 80123fa:	f000 f9e3 	bl	80127c4 <_sbrk_r>
 80123fe:	1c43      	adds	r3, r0, #1
 8012400:	d00a      	beq.n	8012418 <sbrk_aligned+0x34>
 8012402:	1cc4      	adds	r4, r0, #3
 8012404:	f024 0403 	bic.w	r4, r4, #3
 8012408:	42a0      	cmp	r0, r4
 801240a:	d007      	beq.n	801241c <sbrk_aligned+0x38>
 801240c:	1a21      	subs	r1, r4, r0
 801240e:	4628      	mov	r0, r5
 8012410:	f000 f9d8 	bl	80127c4 <_sbrk_r>
 8012414:	3001      	adds	r0, #1
 8012416:	d101      	bne.n	801241c <sbrk_aligned+0x38>
 8012418:	f04f 34ff 	mov.w	r4, #4294967295
 801241c:	4620      	mov	r0, r4
 801241e:	bd70      	pop	{r4, r5, r6, pc}
 8012420:	20003218 	.word	0x20003218

08012424 <_malloc_r>:
 8012424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012428:	1ccd      	adds	r5, r1, #3
 801242a:	f025 0503 	bic.w	r5, r5, #3
 801242e:	3508      	adds	r5, #8
 8012430:	2d0c      	cmp	r5, #12
 8012432:	bf38      	it	cc
 8012434:	250c      	movcc	r5, #12
 8012436:	2d00      	cmp	r5, #0
 8012438:	4607      	mov	r7, r0
 801243a:	db01      	blt.n	8012440 <_malloc_r+0x1c>
 801243c:	42a9      	cmp	r1, r5
 801243e:	d905      	bls.n	801244c <_malloc_r+0x28>
 8012440:	230c      	movs	r3, #12
 8012442:	603b      	str	r3, [r7, #0]
 8012444:	2600      	movs	r6, #0
 8012446:	4630      	mov	r0, r6
 8012448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801244c:	4e2e      	ldr	r6, [pc, #184]	; (8012508 <_malloc_r+0xe4>)
 801244e:	f000 fa25 	bl	801289c <__malloc_lock>
 8012452:	6833      	ldr	r3, [r6, #0]
 8012454:	461c      	mov	r4, r3
 8012456:	bb34      	cbnz	r4, 80124a6 <_malloc_r+0x82>
 8012458:	4629      	mov	r1, r5
 801245a:	4638      	mov	r0, r7
 801245c:	f7ff ffc2 	bl	80123e4 <sbrk_aligned>
 8012460:	1c43      	adds	r3, r0, #1
 8012462:	4604      	mov	r4, r0
 8012464:	d14d      	bne.n	8012502 <_malloc_r+0xde>
 8012466:	6834      	ldr	r4, [r6, #0]
 8012468:	4626      	mov	r6, r4
 801246a:	2e00      	cmp	r6, #0
 801246c:	d140      	bne.n	80124f0 <_malloc_r+0xcc>
 801246e:	6823      	ldr	r3, [r4, #0]
 8012470:	4631      	mov	r1, r6
 8012472:	4638      	mov	r0, r7
 8012474:	eb04 0803 	add.w	r8, r4, r3
 8012478:	f000 f9a4 	bl	80127c4 <_sbrk_r>
 801247c:	4580      	cmp	r8, r0
 801247e:	d13a      	bne.n	80124f6 <_malloc_r+0xd2>
 8012480:	6821      	ldr	r1, [r4, #0]
 8012482:	3503      	adds	r5, #3
 8012484:	1a6d      	subs	r5, r5, r1
 8012486:	f025 0503 	bic.w	r5, r5, #3
 801248a:	3508      	adds	r5, #8
 801248c:	2d0c      	cmp	r5, #12
 801248e:	bf38      	it	cc
 8012490:	250c      	movcc	r5, #12
 8012492:	4629      	mov	r1, r5
 8012494:	4638      	mov	r0, r7
 8012496:	f7ff ffa5 	bl	80123e4 <sbrk_aligned>
 801249a:	3001      	adds	r0, #1
 801249c:	d02b      	beq.n	80124f6 <_malloc_r+0xd2>
 801249e:	6823      	ldr	r3, [r4, #0]
 80124a0:	442b      	add	r3, r5
 80124a2:	6023      	str	r3, [r4, #0]
 80124a4:	e00e      	b.n	80124c4 <_malloc_r+0xa0>
 80124a6:	6822      	ldr	r2, [r4, #0]
 80124a8:	1b52      	subs	r2, r2, r5
 80124aa:	d41e      	bmi.n	80124ea <_malloc_r+0xc6>
 80124ac:	2a0b      	cmp	r2, #11
 80124ae:	d916      	bls.n	80124de <_malloc_r+0xba>
 80124b0:	1961      	adds	r1, r4, r5
 80124b2:	42a3      	cmp	r3, r4
 80124b4:	6025      	str	r5, [r4, #0]
 80124b6:	bf18      	it	ne
 80124b8:	6059      	strne	r1, [r3, #4]
 80124ba:	6863      	ldr	r3, [r4, #4]
 80124bc:	bf08      	it	eq
 80124be:	6031      	streq	r1, [r6, #0]
 80124c0:	5162      	str	r2, [r4, r5]
 80124c2:	604b      	str	r3, [r1, #4]
 80124c4:	4638      	mov	r0, r7
 80124c6:	f104 060b 	add.w	r6, r4, #11
 80124ca:	f000 f9ed 	bl	80128a8 <__malloc_unlock>
 80124ce:	f026 0607 	bic.w	r6, r6, #7
 80124d2:	1d23      	adds	r3, r4, #4
 80124d4:	1af2      	subs	r2, r6, r3
 80124d6:	d0b6      	beq.n	8012446 <_malloc_r+0x22>
 80124d8:	1b9b      	subs	r3, r3, r6
 80124da:	50a3      	str	r3, [r4, r2]
 80124dc:	e7b3      	b.n	8012446 <_malloc_r+0x22>
 80124de:	6862      	ldr	r2, [r4, #4]
 80124e0:	42a3      	cmp	r3, r4
 80124e2:	bf0c      	ite	eq
 80124e4:	6032      	streq	r2, [r6, #0]
 80124e6:	605a      	strne	r2, [r3, #4]
 80124e8:	e7ec      	b.n	80124c4 <_malloc_r+0xa0>
 80124ea:	4623      	mov	r3, r4
 80124ec:	6864      	ldr	r4, [r4, #4]
 80124ee:	e7b2      	b.n	8012456 <_malloc_r+0x32>
 80124f0:	4634      	mov	r4, r6
 80124f2:	6876      	ldr	r6, [r6, #4]
 80124f4:	e7b9      	b.n	801246a <_malloc_r+0x46>
 80124f6:	230c      	movs	r3, #12
 80124f8:	603b      	str	r3, [r7, #0]
 80124fa:	4638      	mov	r0, r7
 80124fc:	f000 f9d4 	bl	80128a8 <__malloc_unlock>
 8012500:	e7a1      	b.n	8012446 <_malloc_r+0x22>
 8012502:	6025      	str	r5, [r4, #0]
 8012504:	e7de      	b.n	80124c4 <_malloc_r+0xa0>
 8012506:	bf00      	nop
 8012508:	20003214 	.word	0x20003214

0801250c <__ssputs_r>:
 801250c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012510:	688e      	ldr	r6, [r1, #8]
 8012512:	429e      	cmp	r6, r3
 8012514:	4682      	mov	sl, r0
 8012516:	460c      	mov	r4, r1
 8012518:	4690      	mov	r8, r2
 801251a:	461f      	mov	r7, r3
 801251c:	d838      	bhi.n	8012590 <__ssputs_r+0x84>
 801251e:	898a      	ldrh	r2, [r1, #12]
 8012520:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012524:	d032      	beq.n	801258c <__ssputs_r+0x80>
 8012526:	6825      	ldr	r5, [r4, #0]
 8012528:	6909      	ldr	r1, [r1, #16]
 801252a:	eba5 0901 	sub.w	r9, r5, r1
 801252e:	6965      	ldr	r5, [r4, #20]
 8012530:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012534:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012538:	3301      	adds	r3, #1
 801253a:	444b      	add	r3, r9
 801253c:	106d      	asrs	r5, r5, #1
 801253e:	429d      	cmp	r5, r3
 8012540:	bf38      	it	cc
 8012542:	461d      	movcc	r5, r3
 8012544:	0553      	lsls	r3, r2, #21
 8012546:	d531      	bpl.n	80125ac <__ssputs_r+0xa0>
 8012548:	4629      	mov	r1, r5
 801254a:	f7ff ff6b 	bl	8012424 <_malloc_r>
 801254e:	4606      	mov	r6, r0
 8012550:	b950      	cbnz	r0, 8012568 <__ssputs_r+0x5c>
 8012552:	230c      	movs	r3, #12
 8012554:	f8ca 3000 	str.w	r3, [sl]
 8012558:	89a3      	ldrh	r3, [r4, #12]
 801255a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801255e:	81a3      	strh	r3, [r4, #12]
 8012560:	f04f 30ff 	mov.w	r0, #4294967295
 8012564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012568:	6921      	ldr	r1, [r4, #16]
 801256a:	464a      	mov	r2, r9
 801256c:	f7ff fb46 	bl	8011bfc <memcpy>
 8012570:	89a3      	ldrh	r3, [r4, #12]
 8012572:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012576:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801257a:	81a3      	strh	r3, [r4, #12]
 801257c:	6126      	str	r6, [r4, #16]
 801257e:	6165      	str	r5, [r4, #20]
 8012580:	444e      	add	r6, r9
 8012582:	eba5 0509 	sub.w	r5, r5, r9
 8012586:	6026      	str	r6, [r4, #0]
 8012588:	60a5      	str	r5, [r4, #8]
 801258a:	463e      	mov	r6, r7
 801258c:	42be      	cmp	r6, r7
 801258e:	d900      	bls.n	8012592 <__ssputs_r+0x86>
 8012590:	463e      	mov	r6, r7
 8012592:	6820      	ldr	r0, [r4, #0]
 8012594:	4632      	mov	r2, r6
 8012596:	4641      	mov	r1, r8
 8012598:	f000 f966 	bl	8012868 <memmove>
 801259c:	68a3      	ldr	r3, [r4, #8]
 801259e:	1b9b      	subs	r3, r3, r6
 80125a0:	60a3      	str	r3, [r4, #8]
 80125a2:	6823      	ldr	r3, [r4, #0]
 80125a4:	4433      	add	r3, r6
 80125a6:	6023      	str	r3, [r4, #0]
 80125a8:	2000      	movs	r0, #0
 80125aa:	e7db      	b.n	8012564 <__ssputs_r+0x58>
 80125ac:	462a      	mov	r2, r5
 80125ae:	f000 f981 	bl	80128b4 <_realloc_r>
 80125b2:	4606      	mov	r6, r0
 80125b4:	2800      	cmp	r0, #0
 80125b6:	d1e1      	bne.n	801257c <__ssputs_r+0x70>
 80125b8:	6921      	ldr	r1, [r4, #16]
 80125ba:	4650      	mov	r0, sl
 80125bc:	f7ff fec6 	bl	801234c <_free_r>
 80125c0:	e7c7      	b.n	8012552 <__ssputs_r+0x46>
	...

080125c4 <_svfiprintf_r>:
 80125c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125c8:	4698      	mov	r8, r3
 80125ca:	898b      	ldrh	r3, [r1, #12]
 80125cc:	061b      	lsls	r3, r3, #24
 80125ce:	b09d      	sub	sp, #116	; 0x74
 80125d0:	4607      	mov	r7, r0
 80125d2:	460d      	mov	r5, r1
 80125d4:	4614      	mov	r4, r2
 80125d6:	d50e      	bpl.n	80125f6 <_svfiprintf_r+0x32>
 80125d8:	690b      	ldr	r3, [r1, #16]
 80125da:	b963      	cbnz	r3, 80125f6 <_svfiprintf_r+0x32>
 80125dc:	2140      	movs	r1, #64	; 0x40
 80125de:	f7ff ff21 	bl	8012424 <_malloc_r>
 80125e2:	6028      	str	r0, [r5, #0]
 80125e4:	6128      	str	r0, [r5, #16]
 80125e6:	b920      	cbnz	r0, 80125f2 <_svfiprintf_r+0x2e>
 80125e8:	230c      	movs	r3, #12
 80125ea:	603b      	str	r3, [r7, #0]
 80125ec:	f04f 30ff 	mov.w	r0, #4294967295
 80125f0:	e0d1      	b.n	8012796 <_svfiprintf_r+0x1d2>
 80125f2:	2340      	movs	r3, #64	; 0x40
 80125f4:	616b      	str	r3, [r5, #20]
 80125f6:	2300      	movs	r3, #0
 80125f8:	9309      	str	r3, [sp, #36]	; 0x24
 80125fa:	2320      	movs	r3, #32
 80125fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012600:	f8cd 800c 	str.w	r8, [sp, #12]
 8012604:	2330      	movs	r3, #48	; 0x30
 8012606:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80127b0 <_svfiprintf_r+0x1ec>
 801260a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801260e:	f04f 0901 	mov.w	r9, #1
 8012612:	4623      	mov	r3, r4
 8012614:	469a      	mov	sl, r3
 8012616:	f813 2b01 	ldrb.w	r2, [r3], #1
 801261a:	b10a      	cbz	r2, 8012620 <_svfiprintf_r+0x5c>
 801261c:	2a25      	cmp	r2, #37	; 0x25
 801261e:	d1f9      	bne.n	8012614 <_svfiprintf_r+0x50>
 8012620:	ebba 0b04 	subs.w	fp, sl, r4
 8012624:	d00b      	beq.n	801263e <_svfiprintf_r+0x7a>
 8012626:	465b      	mov	r3, fp
 8012628:	4622      	mov	r2, r4
 801262a:	4629      	mov	r1, r5
 801262c:	4638      	mov	r0, r7
 801262e:	f7ff ff6d 	bl	801250c <__ssputs_r>
 8012632:	3001      	adds	r0, #1
 8012634:	f000 80aa 	beq.w	801278c <_svfiprintf_r+0x1c8>
 8012638:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801263a:	445a      	add	r2, fp
 801263c:	9209      	str	r2, [sp, #36]	; 0x24
 801263e:	f89a 3000 	ldrb.w	r3, [sl]
 8012642:	2b00      	cmp	r3, #0
 8012644:	f000 80a2 	beq.w	801278c <_svfiprintf_r+0x1c8>
 8012648:	2300      	movs	r3, #0
 801264a:	f04f 32ff 	mov.w	r2, #4294967295
 801264e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012652:	f10a 0a01 	add.w	sl, sl, #1
 8012656:	9304      	str	r3, [sp, #16]
 8012658:	9307      	str	r3, [sp, #28]
 801265a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801265e:	931a      	str	r3, [sp, #104]	; 0x68
 8012660:	4654      	mov	r4, sl
 8012662:	2205      	movs	r2, #5
 8012664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012668:	4851      	ldr	r0, [pc, #324]	; (80127b0 <_svfiprintf_r+0x1ec>)
 801266a:	f7ed fdc1 	bl	80001f0 <memchr>
 801266e:	9a04      	ldr	r2, [sp, #16]
 8012670:	b9d8      	cbnz	r0, 80126aa <_svfiprintf_r+0xe6>
 8012672:	06d0      	lsls	r0, r2, #27
 8012674:	bf44      	itt	mi
 8012676:	2320      	movmi	r3, #32
 8012678:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801267c:	0711      	lsls	r1, r2, #28
 801267e:	bf44      	itt	mi
 8012680:	232b      	movmi	r3, #43	; 0x2b
 8012682:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012686:	f89a 3000 	ldrb.w	r3, [sl]
 801268a:	2b2a      	cmp	r3, #42	; 0x2a
 801268c:	d015      	beq.n	80126ba <_svfiprintf_r+0xf6>
 801268e:	9a07      	ldr	r2, [sp, #28]
 8012690:	4654      	mov	r4, sl
 8012692:	2000      	movs	r0, #0
 8012694:	f04f 0c0a 	mov.w	ip, #10
 8012698:	4621      	mov	r1, r4
 801269a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801269e:	3b30      	subs	r3, #48	; 0x30
 80126a0:	2b09      	cmp	r3, #9
 80126a2:	d94e      	bls.n	8012742 <_svfiprintf_r+0x17e>
 80126a4:	b1b0      	cbz	r0, 80126d4 <_svfiprintf_r+0x110>
 80126a6:	9207      	str	r2, [sp, #28]
 80126a8:	e014      	b.n	80126d4 <_svfiprintf_r+0x110>
 80126aa:	eba0 0308 	sub.w	r3, r0, r8
 80126ae:	fa09 f303 	lsl.w	r3, r9, r3
 80126b2:	4313      	orrs	r3, r2
 80126b4:	9304      	str	r3, [sp, #16]
 80126b6:	46a2      	mov	sl, r4
 80126b8:	e7d2      	b.n	8012660 <_svfiprintf_r+0x9c>
 80126ba:	9b03      	ldr	r3, [sp, #12]
 80126bc:	1d19      	adds	r1, r3, #4
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	9103      	str	r1, [sp, #12]
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	bfbb      	ittet	lt
 80126c6:	425b      	neglt	r3, r3
 80126c8:	f042 0202 	orrlt.w	r2, r2, #2
 80126cc:	9307      	strge	r3, [sp, #28]
 80126ce:	9307      	strlt	r3, [sp, #28]
 80126d0:	bfb8      	it	lt
 80126d2:	9204      	strlt	r2, [sp, #16]
 80126d4:	7823      	ldrb	r3, [r4, #0]
 80126d6:	2b2e      	cmp	r3, #46	; 0x2e
 80126d8:	d10c      	bne.n	80126f4 <_svfiprintf_r+0x130>
 80126da:	7863      	ldrb	r3, [r4, #1]
 80126dc:	2b2a      	cmp	r3, #42	; 0x2a
 80126de:	d135      	bne.n	801274c <_svfiprintf_r+0x188>
 80126e0:	9b03      	ldr	r3, [sp, #12]
 80126e2:	1d1a      	adds	r2, r3, #4
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	9203      	str	r2, [sp, #12]
 80126e8:	2b00      	cmp	r3, #0
 80126ea:	bfb8      	it	lt
 80126ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80126f0:	3402      	adds	r4, #2
 80126f2:	9305      	str	r3, [sp, #20]
 80126f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80127c0 <_svfiprintf_r+0x1fc>
 80126f8:	7821      	ldrb	r1, [r4, #0]
 80126fa:	2203      	movs	r2, #3
 80126fc:	4650      	mov	r0, sl
 80126fe:	f7ed fd77 	bl	80001f0 <memchr>
 8012702:	b140      	cbz	r0, 8012716 <_svfiprintf_r+0x152>
 8012704:	2340      	movs	r3, #64	; 0x40
 8012706:	eba0 000a 	sub.w	r0, r0, sl
 801270a:	fa03 f000 	lsl.w	r0, r3, r0
 801270e:	9b04      	ldr	r3, [sp, #16]
 8012710:	4303      	orrs	r3, r0
 8012712:	3401      	adds	r4, #1
 8012714:	9304      	str	r3, [sp, #16]
 8012716:	f814 1b01 	ldrb.w	r1, [r4], #1
 801271a:	4826      	ldr	r0, [pc, #152]	; (80127b4 <_svfiprintf_r+0x1f0>)
 801271c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012720:	2206      	movs	r2, #6
 8012722:	f7ed fd65 	bl	80001f0 <memchr>
 8012726:	2800      	cmp	r0, #0
 8012728:	d038      	beq.n	801279c <_svfiprintf_r+0x1d8>
 801272a:	4b23      	ldr	r3, [pc, #140]	; (80127b8 <_svfiprintf_r+0x1f4>)
 801272c:	bb1b      	cbnz	r3, 8012776 <_svfiprintf_r+0x1b2>
 801272e:	9b03      	ldr	r3, [sp, #12]
 8012730:	3307      	adds	r3, #7
 8012732:	f023 0307 	bic.w	r3, r3, #7
 8012736:	3308      	adds	r3, #8
 8012738:	9303      	str	r3, [sp, #12]
 801273a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801273c:	4433      	add	r3, r6
 801273e:	9309      	str	r3, [sp, #36]	; 0x24
 8012740:	e767      	b.n	8012612 <_svfiprintf_r+0x4e>
 8012742:	fb0c 3202 	mla	r2, ip, r2, r3
 8012746:	460c      	mov	r4, r1
 8012748:	2001      	movs	r0, #1
 801274a:	e7a5      	b.n	8012698 <_svfiprintf_r+0xd4>
 801274c:	2300      	movs	r3, #0
 801274e:	3401      	adds	r4, #1
 8012750:	9305      	str	r3, [sp, #20]
 8012752:	4619      	mov	r1, r3
 8012754:	f04f 0c0a 	mov.w	ip, #10
 8012758:	4620      	mov	r0, r4
 801275a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801275e:	3a30      	subs	r2, #48	; 0x30
 8012760:	2a09      	cmp	r2, #9
 8012762:	d903      	bls.n	801276c <_svfiprintf_r+0x1a8>
 8012764:	2b00      	cmp	r3, #0
 8012766:	d0c5      	beq.n	80126f4 <_svfiprintf_r+0x130>
 8012768:	9105      	str	r1, [sp, #20]
 801276a:	e7c3      	b.n	80126f4 <_svfiprintf_r+0x130>
 801276c:	fb0c 2101 	mla	r1, ip, r1, r2
 8012770:	4604      	mov	r4, r0
 8012772:	2301      	movs	r3, #1
 8012774:	e7f0      	b.n	8012758 <_svfiprintf_r+0x194>
 8012776:	ab03      	add	r3, sp, #12
 8012778:	9300      	str	r3, [sp, #0]
 801277a:	462a      	mov	r2, r5
 801277c:	4b0f      	ldr	r3, [pc, #60]	; (80127bc <_svfiprintf_r+0x1f8>)
 801277e:	a904      	add	r1, sp, #16
 8012780:	4638      	mov	r0, r7
 8012782:	f7fd ffc9 	bl	8010718 <_printf_float>
 8012786:	1c42      	adds	r2, r0, #1
 8012788:	4606      	mov	r6, r0
 801278a:	d1d6      	bne.n	801273a <_svfiprintf_r+0x176>
 801278c:	89ab      	ldrh	r3, [r5, #12]
 801278e:	065b      	lsls	r3, r3, #25
 8012790:	f53f af2c 	bmi.w	80125ec <_svfiprintf_r+0x28>
 8012794:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012796:	b01d      	add	sp, #116	; 0x74
 8012798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801279c:	ab03      	add	r3, sp, #12
 801279e:	9300      	str	r3, [sp, #0]
 80127a0:	462a      	mov	r2, r5
 80127a2:	4b06      	ldr	r3, [pc, #24]	; (80127bc <_svfiprintf_r+0x1f8>)
 80127a4:	a904      	add	r1, sp, #16
 80127a6:	4638      	mov	r0, r7
 80127a8:	f7fe fa5a 	bl	8010c60 <_printf_i>
 80127ac:	e7eb      	b.n	8012786 <_svfiprintf_r+0x1c2>
 80127ae:	bf00      	nop
 80127b0:	08014504 	.word	0x08014504
 80127b4:	0801450e 	.word	0x0801450e
 80127b8:	08010719 	.word	0x08010719
 80127bc:	0801250d 	.word	0x0801250d
 80127c0:	0801450a 	.word	0x0801450a

080127c4 <_sbrk_r>:
 80127c4:	b538      	push	{r3, r4, r5, lr}
 80127c6:	4d06      	ldr	r5, [pc, #24]	; (80127e0 <_sbrk_r+0x1c>)
 80127c8:	2300      	movs	r3, #0
 80127ca:	4604      	mov	r4, r0
 80127cc:	4608      	mov	r0, r1
 80127ce:	602b      	str	r3, [r5, #0]
 80127d0:	f7f2 f8f2 	bl	80049b8 <_sbrk>
 80127d4:	1c43      	adds	r3, r0, #1
 80127d6:	d102      	bne.n	80127de <_sbrk_r+0x1a>
 80127d8:	682b      	ldr	r3, [r5, #0]
 80127da:	b103      	cbz	r3, 80127de <_sbrk_r+0x1a>
 80127dc:	6023      	str	r3, [r4, #0]
 80127de:	bd38      	pop	{r3, r4, r5, pc}
 80127e0:	2000321c 	.word	0x2000321c

080127e4 <__assert_func>:
 80127e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80127e6:	4614      	mov	r4, r2
 80127e8:	461a      	mov	r2, r3
 80127ea:	4b09      	ldr	r3, [pc, #36]	; (8012810 <__assert_func+0x2c>)
 80127ec:	681b      	ldr	r3, [r3, #0]
 80127ee:	4605      	mov	r5, r0
 80127f0:	68d8      	ldr	r0, [r3, #12]
 80127f2:	b14c      	cbz	r4, 8012808 <__assert_func+0x24>
 80127f4:	4b07      	ldr	r3, [pc, #28]	; (8012814 <__assert_func+0x30>)
 80127f6:	9100      	str	r1, [sp, #0]
 80127f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80127fc:	4906      	ldr	r1, [pc, #24]	; (8012818 <__assert_func+0x34>)
 80127fe:	462b      	mov	r3, r5
 8012800:	f000 f80e 	bl	8012820 <fiprintf>
 8012804:	f000 faac 	bl	8012d60 <abort>
 8012808:	4b04      	ldr	r3, [pc, #16]	; (801281c <__assert_func+0x38>)
 801280a:	461c      	mov	r4, r3
 801280c:	e7f3      	b.n	80127f6 <__assert_func+0x12>
 801280e:	bf00      	nop
 8012810:	2000002c 	.word	0x2000002c
 8012814:	08014515 	.word	0x08014515
 8012818:	08014522 	.word	0x08014522
 801281c:	08014550 	.word	0x08014550

08012820 <fiprintf>:
 8012820:	b40e      	push	{r1, r2, r3}
 8012822:	b503      	push	{r0, r1, lr}
 8012824:	4601      	mov	r1, r0
 8012826:	ab03      	add	r3, sp, #12
 8012828:	4805      	ldr	r0, [pc, #20]	; (8012840 <fiprintf+0x20>)
 801282a:	f853 2b04 	ldr.w	r2, [r3], #4
 801282e:	6800      	ldr	r0, [r0, #0]
 8012830:	9301      	str	r3, [sp, #4]
 8012832:	f000 f897 	bl	8012964 <_vfiprintf_r>
 8012836:	b002      	add	sp, #8
 8012838:	f85d eb04 	ldr.w	lr, [sp], #4
 801283c:	b003      	add	sp, #12
 801283e:	4770      	bx	lr
 8012840:	2000002c 	.word	0x2000002c

08012844 <__ascii_mbtowc>:
 8012844:	b082      	sub	sp, #8
 8012846:	b901      	cbnz	r1, 801284a <__ascii_mbtowc+0x6>
 8012848:	a901      	add	r1, sp, #4
 801284a:	b142      	cbz	r2, 801285e <__ascii_mbtowc+0x1a>
 801284c:	b14b      	cbz	r3, 8012862 <__ascii_mbtowc+0x1e>
 801284e:	7813      	ldrb	r3, [r2, #0]
 8012850:	600b      	str	r3, [r1, #0]
 8012852:	7812      	ldrb	r2, [r2, #0]
 8012854:	1e10      	subs	r0, r2, #0
 8012856:	bf18      	it	ne
 8012858:	2001      	movne	r0, #1
 801285a:	b002      	add	sp, #8
 801285c:	4770      	bx	lr
 801285e:	4610      	mov	r0, r2
 8012860:	e7fb      	b.n	801285a <__ascii_mbtowc+0x16>
 8012862:	f06f 0001 	mvn.w	r0, #1
 8012866:	e7f8      	b.n	801285a <__ascii_mbtowc+0x16>

08012868 <memmove>:
 8012868:	4288      	cmp	r0, r1
 801286a:	b510      	push	{r4, lr}
 801286c:	eb01 0402 	add.w	r4, r1, r2
 8012870:	d902      	bls.n	8012878 <memmove+0x10>
 8012872:	4284      	cmp	r4, r0
 8012874:	4623      	mov	r3, r4
 8012876:	d807      	bhi.n	8012888 <memmove+0x20>
 8012878:	1e43      	subs	r3, r0, #1
 801287a:	42a1      	cmp	r1, r4
 801287c:	d008      	beq.n	8012890 <memmove+0x28>
 801287e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012882:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012886:	e7f8      	b.n	801287a <memmove+0x12>
 8012888:	4402      	add	r2, r0
 801288a:	4601      	mov	r1, r0
 801288c:	428a      	cmp	r2, r1
 801288e:	d100      	bne.n	8012892 <memmove+0x2a>
 8012890:	bd10      	pop	{r4, pc}
 8012892:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012896:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801289a:	e7f7      	b.n	801288c <memmove+0x24>

0801289c <__malloc_lock>:
 801289c:	4801      	ldr	r0, [pc, #4]	; (80128a4 <__malloc_lock+0x8>)
 801289e:	f000 bc1f 	b.w	80130e0 <__retarget_lock_acquire_recursive>
 80128a2:	bf00      	nop
 80128a4:	20003220 	.word	0x20003220

080128a8 <__malloc_unlock>:
 80128a8:	4801      	ldr	r0, [pc, #4]	; (80128b0 <__malloc_unlock+0x8>)
 80128aa:	f000 bc1a 	b.w	80130e2 <__retarget_lock_release_recursive>
 80128ae:	bf00      	nop
 80128b0:	20003220 	.word	0x20003220

080128b4 <_realloc_r>:
 80128b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128b8:	4680      	mov	r8, r0
 80128ba:	4614      	mov	r4, r2
 80128bc:	460e      	mov	r6, r1
 80128be:	b921      	cbnz	r1, 80128ca <_realloc_r+0x16>
 80128c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80128c4:	4611      	mov	r1, r2
 80128c6:	f7ff bdad 	b.w	8012424 <_malloc_r>
 80128ca:	b92a      	cbnz	r2, 80128d8 <_realloc_r+0x24>
 80128cc:	f7ff fd3e 	bl	801234c <_free_r>
 80128d0:	4625      	mov	r5, r4
 80128d2:	4628      	mov	r0, r5
 80128d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128d8:	f000 fc6a 	bl	80131b0 <_malloc_usable_size_r>
 80128dc:	4284      	cmp	r4, r0
 80128de:	4607      	mov	r7, r0
 80128e0:	d802      	bhi.n	80128e8 <_realloc_r+0x34>
 80128e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80128e6:	d812      	bhi.n	801290e <_realloc_r+0x5a>
 80128e8:	4621      	mov	r1, r4
 80128ea:	4640      	mov	r0, r8
 80128ec:	f7ff fd9a 	bl	8012424 <_malloc_r>
 80128f0:	4605      	mov	r5, r0
 80128f2:	2800      	cmp	r0, #0
 80128f4:	d0ed      	beq.n	80128d2 <_realloc_r+0x1e>
 80128f6:	42bc      	cmp	r4, r7
 80128f8:	4622      	mov	r2, r4
 80128fa:	4631      	mov	r1, r6
 80128fc:	bf28      	it	cs
 80128fe:	463a      	movcs	r2, r7
 8012900:	f7ff f97c 	bl	8011bfc <memcpy>
 8012904:	4631      	mov	r1, r6
 8012906:	4640      	mov	r0, r8
 8012908:	f7ff fd20 	bl	801234c <_free_r>
 801290c:	e7e1      	b.n	80128d2 <_realloc_r+0x1e>
 801290e:	4635      	mov	r5, r6
 8012910:	e7df      	b.n	80128d2 <_realloc_r+0x1e>

08012912 <__sfputc_r>:
 8012912:	6893      	ldr	r3, [r2, #8]
 8012914:	3b01      	subs	r3, #1
 8012916:	2b00      	cmp	r3, #0
 8012918:	b410      	push	{r4}
 801291a:	6093      	str	r3, [r2, #8]
 801291c:	da08      	bge.n	8012930 <__sfputc_r+0x1e>
 801291e:	6994      	ldr	r4, [r2, #24]
 8012920:	42a3      	cmp	r3, r4
 8012922:	db01      	blt.n	8012928 <__sfputc_r+0x16>
 8012924:	290a      	cmp	r1, #10
 8012926:	d103      	bne.n	8012930 <__sfputc_r+0x1e>
 8012928:	f85d 4b04 	ldr.w	r4, [sp], #4
 801292c:	f000 b94a 	b.w	8012bc4 <__swbuf_r>
 8012930:	6813      	ldr	r3, [r2, #0]
 8012932:	1c58      	adds	r0, r3, #1
 8012934:	6010      	str	r0, [r2, #0]
 8012936:	7019      	strb	r1, [r3, #0]
 8012938:	4608      	mov	r0, r1
 801293a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801293e:	4770      	bx	lr

08012940 <__sfputs_r>:
 8012940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012942:	4606      	mov	r6, r0
 8012944:	460f      	mov	r7, r1
 8012946:	4614      	mov	r4, r2
 8012948:	18d5      	adds	r5, r2, r3
 801294a:	42ac      	cmp	r4, r5
 801294c:	d101      	bne.n	8012952 <__sfputs_r+0x12>
 801294e:	2000      	movs	r0, #0
 8012950:	e007      	b.n	8012962 <__sfputs_r+0x22>
 8012952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012956:	463a      	mov	r2, r7
 8012958:	4630      	mov	r0, r6
 801295a:	f7ff ffda 	bl	8012912 <__sfputc_r>
 801295e:	1c43      	adds	r3, r0, #1
 8012960:	d1f3      	bne.n	801294a <__sfputs_r+0xa>
 8012962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012964 <_vfiprintf_r>:
 8012964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012968:	460d      	mov	r5, r1
 801296a:	b09d      	sub	sp, #116	; 0x74
 801296c:	4614      	mov	r4, r2
 801296e:	4698      	mov	r8, r3
 8012970:	4606      	mov	r6, r0
 8012972:	b118      	cbz	r0, 801297c <_vfiprintf_r+0x18>
 8012974:	6983      	ldr	r3, [r0, #24]
 8012976:	b90b      	cbnz	r3, 801297c <_vfiprintf_r+0x18>
 8012978:	f000 fb14 	bl	8012fa4 <__sinit>
 801297c:	4b89      	ldr	r3, [pc, #548]	; (8012ba4 <_vfiprintf_r+0x240>)
 801297e:	429d      	cmp	r5, r3
 8012980:	d11b      	bne.n	80129ba <_vfiprintf_r+0x56>
 8012982:	6875      	ldr	r5, [r6, #4]
 8012984:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012986:	07d9      	lsls	r1, r3, #31
 8012988:	d405      	bmi.n	8012996 <_vfiprintf_r+0x32>
 801298a:	89ab      	ldrh	r3, [r5, #12]
 801298c:	059a      	lsls	r2, r3, #22
 801298e:	d402      	bmi.n	8012996 <_vfiprintf_r+0x32>
 8012990:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012992:	f000 fba5 	bl	80130e0 <__retarget_lock_acquire_recursive>
 8012996:	89ab      	ldrh	r3, [r5, #12]
 8012998:	071b      	lsls	r3, r3, #28
 801299a:	d501      	bpl.n	80129a0 <_vfiprintf_r+0x3c>
 801299c:	692b      	ldr	r3, [r5, #16]
 801299e:	b9eb      	cbnz	r3, 80129dc <_vfiprintf_r+0x78>
 80129a0:	4629      	mov	r1, r5
 80129a2:	4630      	mov	r0, r6
 80129a4:	f000 f96e 	bl	8012c84 <__swsetup_r>
 80129a8:	b1c0      	cbz	r0, 80129dc <_vfiprintf_r+0x78>
 80129aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80129ac:	07dc      	lsls	r4, r3, #31
 80129ae:	d50e      	bpl.n	80129ce <_vfiprintf_r+0x6a>
 80129b0:	f04f 30ff 	mov.w	r0, #4294967295
 80129b4:	b01d      	add	sp, #116	; 0x74
 80129b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129ba:	4b7b      	ldr	r3, [pc, #492]	; (8012ba8 <_vfiprintf_r+0x244>)
 80129bc:	429d      	cmp	r5, r3
 80129be:	d101      	bne.n	80129c4 <_vfiprintf_r+0x60>
 80129c0:	68b5      	ldr	r5, [r6, #8]
 80129c2:	e7df      	b.n	8012984 <_vfiprintf_r+0x20>
 80129c4:	4b79      	ldr	r3, [pc, #484]	; (8012bac <_vfiprintf_r+0x248>)
 80129c6:	429d      	cmp	r5, r3
 80129c8:	bf08      	it	eq
 80129ca:	68f5      	ldreq	r5, [r6, #12]
 80129cc:	e7da      	b.n	8012984 <_vfiprintf_r+0x20>
 80129ce:	89ab      	ldrh	r3, [r5, #12]
 80129d0:	0598      	lsls	r0, r3, #22
 80129d2:	d4ed      	bmi.n	80129b0 <_vfiprintf_r+0x4c>
 80129d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80129d6:	f000 fb84 	bl	80130e2 <__retarget_lock_release_recursive>
 80129da:	e7e9      	b.n	80129b0 <_vfiprintf_r+0x4c>
 80129dc:	2300      	movs	r3, #0
 80129de:	9309      	str	r3, [sp, #36]	; 0x24
 80129e0:	2320      	movs	r3, #32
 80129e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80129e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80129ea:	2330      	movs	r3, #48	; 0x30
 80129ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012bb0 <_vfiprintf_r+0x24c>
 80129f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80129f4:	f04f 0901 	mov.w	r9, #1
 80129f8:	4623      	mov	r3, r4
 80129fa:	469a      	mov	sl, r3
 80129fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012a00:	b10a      	cbz	r2, 8012a06 <_vfiprintf_r+0xa2>
 8012a02:	2a25      	cmp	r2, #37	; 0x25
 8012a04:	d1f9      	bne.n	80129fa <_vfiprintf_r+0x96>
 8012a06:	ebba 0b04 	subs.w	fp, sl, r4
 8012a0a:	d00b      	beq.n	8012a24 <_vfiprintf_r+0xc0>
 8012a0c:	465b      	mov	r3, fp
 8012a0e:	4622      	mov	r2, r4
 8012a10:	4629      	mov	r1, r5
 8012a12:	4630      	mov	r0, r6
 8012a14:	f7ff ff94 	bl	8012940 <__sfputs_r>
 8012a18:	3001      	adds	r0, #1
 8012a1a:	f000 80aa 	beq.w	8012b72 <_vfiprintf_r+0x20e>
 8012a1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012a20:	445a      	add	r2, fp
 8012a22:	9209      	str	r2, [sp, #36]	; 0x24
 8012a24:	f89a 3000 	ldrb.w	r3, [sl]
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	f000 80a2 	beq.w	8012b72 <_vfiprintf_r+0x20e>
 8012a2e:	2300      	movs	r3, #0
 8012a30:	f04f 32ff 	mov.w	r2, #4294967295
 8012a34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012a38:	f10a 0a01 	add.w	sl, sl, #1
 8012a3c:	9304      	str	r3, [sp, #16]
 8012a3e:	9307      	str	r3, [sp, #28]
 8012a40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012a44:	931a      	str	r3, [sp, #104]	; 0x68
 8012a46:	4654      	mov	r4, sl
 8012a48:	2205      	movs	r2, #5
 8012a4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a4e:	4858      	ldr	r0, [pc, #352]	; (8012bb0 <_vfiprintf_r+0x24c>)
 8012a50:	f7ed fbce 	bl	80001f0 <memchr>
 8012a54:	9a04      	ldr	r2, [sp, #16]
 8012a56:	b9d8      	cbnz	r0, 8012a90 <_vfiprintf_r+0x12c>
 8012a58:	06d1      	lsls	r1, r2, #27
 8012a5a:	bf44      	itt	mi
 8012a5c:	2320      	movmi	r3, #32
 8012a5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012a62:	0713      	lsls	r3, r2, #28
 8012a64:	bf44      	itt	mi
 8012a66:	232b      	movmi	r3, #43	; 0x2b
 8012a68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012a6c:	f89a 3000 	ldrb.w	r3, [sl]
 8012a70:	2b2a      	cmp	r3, #42	; 0x2a
 8012a72:	d015      	beq.n	8012aa0 <_vfiprintf_r+0x13c>
 8012a74:	9a07      	ldr	r2, [sp, #28]
 8012a76:	4654      	mov	r4, sl
 8012a78:	2000      	movs	r0, #0
 8012a7a:	f04f 0c0a 	mov.w	ip, #10
 8012a7e:	4621      	mov	r1, r4
 8012a80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012a84:	3b30      	subs	r3, #48	; 0x30
 8012a86:	2b09      	cmp	r3, #9
 8012a88:	d94e      	bls.n	8012b28 <_vfiprintf_r+0x1c4>
 8012a8a:	b1b0      	cbz	r0, 8012aba <_vfiprintf_r+0x156>
 8012a8c:	9207      	str	r2, [sp, #28]
 8012a8e:	e014      	b.n	8012aba <_vfiprintf_r+0x156>
 8012a90:	eba0 0308 	sub.w	r3, r0, r8
 8012a94:	fa09 f303 	lsl.w	r3, r9, r3
 8012a98:	4313      	orrs	r3, r2
 8012a9a:	9304      	str	r3, [sp, #16]
 8012a9c:	46a2      	mov	sl, r4
 8012a9e:	e7d2      	b.n	8012a46 <_vfiprintf_r+0xe2>
 8012aa0:	9b03      	ldr	r3, [sp, #12]
 8012aa2:	1d19      	adds	r1, r3, #4
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	9103      	str	r1, [sp, #12]
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	bfbb      	ittet	lt
 8012aac:	425b      	neglt	r3, r3
 8012aae:	f042 0202 	orrlt.w	r2, r2, #2
 8012ab2:	9307      	strge	r3, [sp, #28]
 8012ab4:	9307      	strlt	r3, [sp, #28]
 8012ab6:	bfb8      	it	lt
 8012ab8:	9204      	strlt	r2, [sp, #16]
 8012aba:	7823      	ldrb	r3, [r4, #0]
 8012abc:	2b2e      	cmp	r3, #46	; 0x2e
 8012abe:	d10c      	bne.n	8012ada <_vfiprintf_r+0x176>
 8012ac0:	7863      	ldrb	r3, [r4, #1]
 8012ac2:	2b2a      	cmp	r3, #42	; 0x2a
 8012ac4:	d135      	bne.n	8012b32 <_vfiprintf_r+0x1ce>
 8012ac6:	9b03      	ldr	r3, [sp, #12]
 8012ac8:	1d1a      	adds	r2, r3, #4
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	9203      	str	r2, [sp, #12]
 8012ace:	2b00      	cmp	r3, #0
 8012ad0:	bfb8      	it	lt
 8012ad2:	f04f 33ff 	movlt.w	r3, #4294967295
 8012ad6:	3402      	adds	r4, #2
 8012ad8:	9305      	str	r3, [sp, #20]
 8012ada:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012bc0 <_vfiprintf_r+0x25c>
 8012ade:	7821      	ldrb	r1, [r4, #0]
 8012ae0:	2203      	movs	r2, #3
 8012ae2:	4650      	mov	r0, sl
 8012ae4:	f7ed fb84 	bl	80001f0 <memchr>
 8012ae8:	b140      	cbz	r0, 8012afc <_vfiprintf_r+0x198>
 8012aea:	2340      	movs	r3, #64	; 0x40
 8012aec:	eba0 000a 	sub.w	r0, r0, sl
 8012af0:	fa03 f000 	lsl.w	r0, r3, r0
 8012af4:	9b04      	ldr	r3, [sp, #16]
 8012af6:	4303      	orrs	r3, r0
 8012af8:	3401      	adds	r4, #1
 8012afa:	9304      	str	r3, [sp, #16]
 8012afc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b00:	482c      	ldr	r0, [pc, #176]	; (8012bb4 <_vfiprintf_r+0x250>)
 8012b02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012b06:	2206      	movs	r2, #6
 8012b08:	f7ed fb72 	bl	80001f0 <memchr>
 8012b0c:	2800      	cmp	r0, #0
 8012b0e:	d03f      	beq.n	8012b90 <_vfiprintf_r+0x22c>
 8012b10:	4b29      	ldr	r3, [pc, #164]	; (8012bb8 <_vfiprintf_r+0x254>)
 8012b12:	bb1b      	cbnz	r3, 8012b5c <_vfiprintf_r+0x1f8>
 8012b14:	9b03      	ldr	r3, [sp, #12]
 8012b16:	3307      	adds	r3, #7
 8012b18:	f023 0307 	bic.w	r3, r3, #7
 8012b1c:	3308      	adds	r3, #8
 8012b1e:	9303      	str	r3, [sp, #12]
 8012b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b22:	443b      	add	r3, r7
 8012b24:	9309      	str	r3, [sp, #36]	; 0x24
 8012b26:	e767      	b.n	80129f8 <_vfiprintf_r+0x94>
 8012b28:	fb0c 3202 	mla	r2, ip, r2, r3
 8012b2c:	460c      	mov	r4, r1
 8012b2e:	2001      	movs	r0, #1
 8012b30:	e7a5      	b.n	8012a7e <_vfiprintf_r+0x11a>
 8012b32:	2300      	movs	r3, #0
 8012b34:	3401      	adds	r4, #1
 8012b36:	9305      	str	r3, [sp, #20]
 8012b38:	4619      	mov	r1, r3
 8012b3a:	f04f 0c0a 	mov.w	ip, #10
 8012b3e:	4620      	mov	r0, r4
 8012b40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012b44:	3a30      	subs	r2, #48	; 0x30
 8012b46:	2a09      	cmp	r2, #9
 8012b48:	d903      	bls.n	8012b52 <_vfiprintf_r+0x1ee>
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d0c5      	beq.n	8012ada <_vfiprintf_r+0x176>
 8012b4e:	9105      	str	r1, [sp, #20]
 8012b50:	e7c3      	b.n	8012ada <_vfiprintf_r+0x176>
 8012b52:	fb0c 2101 	mla	r1, ip, r1, r2
 8012b56:	4604      	mov	r4, r0
 8012b58:	2301      	movs	r3, #1
 8012b5a:	e7f0      	b.n	8012b3e <_vfiprintf_r+0x1da>
 8012b5c:	ab03      	add	r3, sp, #12
 8012b5e:	9300      	str	r3, [sp, #0]
 8012b60:	462a      	mov	r2, r5
 8012b62:	4b16      	ldr	r3, [pc, #88]	; (8012bbc <_vfiprintf_r+0x258>)
 8012b64:	a904      	add	r1, sp, #16
 8012b66:	4630      	mov	r0, r6
 8012b68:	f7fd fdd6 	bl	8010718 <_printf_float>
 8012b6c:	4607      	mov	r7, r0
 8012b6e:	1c78      	adds	r0, r7, #1
 8012b70:	d1d6      	bne.n	8012b20 <_vfiprintf_r+0x1bc>
 8012b72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012b74:	07d9      	lsls	r1, r3, #31
 8012b76:	d405      	bmi.n	8012b84 <_vfiprintf_r+0x220>
 8012b78:	89ab      	ldrh	r3, [r5, #12]
 8012b7a:	059a      	lsls	r2, r3, #22
 8012b7c:	d402      	bmi.n	8012b84 <_vfiprintf_r+0x220>
 8012b7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012b80:	f000 faaf 	bl	80130e2 <__retarget_lock_release_recursive>
 8012b84:	89ab      	ldrh	r3, [r5, #12]
 8012b86:	065b      	lsls	r3, r3, #25
 8012b88:	f53f af12 	bmi.w	80129b0 <_vfiprintf_r+0x4c>
 8012b8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012b8e:	e711      	b.n	80129b4 <_vfiprintf_r+0x50>
 8012b90:	ab03      	add	r3, sp, #12
 8012b92:	9300      	str	r3, [sp, #0]
 8012b94:	462a      	mov	r2, r5
 8012b96:	4b09      	ldr	r3, [pc, #36]	; (8012bbc <_vfiprintf_r+0x258>)
 8012b98:	a904      	add	r1, sp, #16
 8012b9a:	4630      	mov	r0, r6
 8012b9c:	f7fe f860 	bl	8010c60 <_printf_i>
 8012ba0:	e7e4      	b.n	8012b6c <_vfiprintf_r+0x208>
 8012ba2:	bf00      	nop
 8012ba4:	0801467c 	.word	0x0801467c
 8012ba8:	0801469c 	.word	0x0801469c
 8012bac:	0801465c 	.word	0x0801465c
 8012bb0:	08014504 	.word	0x08014504
 8012bb4:	0801450e 	.word	0x0801450e
 8012bb8:	08010719 	.word	0x08010719
 8012bbc:	08012941 	.word	0x08012941
 8012bc0:	0801450a 	.word	0x0801450a

08012bc4 <__swbuf_r>:
 8012bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012bc6:	460e      	mov	r6, r1
 8012bc8:	4614      	mov	r4, r2
 8012bca:	4605      	mov	r5, r0
 8012bcc:	b118      	cbz	r0, 8012bd6 <__swbuf_r+0x12>
 8012bce:	6983      	ldr	r3, [r0, #24]
 8012bd0:	b90b      	cbnz	r3, 8012bd6 <__swbuf_r+0x12>
 8012bd2:	f000 f9e7 	bl	8012fa4 <__sinit>
 8012bd6:	4b21      	ldr	r3, [pc, #132]	; (8012c5c <__swbuf_r+0x98>)
 8012bd8:	429c      	cmp	r4, r3
 8012bda:	d12b      	bne.n	8012c34 <__swbuf_r+0x70>
 8012bdc:	686c      	ldr	r4, [r5, #4]
 8012bde:	69a3      	ldr	r3, [r4, #24]
 8012be0:	60a3      	str	r3, [r4, #8]
 8012be2:	89a3      	ldrh	r3, [r4, #12]
 8012be4:	071a      	lsls	r2, r3, #28
 8012be6:	d52f      	bpl.n	8012c48 <__swbuf_r+0x84>
 8012be8:	6923      	ldr	r3, [r4, #16]
 8012bea:	b36b      	cbz	r3, 8012c48 <__swbuf_r+0x84>
 8012bec:	6923      	ldr	r3, [r4, #16]
 8012bee:	6820      	ldr	r0, [r4, #0]
 8012bf0:	1ac0      	subs	r0, r0, r3
 8012bf2:	6963      	ldr	r3, [r4, #20]
 8012bf4:	b2f6      	uxtb	r6, r6
 8012bf6:	4283      	cmp	r3, r0
 8012bf8:	4637      	mov	r7, r6
 8012bfa:	dc04      	bgt.n	8012c06 <__swbuf_r+0x42>
 8012bfc:	4621      	mov	r1, r4
 8012bfe:	4628      	mov	r0, r5
 8012c00:	f000 f93c 	bl	8012e7c <_fflush_r>
 8012c04:	bb30      	cbnz	r0, 8012c54 <__swbuf_r+0x90>
 8012c06:	68a3      	ldr	r3, [r4, #8]
 8012c08:	3b01      	subs	r3, #1
 8012c0a:	60a3      	str	r3, [r4, #8]
 8012c0c:	6823      	ldr	r3, [r4, #0]
 8012c0e:	1c5a      	adds	r2, r3, #1
 8012c10:	6022      	str	r2, [r4, #0]
 8012c12:	701e      	strb	r6, [r3, #0]
 8012c14:	6963      	ldr	r3, [r4, #20]
 8012c16:	3001      	adds	r0, #1
 8012c18:	4283      	cmp	r3, r0
 8012c1a:	d004      	beq.n	8012c26 <__swbuf_r+0x62>
 8012c1c:	89a3      	ldrh	r3, [r4, #12]
 8012c1e:	07db      	lsls	r3, r3, #31
 8012c20:	d506      	bpl.n	8012c30 <__swbuf_r+0x6c>
 8012c22:	2e0a      	cmp	r6, #10
 8012c24:	d104      	bne.n	8012c30 <__swbuf_r+0x6c>
 8012c26:	4621      	mov	r1, r4
 8012c28:	4628      	mov	r0, r5
 8012c2a:	f000 f927 	bl	8012e7c <_fflush_r>
 8012c2e:	b988      	cbnz	r0, 8012c54 <__swbuf_r+0x90>
 8012c30:	4638      	mov	r0, r7
 8012c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012c34:	4b0a      	ldr	r3, [pc, #40]	; (8012c60 <__swbuf_r+0x9c>)
 8012c36:	429c      	cmp	r4, r3
 8012c38:	d101      	bne.n	8012c3e <__swbuf_r+0x7a>
 8012c3a:	68ac      	ldr	r4, [r5, #8]
 8012c3c:	e7cf      	b.n	8012bde <__swbuf_r+0x1a>
 8012c3e:	4b09      	ldr	r3, [pc, #36]	; (8012c64 <__swbuf_r+0xa0>)
 8012c40:	429c      	cmp	r4, r3
 8012c42:	bf08      	it	eq
 8012c44:	68ec      	ldreq	r4, [r5, #12]
 8012c46:	e7ca      	b.n	8012bde <__swbuf_r+0x1a>
 8012c48:	4621      	mov	r1, r4
 8012c4a:	4628      	mov	r0, r5
 8012c4c:	f000 f81a 	bl	8012c84 <__swsetup_r>
 8012c50:	2800      	cmp	r0, #0
 8012c52:	d0cb      	beq.n	8012bec <__swbuf_r+0x28>
 8012c54:	f04f 37ff 	mov.w	r7, #4294967295
 8012c58:	e7ea      	b.n	8012c30 <__swbuf_r+0x6c>
 8012c5a:	bf00      	nop
 8012c5c:	0801467c 	.word	0x0801467c
 8012c60:	0801469c 	.word	0x0801469c
 8012c64:	0801465c 	.word	0x0801465c

08012c68 <__ascii_wctomb>:
 8012c68:	b149      	cbz	r1, 8012c7e <__ascii_wctomb+0x16>
 8012c6a:	2aff      	cmp	r2, #255	; 0xff
 8012c6c:	bf85      	ittet	hi
 8012c6e:	238a      	movhi	r3, #138	; 0x8a
 8012c70:	6003      	strhi	r3, [r0, #0]
 8012c72:	700a      	strbls	r2, [r1, #0]
 8012c74:	f04f 30ff 	movhi.w	r0, #4294967295
 8012c78:	bf98      	it	ls
 8012c7a:	2001      	movls	r0, #1
 8012c7c:	4770      	bx	lr
 8012c7e:	4608      	mov	r0, r1
 8012c80:	4770      	bx	lr
	...

08012c84 <__swsetup_r>:
 8012c84:	4b32      	ldr	r3, [pc, #200]	; (8012d50 <__swsetup_r+0xcc>)
 8012c86:	b570      	push	{r4, r5, r6, lr}
 8012c88:	681d      	ldr	r5, [r3, #0]
 8012c8a:	4606      	mov	r6, r0
 8012c8c:	460c      	mov	r4, r1
 8012c8e:	b125      	cbz	r5, 8012c9a <__swsetup_r+0x16>
 8012c90:	69ab      	ldr	r3, [r5, #24]
 8012c92:	b913      	cbnz	r3, 8012c9a <__swsetup_r+0x16>
 8012c94:	4628      	mov	r0, r5
 8012c96:	f000 f985 	bl	8012fa4 <__sinit>
 8012c9a:	4b2e      	ldr	r3, [pc, #184]	; (8012d54 <__swsetup_r+0xd0>)
 8012c9c:	429c      	cmp	r4, r3
 8012c9e:	d10f      	bne.n	8012cc0 <__swsetup_r+0x3c>
 8012ca0:	686c      	ldr	r4, [r5, #4]
 8012ca2:	89a3      	ldrh	r3, [r4, #12]
 8012ca4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012ca8:	0719      	lsls	r1, r3, #28
 8012caa:	d42c      	bmi.n	8012d06 <__swsetup_r+0x82>
 8012cac:	06dd      	lsls	r5, r3, #27
 8012cae:	d411      	bmi.n	8012cd4 <__swsetup_r+0x50>
 8012cb0:	2309      	movs	r3, #9
 8012cb2:	6033      	str	r3, [r6, #0]
 8012cb4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012cb8:	81a3      	strh	r3, [r4, #12]
 8012cba:	f04f 30ff 	mov.w	r0, #4294967295
 8012cbe:	e03e      	b.n	8012d3e <__swsetup_r+0xba>
 8012cc0:	4b25      	ldr	r3, [pc, #148]	; (8012d58 <__swsetup_r+0xd4>)
 8012cc2:	429c      	cmp	r4, r3
 8012cc4:	d101      	bne.n	8012cca <__swsetup_r+0x46>
 8012cc6:	68ac      	ldr	r4, [r5, #8]
 8012cc8:	e7eb      	b.n	8012ca2 <__swsetup_r+0x1e>
 8012cca:	4b24      	ldr	r3, [pc, #144]	; (8012d5c <__swsetup_r+0xd8>)
 8012ccc:	429c      	cmp	r4, r3
 8012cce:	bf08      	it	eq
 8012cd0:	68ec      	ldreq	r4, [r5, #12]
 8012cd2:	e7e6      	b.n	8012ca2 <__swsetup_r+0x1e>
 8012cd4:	0758      	lsls	r0, r3, #29
 8012cd6:	d512      	bpl.n	8012cfe <__swsetup_r+0x7a>
 8012cd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012cda:	b141      	cbz	r1, 8012cee <__swsetup_r+0x6a>
 8012cdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012ce0:	4299      	cmp	r1, r3
 8012ce2:	d002      	beq.n	8012cea <__swsetup_r+0x66>
 8012ce4:	4630      	mov	r0, r6
 8012ce6:	f7ff fb31 	bl	801234c <_free_r>
 8012cea:	2300      	movs	r3, #0
 8012cec:	6363      	str	r3, [r4, #52]	; 0x34
 8012cee:	89a3      	ldrh	r3, [r4, #12]
 8012cf0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012cf4:	81a3      	strh	r3, [r4, #12]
 8012cf6:	2300      	movs	r3, #0
 8012cf8:	6063      	str	r3, [r4, #4]
 8012cfa:	6923      	ldr	r3, [r4, #16]
 8012cfc:	6023      	str	r3, [r4, #0]
 8012cfe:	89a3      	ldrh	r3, [r4, #12]
 8012d00:	f043 0308 	orr.w	r3, r3, #8
 8012d04:	81a3      	strh	r3, [r4, #12]
 8012d06:	6923      	ldr	r3, [r4, #16]
 8012d08:	b94b      	cbnz	r3, 8012d1e <__swsetup_r+0x9a>
 8012d0a:	89a3      	ldrh	r3, [r4, #12]
 8012d0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012d10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012d14:	d003      	beq.n	8012d1e <__swsetup_r+0x9a>
 8012d16:	4621      	mov	r1, r4
 8012d18:	4630      	mov	r0, r6
 8012d1a:	f000 fa09 	bl	8013130 <__smakebuf_r>
 8012d1e:	89a0      	ldrh	r0, [r4, #12]
 8012d20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012d24:	f010 0301 	ands.w	r3, r0, #1
 8012d28:	d00a      	beq.n	8012d40 <__swsetup_r+0xbc>
 8012d2a:	2300      	movs	r3, #0
 8012d2c:	60a3      	str	r3, [r4, #8]
 8012d2e:	6963      	ldr	r3, [r4, #20]
 8012d30:	425b      	negs	r3, r3
 8012d32:	61a3      	str	r3, [r4, #24]
 8012d34:	6923      	ldr	r3, [r4, #16]
 8012d36:	b943      	cbnz	r3, 8012d4a <__swsetup_r+0xc6>
 8012d38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012d3c:	d1ba      	bne.n	8012cb4 <__swsetup_r+0x30>
 8012d3e:	bd70      	pop	{r4, r5, r6, pc}
 8012d40:	0781      	lsls	r1, r0, #30
 8012d42:	bf58      	it	pl
 8012d44:	6963      	ldrpl	r3, [r4, #20]
 8012d46:	60a3      	str	r3, [r4, #8]
 8012d48:	e7f4      	b.n	8012d34 <__swsetup_r+0xb0>
 8012d4a:	2000      	movs	r0, #0
 8012d4c:	e7f7      	b.n	8012d3e <__swsetup_r+0xba>
 8012d4e:	bf00      	nop
 8012d50:	2000002c 	.word	0x2000002c
 8012d54:	0801467c 	.word	0x0801467c
 8012d58:	0801469c 	.word	0x0801469c
 8012d5c:	0801465c 	.word	0x0801465c

08012d60 <abort>:
 8012d60:	b508      	push	{r3, lr}
 8012d62:	2006      	movs	r0, #6
 8012d64:	f000 fa54 	bl	8013210 <raise>
 8012d68:	2001      	movs	r0, #1
 8012d6a:	f7f1 fdad 	bl	80048c8 <_exit>
	...

08012d70 <__sflush_r>:
 8012d70:	898a      	ldrh	r2, [r1, #12]
 8012d72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d76:	4605      	mov	r5, r0
 8012d78:	0710      	lsls	r0, r2, #28
 8012d7a:	460c      	mov	r4, r1
 8012d7c:	d458      	bmi.n	8012e30 <__sflush_r+0xc0>
 8012d7e:	684b      	ldr	r3, [r1, #4]
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	dc05      	bgt.n	8012d90 <__sflush_r+0x20>
 8012d84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	dc02      	bgt.n	8012d90 <__sflush_r+0x20>
 8012d8a:	2000      	movs	r0, #0
 8012d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012d92:	2e00      	cmp	r6, #0
 8012d94:	d0f9      	beq.n	8012d8a <__sflush_r+0x1a>
 8012d96:	2300      	movs	r3, #0
 8012d98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012d9c:	682f      	ldr	r7, [r5, #0]
 8012d9e:	602b      	str	r3, [r5, #0]
 8012da0:	d032      	beq.n	8012e08 <__sflush_r+0x98>
 8012da2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012da4:	89a3      	ldrh	r3, [r4, #12]
 8012da6:	075a      	lsls	r2, r3, #29
 8012da8:	d505      	bpl.n	8012db6 <__sflush_r+0x46>
 8012daa:	6863      	ldr	r3, [r4, #4]
 8012dac:	1ac0      	subs	r0, r0, r3
 8012dae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012db0:	b10b      	cbz	r3, 8012db6 <__sflush_r+0x46>
 8012db2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012db4:	1ac0      	subs	r0, r0, r3
 8012db6:	2300      	movs	r3, #0
 8012db8:	4602      	mov	r2, r0
 8012dba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012dbc:	6a21      	ldr	r1, [r4, #32]
 8012dbe:	4628      	mov	r0, r5
 8012dc0:	47b0      	blx	r6
 8012dc2:	1c43      	adds	r3, r0, #1
 8012dc4:	89a3      	ldrh	r3, [r4, #12]
 8012dc6:	d106      	bne.n	8012dd6 <__sflush_r+0x66>
 8012dc8:	6829      	ldr	r1, [r5, #0]
 8012dca:	291d      	cmp	r1, #29
 8012dcc:	d82c      	bhi.n	8012e28 <__sflush_r+0xb8>
 8012dce:	4a2a      	ldr	r2, [pc, #168]	; (8012e78 <__sflush_r+0x108>)
 8012dd0:	40ca      	lsrs	r2, r1
 8012dd2:	07d6      	lsls	r6, r2, #31
 8012dd4:	d528      	bpl.n	8012e28 <__sflush_r+0xb8>
 8012dd6:	2200      	movs	r2, #0
 8012dd8:	6062      	str	r2, [r4, #4]
 8012dda:	04d9      	lsls	r1, r3, #19
 8012ddc:	6922      	ldr	r2, [r4, #16]
 8012dde:	6022      	str	r2, [r4, #0]
 8012de0:	d504      	bpl.n	8012dec <__sflush_r+0x7c>
 8012de2:	1c42      	adds	r2, r0, #1
 8012de4:	d101      	bne.n	8012dea <__sflush_r+0x7a>
 8012de6:	682b      	ldr	r3, [r5, #0]
 8012de8:	b903      	cbnz	r3, 8012dec <__sflush_r+0x7c>
 8012dea:	6560      	str	r0, [r4, #84]	; 0x54
 8012dec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012dee:	602f      	str	r7, [r5, #0]
 8012df0:	2900      	cmp	r1, #0
 8012df2:	d0ca      	beq.n	8012d8a <__sflush_r+0x1a>
 8012df4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012df8:	4299      	cmp	r1, r3
 8012dfa:	d002      	beq.n	8012e02 <__sflush_r+0x92>
 8012dfc:	4628      	mov	r0, r5
 8012dfe:	f7ff faa5 	bl	801234c <_free_r>
 8012e02:	2000      	movs	r0, #0
 8012e04:	6360      	str	r0, [r4, #52]	; 0x34
 8012e06:	e7c1      	b.n	8012d8c <__sflush_r+0x1c>
 8012e08:	6a21      	ldr	r1, [r4, #32]
 8012e0a:	2301      	movs	r3, #1
 8012e0c:	4628      	mov	r0, r5
 8012e0e:	47b0      	blx	r6
 8012e10:	1c41      	adds	r1, r0, #1
 8012e12:	d1c7      	bne.n	8012da4 <__sflush_r+0x34>
 8012e14:	682b      	ldr	r3, [r5, #0]
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	d0c4      	beq.n	8012da4 <__sflush_r+0x34>
 8012e1a:	2b1d      	cmp	r3, #29
 8012e1c:	d001      	beq.n	8012e22 <__sflush_r+0xb2>
 8012e1e:	2b16      	cmp	r3, #22
 8012e20:	d101      	bne.n	8012e26 <__sflush_r+0xb6>
 8012e22:	602f      	str	r7, [r5, #0]
 8012e24:	e7b1      	b.n	8012d8a <__sflush_r+0x1a>
 8012e26:	89a3      	ldrh	r3, [r4, #12]
 8012e28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e2c:	81a3      	strh	r3, [r4, #12]
 8012e2e:	e7ad      	b.n	8012d8c <__sflush_r+0x1c>
 8012e30:	690f      	ldr	r7, [r1, #16]
 8012e32:	2f00      	cmp	r7, #0
 8012e34:	d0a9      	beq.n	8012d8a <__sflush_r+0x1a>
 8012e36:	0793      	lsls	r3, r2, #30
 8012e38:	680e      	ldr	r6, [r1, #0]
 8012e3a:	bf08      	it	eq
 8012e3c:	694b      	ldreq	r3, [r1, #20]
 8012e3e:	600f      	str	r7, [r1, #0]
 8012e40:	bf18      	it	ne
 8012e42:	2300      	movne	r3, #0
 8012e44:	eba6 0807 	sub.w	r8, r6, r7
 8012e48:	608b      	str	r3, [r1, #8]
 8012e4a:	f1b8 0f00 	cmp.w	r8, #0
 8012e4e:	dd9c      	ble.n	8012d8a <__sflush_r+0x1a>
 8012e50:	6a21      	ldr	r1, [r4, #32]
 8012e52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012e54:	4643      	mov	r3, r8
 8012e56:	463a      	mov	r2, r7
 8012e58:	4628      	mov	r0, r5
 8012e5a:	47b0      	blx	r6
 8012e5c:	2800      	cmp	r0, #0
 8012e5e:	dc06      	bgt.n	8012e6e <__sflush_r+0xfe>
 8012e60:	89a3      	ldrh	r3, [r4, #12]
 8012e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e66:	81a3      	strh	r3, [r4, #12]
 8012e68:	f04f 30ff 	mov.w	r0, #4294967295
 8012e6c:	e78e      	b.n	8012d8c <__sflush_r+0x1c>
 8012e6e:	4407      	add	r7, r0
 8012e70:	eba8 0800 	sub.w	r8, r8, r0
 8012e74:	e7e9      	b.n	8012e4a <__sflush_r+0xda>
 8012e76:	bf00      	nop
 8012e78:	20400001 	.word	0x20400001

08012e7c <_fflush_r>:
 8012e7c:	b538      	push	{r3, r4, r5, lr}
 8012e7e:	690b      	ldr	r3, [r1, #16]
 8012e80:	4605      	mov	r5, r0
 8012e82:	460c      	mov	r4, r1
 8012e84:	b913      	cbnz	r3, 8012e8c <_fflush_r+0x10>
 8012e86:	2500      	movs	r5, #0
 8012e88:	4628      	mov	r0, r5
 8012e8a:	bd38      	pop	{r3, r4, r5, pc}
 8012e8c:	b118      	cbz	r0, 8012e96 <_fflush_r+0x1a>
 8012e8e:	6983      	ldr	r3, [r0, #24]
 8012e90:	b90b      	cbnz	r3, 8012e96 <_fflush_r+0x1a>
 8012e92:	f000 f887 	bl	8012fa4 <__sinit>
 8012e96:	4b14      	ldr	r3, [pc, #80]	; (8012ee8 <_fflush_r+0x6c>)
 8012e98:	429c      	cmp	r4, r3
 8012e9a:	d11b      	bne.n	8012ed4 <_fflush_r+0x58>
 8012e9c:	686c      	ldr	r4, [r5, #4]
 8012e9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d0ef      	beq.n	8012e86 <_fflush_r+0xa>
 8012ea6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012ea8:	07d0      	lsls	r0, r2, #31
 8012eaa:	d404      	bmi.n	8012eb6 <_fflush_r+0x3a>
 8012eac:	0599      	lsls	r1, r3, #22
 8012eae:	d402      	bmi.n	8012eb6 <_fflush_r+0x3a>
 8012eb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012eb2:	f000 f915 	bl	80130e0 <__retarget_lock_acquire_recursive>
 8012eb6:	4628      	mov	r0, r5
 8012eb8:	4621      	mov	r1, r4
 8012eba:	f7ff ff59 	bl	8012d70 <__sflush_r>
 8012ebe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012ec0:	07da      	lsls	r2, r3, #31
 8012ec2:	4605      	mov	r5, r0
 8012ec4:	d4e0      	bmi.n	8012e88 <_fflush_r+0xc>
 8012ec6:	89a3      	ldrh	r3, [r4, #12]
 8012ec8:	059b      	lsls	r3, r3, #22
 8012eca:	d4dd      	bmi.n	8012e88 <_fflush_r+0xc>
 8012ecc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012ece:	f000 f908 	bl	80130e2 <__retarget_lock_release_recursive>
 8012ed2:	e7d9      	b.n	8012e88 <_fflush_r+0xc>
 8012ed4:	4b05      	ldr	r3, [pc, #20]	; (8012eec <_fflush_r+0x70>)
 8012ed6:	429c      	cmp	r4, r3
 8012ed8:	d101      	bne.n	8012ede <_fflush_r+0x62>
 8012eda:	68ac      	ldr	r4, [r5, #8]
 8012edc:	e7df      	b.n	8012e9e <_fflush_r+0x22>
 8012ede:	4b04      	ldr	r3, [pc, #16]	; (8012ef0 <_fflush_r+0x74>)
 8012ee0:	429c      	cmp	r4, r3
 8012ee2:	bf08      	it	eq
 8012ee4:	68ec      	ldreq	r4, [r5, #12]
 8012ee6:	e7da      	b.n	8012e9e <_fflush_r+0x22>
 8012ee8:	0801467c 	.word	0x0801467c
 8012eec:	0801469c 	.word	0x0801469c
 8012ef0:	0801465c 	.word	0x0801465c

08012ef4 <std>:
 8012ef4:	2300      	movs	r3, #0
 8012ef6:	b510      	push	{r4, lr}
 8012ef8:	4604      	mov	r4, r0
 8012efa:	e9c0 3300 	strd	r3, r3, [r0]
 8012efe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012f02:	6083      	str	r3, [r0, #8]
 8012f04:	8181      	strh	r1, [r0, #12]
 8012f06:	6643      	str	r3, [r0, #100]	; 0x64
 8012f08:	81c2      	strh	r2, [r0, #14]
 8012f0a:	6183      	str	r3, [r0, #24]
 8012f0c:	4619      	mov	r1, r3
 8012f0e:	2208      	movs	r2, #8
 8012f10:	305c      	adds	r0, #92	; 0x5c
 8012f12:	f7fd fb59 	bl	80105c8 <memset>
 8012f16:	4b05      	ldr	r3, [pc, #20]	; (8012f2c <std+0x38>)
 8012f18:	6263      	str	r3, [r4, #36]	; 0x24
 8012f1a:	4b05      	ldr	r3, [pc, #20]	; (8012f30 <std+0x3c>)
 8012f1c:	62a3      	str	r3, [r4, #40]	; 0x28
 8012f1e:	4b05      	ldr	r3, [pc, #20]	; (8012f34 <std+0x40>)
 8012f20:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012f22:	4b05      	ldr	r3, [pc, #20]	; (8012f38 <std+0x44>)
 8012f24:	6224      	str	r4, [r4, #32]
 8012f26:	6323      	str	r3, [r4, #48]	; 0x30
 8012f28:	bd10      	pop	{r4, pc}
 8012f2a:	bf00      	nop
 8012f2c:	08013249 	.word	0x08013249
 8012f30:	0801326b 	.word	0x0801326b
 8012f34:	080132a3 	.word	0x080132a3
 8012f38:	080132c7 	.word	0x080132c7

08012f3c <_cleanup_r>:
 8012f3c:	4901      	ldr	r1, [pc, #4]	; (8012f44 <_cleanup_r+0x8>)
 8012f3e:	f000 b8af 	b.w	80130a0 <_fwalk_reent>
 8012f42:	bf00      	nop
 8012f44:	08012e7d 	.word	0x08012e7d

08012f48 <__sfmoreglue>:
 8012f48:	b570      	push	{r4, r5, r6, lr}
 8012f4a:	2268      	movs	r2, #104	; 0x68
 8012f4c:	1e4d      	subs	r5, r1, #1
 8012f4e:	4355      	muls	r5, r2
 8012f50:	460e      	mov	r6, r1
 8012f52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012f56:	f7ff fa65 	bl	8012424 <_malloc_r>
 8012f5a:	4604      	mov	r4, r0
 8012f5c:	b140      	cbz	r0, 8012f70 <__sfmoreglue+0x28>
 8012f5e:	2100      	movs	r1, #0
 8012f60:	e9c0 1600 	strd	r1, r6, [r0]
 8012f64:	300c      	adds	r0, #12
 8012f66:	60a0      	str	r0, [r4, #8]
 8012f68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012f6c:	f7fd fb2c 	bl	80105c8 <memset>
 8012f70:	4620      	mov	r0, r4
 8012f72:	bd70      	pop	{r4, r5, r6, pc}

08012f74 <__sfp_lock_acquire>:
 8012f74:	4801      	ldr	r0, [pc, #4]	; (8012f7c <__sfp_lock_acquire+0x8>)
 8012f76:	f000 b8b3 	b.w	80130e0 <__retarget_lock_acquire_recursive>
 8012f7a:	bf00      	nop
 8012f7c:	20003221 	.word	0x20003221

08012f80 <__sfp_lock_release>:
 8012f80:	4801      	ldr	r0, [pc, #4]	; (8012f88 <__sfp_lock_release+0x8>)
 8012f82:	f000 b8ae 	b.w	80130e2 <__retarget_lock_release_recursive>
 8012f86:	bf00      	nop
 8012f88:	20003221 	.word	0x20003221

08012f8c <__sinit_lock_acquire>:
 8012f8c:	4801      	ldr	r0, [pc, #4]	; (8012f94 <__sinit_lock_acquire+0x8>)
 8012f8e:	f000 b8a7 	b.w	80130e0 <__retarget_lock_acquire_recursive>
 8012f92:	bf00      	nop
 8012f94:	20003222 	.word	0x20003222

08012f98 <__sinit_lock_release>:
 8012f98:	4801      	ldr	r0, [pc, #4]	; (8012fa0 <__sinit_lock_release+0x8>)
 8012f9a:	f000 b8a2 	b.w	80130e2 <__retarget_lock_release_recursive>
 8012f9e:	bf00      	nop
 8012fa0:	20003222 	.word	0x20003222

08012fa4 <__sinit>:
 8012fa4:	b510      	push	{r4, lr}
 8012fa6:	4604      	mov	r4, r0
 8012fa8:	f7ff fff0 	bl	8012f8c <__sinit_lock_acquire>
 8012fac:	69a3      	ldr	r3, [r4, #24]
 8012fae:	b11b      	cbz	r3, 8012fb8 <__sinit+0x14>
 8012fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012fb4:	f7ff bff0 	b.w	8012f98 <__sinit_lock_release>
 8012fb8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012fbc:	6523      	str	r3, [r4, #80]	; 0x50
 8012fbe:	4b13      	ldr	r3, [pc, #76]	; (801300c <__sinit+0x68>)
 8012fc0:	4a13      	ldr	r2, [pc, #76]	; (8013010 <__sinit+0x6c>)
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	62a2      	str	r2, [r4, #40]	; 0x28
 8012fc6:	42a3      	cmp	r3, r4
 8012fc8:	bf04      	itt	eq
 8012fca:	2301      	moveq	r3, #1
 8012fcc:	61a3      	streq	r3, [r4, #24]
 8012fce:	4620      	mov	r0, r4
 8012fd0:	f000 f820 	bl	8013014 <__sfp>
 8012fd4:	6060      	str	r0, [r4, #4]
 8012fd6:	4620      	mov	r0, r4
 8012fd8:	f000 f81c 	bl	8013014 <__sfp>
 8012fdc:	60a0      	str	r0, [r4, #8]
 8012fde:	4620      	mov	r0, r4
 8012fe0:	f000 f818 	bl	8013014 <__sfp>
 8012fe4:	2200      	movs	r2, #0
 8012fe6:	60e0      	str	r0, [r4, #12]
 8012fe8:	2104      	movs	r1, #4
 8012fea:	6860      	ldr	r0, [r4, #4]
 8012fec:	f7ff ff82 	bl	8012ef4 <std>
 8012ff0:	68a0      	ldr	r0, [r4, #8]
 8012ff2:	2201      	movs	r2, #1
 8012ff4:	2109      	movs	r1, #9
 8012ff6:	f7ff ff7d 	bl	8012ef4 <std>
 8012ffa:	68e0      	ldr	r0, [r4, #12]
 8012ffc:	2202      	movs	r2, #2
 8012ffe:	2112      	movs	r1, #18
 8013000:	f7ff ff78 	bl	8012ef4 <std>
 8013004:	2301      	movs	r3, #1
 8013006:	61a3      	str	r3, [r4, #24]
 8013008:	e7d2      	b.n	8012fb0 <__sinit+0xc>
 801300a:	bf00      	nop
 801300c:	080142e4 	.word	0x080142e4
 8013010:	08012f3d 	.word	0x08012f3d

08013014 <__sfp>:
 8013014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013016:	4607      	mov	r7, r0
 8013018:	f7ff ffac 	bl	8012f74 <__sfp_lock_acquire>
 801301c:	4b1e      	ldr	r3, [pc, #120]	; (8013098 <__sfp+0x84>)
 801301e:	681e      	ldr	r6, [r3, #0]
 8013020:	69b3      	ldr	r3, [r6, #24]
 8013022:	b913      	cbnz	r3, 801302a <__sfp+0x16>
 8013024:	4630      	mov	r0, r6
 8013026:	f7ff ffbd 	bl	8012fa4 <__sinit>
 801302a:	3648      	adds	r6, #72	; 0x48
 801302c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013030:	3b01      	subs	r3, #1
 8013032:	d503      	bpl.n	801303c <__sfp+0x28>
 8013034:	6833      	ldr	r3, [r6, #0]
 8013036:	b30b      	cbz	r3, 801307c <__sfp+0x68>
 8013038:	6836      	ldr	r6, [r6, #0]
 801303a:	e7f7      	b.n	801302c <__sfp+0x18>
 801303c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013040:	b9d5      	cbnz	r5, 8013078 <__sfp+0x64>
 8013042:	4b16      	ldr	r3, [pc, #88]	; (801309c <__sfp+0x88>)
 8013044:	60e3      	str	r3, [r4, #12]
 8013046:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801304a:	6665      	str	r5, [r4, #100]	; 0x64
 801304c:	f000 f847 	bl	80130de <__retarget_lock_init_recursive>
 8013050:	f7ff ff96 	bl	8012f80 <__sfp_lock_release>
 8013054:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013058:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801305c:	6025      	str	r5, [r4, #0]
 801305e:	61a5      	str	r5, [r4, #24]
 8013060:	2208      	movs	r2, #8
 8013062:	4629      	mov	r1, r5
 8013064:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013068:	f7fd faae 	bl	80105c8 <memset>
 801306c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013070:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013074:	4620      	mov	r0, r4
 8013076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013078:	3468      	adds	r4, #104	; 0x68
 801307a:	e7d9      	b.n	8013030 <__sfp+0x1c>
 801307c:	2104      	movs	r1, #4
 801307e:	4638      	mov	r0, r7
 8013080:	f7ff ff62 	bl	8012f48 <__sfmoreglue>
 8013084:	4604      	mov	r4, r0
 8013086:	6030      	str	r0, [r6, #0]
 8013088:	2800      	cmp	r0, #0
 801308a:	d1d5      	bne.n	8013038 <__sfp+0x24>
 801308c:	f7ff ff78 	bl	8012f80 <__sfp_lock_release>
 8013090:	230c      	movs	r3, #12
 8013092:	603b      	str	r3, [r7, #0]
 8013094:	e7ee      	b.n	8013074 <__sfp+0x60>
 8013096:	bf00      	nop
 8013098:	080142e4 	.word	0x080142e4
 801309c:	ffff0001 	.word	0xffff0001

080130a0 <_fwalk_reent>:
 80130a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80130a4:	4606      	mov	r6, r0
 80130a6:	4688      	mov	r8, r1
 80130a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80130ac:	2700      	movs	r7, #0
 80130ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80130b2:	f1b9 0901 	subs.w	r9, r9, #1
 80130b6:	d505      	bpl.n	80130c4 <_fwalk_reent+0x24>
 80130b8:	6824      	ldr	r4, [r4, #0]
 80130ba:	2c00      	cmp	r4, #0
 80130bc:	d1f7      	bne.n	80130ae <_fwalk_reent+0xe>
 80130be:	4638      	mov	r0, r7
 80130c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130c4:	89ab      	ldrh	r3, [r5, #12]
 80130c6:	2b01      	cmp	r3, #1
 80130c8:	d907      	bls.n	80130da <_fwalk_reent+0x3a>
 80130ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80130ce:	3301      	adds	r3, #1
 80130d0:	d003      	beq.n	80130da <_fwalk_reent+0x3a>
 80130d2:	4629      	mov	r1, r5
 80130d4:	4630      	mov	r0, r6
 80130d6:	47c0      	blx	r8
 80130d8:	4307      	orrs	r7, r0
 80130da:	3568      	adds	r5, #104	; 0x68
 80130dc:	e7e9      	b.n	80130b2 <_fwalk_reent+0x12>

080130de <__retarget_lock_init_recursive>:
 80130de:	4770      	bx	lr

080130e0 <__retarget_lock_acquire_recursive>:
 80130e0:	4770      	bx	lr

080130e2 <__retarget_lock_release_recursive>:
 80130e2:	4770      	bx	lr

080130e4 <__swhatbuf_r>:
 80130e4:	b570      	push	{r4, r5, r6, lr}
 80130e6:	460e      	mov	r6, r1
 80130e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130ec:	2900      	cmp	r1, #0
 80130ee:	b096      	sub	sp, #88	; 0x58
 80130f0:	4614      	mov	r4, r2
 80130f2:	461d      	mov	r5, r3
 80130f4:	da08      	bge.n	8013108 <__swhatbuf_r+0x24>
 80130f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80130fa:	2200      	movs	r2, #0
 80130fc:	602a      	str	r2, [r5, #0]
 80130fe:	061a      	lsls	r2, r3, #24
 8013100:	d410      	bmi.n	8013124 <__swhatbuf_r+0x40>
 8013102:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013106:	e00e      	b.n	8013126 <__swhatbuf_r+0x42>
 8013108:	466a      	mov	r2, sp
 801310a:	f000 f903 	bl	8013314 <_fstat_r>
 801310e:	2800      	cmp	r0, #0
 8013110:	dbf1      	blt.n	80130f6 <__swhatbuf_r+0x12>
 8013112:	9a01      	ldr	r2, [sp, #4]
 8013114:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013118:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801311c:	425a      	negs	r2, r3
 801311e:	415a      	adcs	r2, r3
 8013120:	602a      	str	r2, [r5, #0]
 8013122:	e7ee      	b.n	8013102 <__swhatbuf_r+0x1e>
 8013124:	2340      	movs	r3, #64	; 0x40
 8013126:	2000      	movs	r0, #0
 8013128:	6023      	str	r3, [r4, #0]
 801312a:	b016      	add	sp, #88	; 0x58
 801312c:	bd70      	pop	{r4, r5, r6, pc}
	...

08013130 <__smakebuf_r>:
 8013130:	898b      	ldrh	r3, [r1, #12]
 8013132:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013134:	079d      	lsls	r5, r3, #30
 8013136:	4606      	mov	r6, r0
 8013138:	460c      	mov	r4, r1
 801313a:	d507      	bpl.n	801314c <__smakebuf_r+0x1c>
 801313c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013140:	6023      	str	r3, [r4, #0]
 8013142:	6123      	str	r3, [r4, #16]
 8013144:	2301      	movs	r3, #1
 8013146:	6163      	str	r3, [r4, #20]
 8013148:	b002      	add	sp, #8
 801314a:	bd70      	pop	{r4, r5, r6, pc}
 801314c:	ab01      	add	r3, sp, #4
 801314e:	466a      	mov	r2, sp
 8013150:	f7ff ffc8 	bl	80130e4 <__swhatbuf_r>
 8013154:	9900      	ldr	r1, [sp, #0]
 8013156:	4605      	mov	r5, r0
 8013158:	4630      	mov	r0, r6
 801315a:	f7ff f963 	bl	8012424 <_malloc_r>
 801315e:	b948      	cbnz	r0, 8013174 <__smakebuf_r+0x44>
 8013160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013164:	059a      	lsls	r2, r3, #22
 8013166:	d4ef      	bmi.n	8013148 <__smakebuf_r+0x18>
 8013168:	f023 0303 	bic.w	r3, r3, #3
 801316c:	f043 0302 	orr.w	r3, r3, #2
 8013170:	81a3      	strh	r3, [r4, #12]
 8013172:	e7e3      	b.n	801313c <__smakebuf_r+0xc>
 8013174:	4b0d      	ldr	r3, [pc, #52]	; (80131ac <__smakebuf_r+0x7c>)
 8013176:	62b3      	str	r3, [r6, #40]	; 0x28
 8013178:	89a3      	ldrh	r3, [r4, #12]
 801317a:	6020      	str	r0, [r4, #0]
 801317c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013180:	81a3      	strh	r3, [r4, #12]
 8013182:	9b00      	ldr	r3, [sp, #0]
 8013184:	6163      	str	r3, [r4, #20]
 8013186:	9b01      	ldr	r3, [sp, #4]
 8013188:	6120      	str	r0, [r4, #16]
 801318a:	b15b      	cbz	r3, 80131a4 <__smakebuf_r+0x74>
 801318c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013190:	4630      	mov	r0, r6
 8013192:	f000 f8d1 	bl	8013338 <_isatty_r>
 8013196:	b128      	cbz	r0, 80131a4 <__smakebuf_r+0x74>
 8013198:	89a3      	ldrh	r3, [r4, #12]
 801319a:	f023 0303 	bic.w	r3, r3, #3
 801319e:	f043 0301 	orr.w	r3, r3, #1
 80131a2:	81a3      	strh	r3, [r4, #12]
 80131a4:	89a0      	ldrh	r0, [r4, #12]
 80131a6:	4305      	orrs	r5, r0
 80131a8:	81a5      	strh	r5, [r4, #12]
 80131aa:	e7cd      	b.n	8013148 <__smakebuf_r+0x18>
 80131ac:	08012f3d 	.word	0x08012f3d

080131b0 <_malloc_usable_size_r>:
 80131b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80131b4:	1f18      	subs	r0, r3, #4
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	bfbc      	itt	lt
 80131ba:	580b      	ldrlt	r3, [r1, r0]
 80131bc:	18c0      	addlt	r0, r0, r3
 80131be:	4770      	bx	lr

080131c0 <_raise_r>:
 80131c0:	291f      	cmp	r1, #31
 80131c2:	b538      	push	{r3, r4, r5, lr}
 80131c4:	4604      	mov	r4, r0
 80131c6:	460d      	mov	r5, r1
 80131c8:	d904      	bls.n	80131d4 <_raise_r+0x14>
 80131ca:	2316      	movs	r3, #22
 80131cc:	6003      	str	r3, [r0, #0]
 80131ce:	f04f 30ff 	mov.w	r0, #4294967295
 80131d2:	bd38      	pop	{r3, r4, r5, pc}
 80131d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80131d6:	b112      	cbz	r2, 80131de <_raise_r+0x1e>
 80131d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80131dc:	b94b      	cbnz	r3, 80131f2 <_raise_r+0x32>
 80131de:	4620      	mov	r0, r4
 80131e0:	f000 f830 	bl	8013244 <_getpid_r>
 80131e4:	462a      	mov	r2, r5
 80131e6:	4601      	mov	r1, r0
 80131e8:	4620      	mov	r0, r4
 80131ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80131ee:	f000 b817 	b.w	8013220 <_kill_r>
 80131f2:	2b01      	cmp	r3, #1
 80131f4:	d00a      	beq.n	801320c <_raise_r+0x4c>
 80131f6:	1c59      	adds	r1, r3, #1
 80131f8:	d103      	bne.n	8013202 <_raise_r+0x42>
 80131fa:	2316      	movs	r3, #22
 80131fc:	6003      	str	r3, [r0, #0]
 80131fe:	2001      	movs	r0, #1
 8013200:	e7e7      	b.n	80131d2 <_raise_r+0x12>
 8013202:	2400      	movs	r4, #0
 8013204:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013208:	4628      	mov	r0, r5
 801320a:	4798      	blx	r3
 801320c:	2000      	movs	r0, #0
 801320e:	e7e0      	b.n	80131d2 <_raise_r+0x12>

08013210 <raise>:
 8013210:	4b02      	ldr	r3, [pc, #8]	; (801321c <raise+0xc>)
 8013212:	4601      	mov	r1, r0
 8013214:	6818      	ldr	r0, [r3, #0]
 8013216:	f7ff bfd3 	b.w	80131c0 <_raise_r>
 801321a:	bf00      	nop
 801321c:	2000002c 	.word	0x2000002c

08013220 <_kill_r>:
 8013220:	b538      	push	{r3, r4, r5, lr}
 8013222:	4d07      	ldr	r5, [pc, #28]	; (8013240 <_kill_r+0x20>)
 8013224:	2300      	movs	r3, #0
 8013226:	4604      	mov	r4, r0
 8013228:	4608      	mov	r0, r1
 801322a:	4611      	mov	r1, r2
 801322c:	602b      	str	r3, [r5, #0]
 801322e:	f7f1 fb3b 	bl	80048a8 <_kill>
 8013232:	1c43      	adds	r3, r0, #1
 8013234:	d102      	bne.n	801323c <_kill_r+0x1c>
 8013236:	682b      	ldr	r3, [r5, #0]
 8013238:	b103      	cbz	r3, 801323c <_kill_r+0x1c>
 801323a:	6023      	str	r3, [r4, #0]
 801323c:	bd38      	pop	{r3, r4, r5, pc}
 801323e:	bf00      	nop
 8013240:	2000321c 	.word	0x2000321c

08013244 <_getpid_r>:
 8013244:	f7f1 bb28 	b.w	8004898 <_getpid>

08013248 <__sread>:
 8013248:	b510      	push	{r4, lr}
 801324a:	460c      	mov	r4, r1
 801324c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013250:	f000 f894 	bl	801337c <_read_r>
 8013254:	2800      	cmp	r0, #0
 8013256:	bfab      	itete	ge
 8013258:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801325a:	89a3      	ldrhlt	r3, [r4, #12]
 801325c:	181b      	addge	r3, r3, r0
 801325e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013262:	bfac      	ite	ge
 8013264:	6563      	strge	r3, [r4, #84]	; 0x54
 8013266:	81a3      	strhlt	r3, [r4, #12]
 8013268:	bd10      	pop	{r4, pc}

0801326a <__swrite>:
 801326a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801326e:	461f      	mov	r7, r3
 8013270:	898b      	ldrh	r3, [r1, #12]
 8013272:	05db      	lsls	r3, r3, #23
 8013274:	4605      	mov	r5, r0
 8013276:	460c      	mov	r4, r1
 8013278:	4616      	mov	r6, r2
 801327a:	d505      	bpl.n	8013288 <__swrite+0x1e>
 801327c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013280:	2302      	movs	r3, #2
 8013282:	2200      	movs	r2, #0
 8013284:	f000 f868 	bl	8013358 <_lseek_r>
 8013288:	89a3      	ldrh	r3, [r4, #12]
 801328a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801328e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013292:	81a3      	strh	r3, [r4, #12]
 8013294:	4632      	mov	r2, r6
 8013296:	463b      	mov	r3, r7
 8013298:	4628      	mov	r0, r5
 801329a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801329e:	f000 b817 	b.w	80132d0 <_write_r>

080132a2 <__sseek>:
 80132a2:	b510      	push	{r4, lr}
 80132a4:	460c      	mov	r4, r1
 80132a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132aa:	f000 f855 	bl	8013358 <_lseek_r>
 80132ae:	1c43      	adds	r3, r0, #1
 80132b0:	89a3      	ldrh	r3, [r4, #12]
 80132b2:	bf15      	itete	ne
 80132b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80132b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80132ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80132be:	81a3      	strheq	r3, [r4, #12]
 80132c0:	bf18      	it	ne
 80132c2:	81a3      	strhne	r3, [r4, #12]
 80132c4:	bd10      	pop	{r4, pc}

080132c6 <__sclose>:
 80132c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132ca:	f000 b813 	b.w	80132f4 <_close_r>
	...

080132d0 <_write_r>:
 80132d0:	b538      	push	{r3, r4, r5, lr}
 80132d2:	4d07      	ldr	r5, [pc, #28]	; (80132f0 <_write_r+0x20>)
 80132d4:	4604      	mov	r4, r0
 80132d6:	4608      	mov	r0, r1
 80132d8:	4611      	mov	r1, r2
 80132da:	2200      	movs	r2, #0
 80132dc:	602a      	str	r2, [r5, #0]
 80132de:	461a      	mov	r2, r3
 80132e0:	f7f1 fb19 	bl	8004916 <_write>
 80132e4:	1c43      	adds	r3, r0, #1
 80132e6:	d102      	bne.n	80132ee <_write_r+0x1e>
 80132e8:	682b      	ldr	r3, [r5, #0]
 80132ea:	b103      	cbz	r3, 80132ee <_write_r+0x1e>
 80132ec:	6023      	str	r3, [r4, #0]
 80132ee:	bd38      	pop	{r3, r4, r5, pc}
 80132f0:	2000321c 	.word	0x2000321c

080132f4 <_close_r>:
 80132f4:	b538      	push	{r3, r4, r5, lr}
 80132f6:	4d06      	ldr	r5, [pc, #24]	; (8013310 <_close_r+0x1c>)
 80132f8:	2300      	movs	r3, #0
 80132fa:	4604      	mov	r4, r0
 80132fc:	4608      	mov	r0, r1
 80132fe:	602b      	str	r3, [r5, #0]
 8013300:	f7f1 fb25 	bl	800494e <_close>
 8013304:	1c43      	adds	r3, r0, #1
 8013306:	d102      	bne.n	801330e <_close_r+0x1a>
 8013308:	682b      	ldr	r3, [r5, #0]
 801330a:	b103      	cbz	r3, 801330e <_close_r+0x1a>
 801330c:	6023      	str	r3, [r4, #0]
 801330e:	bd38      	pop	{r3, r4, r5, pc}
 8013310:	2000321c 	.word	0x2000321c

08013314 <_fstat_r>:
 8013314:	b538      	push	{r3, r4, r5, lr}
 8013316:	4d07      	ldr	r5, [pc, #28]	; (8013334 <_fstat_r+0x20>)
 8013318:	2300      	movs	r3, #0
 801331a:	4604      	mov	r4, r0
 801331c:	4608      	mov	r0, r1
 801331e:	4611      	mov	r1, r2
 8013320:	602b      	str	r3, [r5, #0]
 8013322:	f7f1 fb20 	bl	8004966 <_fstat>
 8013326:	1c43      	adds	r3, r0, #1
 8013328:	d102      	bne.n	8013330 <_fstat_r+0x1c>
 801332a:	682b      	ldr	r3, [r5, #0]
 801332c:	b103      	cbz	r3, 8013330 <_fstat_r+0x1c>
 801332e:	6023      	str	r3, [r4, #0]
 8013330:	bd38      	pop	{r3, r4, r5, pc}
 8013332:	bf00      	nop
 8013334:	2000321c 	.word	0x2000321c

08013338 <_isatty_r>:
 8013338:	b538      	push	{r3, r4, r5, lr}
 801333a:	4d06      	ldr	r5, [pc, #24]	; (8013354 <_isatty_r+0x1c>)
 801333c:	2300      	movs	r3, #0
 801333e:	4604      	mov	r4, r0
 8013340:	4608      	mov	r0, r1
 8013342:	602b      	str	r3, [r5, #0]
 8013344:	f7f1 fb1f 	bl	8004986 <_isatty>
 8013348:	1c43      	adds	r3, r0, #1
 801334a:	d102      	bne.n	8013352 <_isatty_r+0x1a>
 801334c:	682b      	ldr	r3, [r5, #0]
 801334e:	b103      	cbz	r3, 8013352 <_isatty_r+0x1a>
 8013350:	6023      	str	r3, [r4, #0]
 8013352:	bd38      	pop	{r3, r4, r5, pc}
 8013354:	2000321c 	.word	0x2000321c

08013358 <_lseek_r>:
 8013358:	b538      	push	{r3, r4, r5, lr}
 801335a:	4d07      	ldr	r5, [pc, #28]	; (8013378 <_lseek_r+0x20>)
 801335c:	4604      	mov	r4, r0
 801335e:	4608      	mov	r0, r1
 8013360:	4611      	mov	r1, r2
 8013362:	2200      	movs	r2, #0
 8013364:	602a      	str	r2, [r5, #0]
 8013366:	461a      	mov	r2, r3
 8013368:	f7f1 fb18 	bl	800499c <_lseek>
 801336c:	1c43      	adds	r3, r0, #1
 801336e:	d102      	bne.n	8013376 <_lseek_r+0x1e>
 8013370:	682b      	ldr	r3, [r5, #0]
 8013372:	b103      	cbz	r3, 8013376 <_lseek_r+0x1e>
 8013374:	6023      	str	r3, [r4, #0]
 8013376:	bd38      	pop	{r3, r4, r5, pc}
 8013378:	2000321c 	.word	0x2000321c

0801337c <_read_r>:
 801337c:	b538      	push	{r3, r4, r5, lr}
 801337e:	4d07      	ldr	r5, [pc, #28]	; (801339c <_read_r+0x20>)
 8013380:	4604      	mov	r4, r0
 8013382:	4608      	mov	r0, r1
 8013384:	4611      	mov	r1, r2
 8013386:	2200      	movs	r2, #0
 8013388:	602a      	str	r2, [r5, #0]
 801338a:	461a      	mov	r2, r3
 801338c:	f7f1 faa6 	bl	80048dc <_read>
 8013390:	1c43      	adds	r3, r0, #1
 8013392:	d102      	bne.n	801339a <_read_r+0x1e>
 8013394:	682b      	ldr	r3, [r5, #0]
 8013396:	b103      	cbz	r3, 801339a <_read_r+0x1e>
 8013398:	6023      	str	r3, [r4, #0]
 801339a:	bd38      	pop	{r3, r4, r5, pc}
 801339c:	2000321c 	.word	0x2000321c

080133a0 <_init>:
 80133a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133a2:	bf00      	nop
 80133a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80133a6:	bc08      	pop	{r3}
 80133a8:	469e      	mov	lr, r3
 80133aa:	4770      	bx	lr

080133ac <_fini>:
 80133ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133ae:	bf00      	nop
 80133b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80133b2:	bc08      	pop	{r3}
 80133b4:	469e      	mov	lr, r3
 80133b6:	4770      	bx	lr
