INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_git/fpga/decoder4/test.srcs/sources_1/new/test_vivado.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_git/fpga/decoder4/test.srcs/sim_1/new/test_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_tb'
