/* vim:ts=4:sw=4:expandtab
 * (No tabs, indent level is 4 spaces)  */
/*****************************************************************************
 * File:            fm10000_api_regs_int.h
 * Creation Date:   July 21, 2014
 * Description:     Define switch registers by name.
 *
 * THIS FILE IS AUTOMATICALLY GENERATED - DO NOT MODIFY.
 *
 * Copyright 2013 - 2015, Intel Corporation.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 *     * Redistributions of source code must retain the above copyright notice,
 *       this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of Intel Corporation nor the names of its contributors
 *       may be used to endorse or promote products derived from this software
 *       without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *****************************************************************************/

#ifndef __FM_FM10000_API_REGS_INT_H
#define __FM_FM10000_API_REGS_INT_H

typedef enum
{
    FM10000_RESET_DOMAIN_CHIP = 0,

    FM10000_RESET_DOMAIN_DEVICE = 1,

    FM10000_RESET_DOMAIN_MASTER = 2,

    FM10000_RESET_DOMAIN_COLD = 3,

    FM10000_RESET_DOMAIN_PCIE_WARM = 4,

    FM10000_RESET_DOMAIN_PCIE_HOT = 5,

    FM10000_RESET_DOMAIN_PCIE_DATAPATH = 7,

    FM10000_RESET_DOMAIN_EPL = 8,

    FM10000_RESET_DOMAIN_SWITCH = 9,

    FM10000_RESET_DOMAIN_COLD_MEM = 12,

    FM10000_RESET_DOMAIN_PCIE_HOT_MEM = 14,

    FM10000_RESET_DOMAIN_PCIE_DATAPATH_MEM = 15,

    FM10000_RESET_DOMAIN_SWITCH_MEM = 17,

    FM10000_RESET_DOMAIN_MAX

} fm10000_resetDomain;


/*      Register Base                            incremental   absolute base */
#define FM10000_MGMT_BASE                        (0x000000)
                                                            /* 0x000000 top level */
#define FM10000_MGMT_SIZE                        0x008000

#define FM10000_FIBM_BASE                        (0x008000)
                                                            /* 0x008000 top level */
#define FM10000_FIBM_SIZE                        0x008000

#define FM10000_EPL_BASE                         (0x0E0000)
                                                            /* 0x0E0000 top level */
#define FM10000_EPL_SIZE                         0x008000

#define FM10000_PORTS_MGMT_BASE                  (0x0E8000)
                                                            /* 0x0E8000 top level */
#define FM10000_PORTS_MGMT_SIZE                  0x008000

#define FM10000_PCIE_PF_BASE                     (0x100000)
                                                            /* 0x100000 top level */
#define FM10000_PCIE_PF_SIZE                     0x100000

#define FM10000_PCIE_CFG_BASE                    (0x120000)
                                                            /* 0x120000 top level */
#define FM10000_PCIE_CFG_SIZE                    0x020000

#define FM10000_PCIE_CFG_VF_BASE                 (0x130000)
                                                            /* 0x130000 top level */
#define FM10000_PCIE_CFG_VF_SIZE                 0x010000

#define FM10000_PCIE_VF_BASE                     (0x200000)
                                                            /* 0x200000 top level */
#define FM10000_PCIE_VF_SIZE                     0x100000

#define FM10000_TE_BASE                          (0xA00000)
                                                            /* 0xA00000 top level */
#define FM10000_TE_SIZE                          0x200000

#define FM10000_FFU_BASE                         (0xC00000)
                                                            /* 0xC00000 top level */
#define FM10000_FFU_SIZE                         0x080000

#define FM10000_L2LOOKUP_BASE                    (0xC80000)
                                                            /* 0xC80000 top level */
#define FM10000_L2LOOKUP_SIZE                    0x040000

#define FM10000_ARP_BASE                         (0xCC0000)
                                                            /* 0xCC0000 top level */
#define FM10000_ARP_SIZE                         0x020000

#define FM10000_GLORT_BASE                       (0xCE0000)
                                                            /* 0xCE0000 top level */
#define FM10000_GLORT_SIZE                       0x010000

#define FM10000_PARSER_BASE                      (0xCF0000)
                                                            /* 0xCF0000 top level */
#define FM10000_PARSER_SIZE                      0x010000

#define FM10000_CM_APPLY_BASE                    (0xD40000)
                                                            /* 0xD40000 top level */
#define FM10000_CM_APPLY_SIZE                    0x010000

#define FM10000_HANDLER_BASE                     (0xD50000)
                                                            /* 0xD50000 top level */
#define FM10000_HANDLER_SIZE                     0x010000

#define FM10000_POLICER_APPLY_BASE               (0xD60000)
                                                            /* 0xD60000 top level */
#define FM10000_POLICER_APPLY_SIZE               0x010000

#define FM10000_TRIG_APPLY_BASE                  (0xD70000)
                                                            /* 0xD70000 top level */
#define FM10000_TRIG_APPLY_SIZE                  0x010000

#define FM10000_LAG_BASE                         (0xD90000)
                                                            /* 0xD90000 top level */
#define FM10000_LAG_SIZE                         0x010000

#define FM10000_FFU_MAP_BASE                     (0xDA0000)
                                                            /* 0xDA0000 top level */
#define FM10000_FFU_MAP_SIZE                     0x010000

#define FM10000_EACL_BASE                        (0xDB0000)
                                                            /* 0xDB0000 top level */
#define FM10000_EACL_SIZE                        0x010000

#define FM10000_RX_STATS_BASE                    (0xE00000)
                                                            /* 0xE00000 top level */
#define FM10000_RX_STATS_SIZE                    0x020000

#define FM10000_HANDLER_TAIL_BASE                (0xE30000)
                                                            /* 0xE30000 top level */
#define FM10000_HANDLER_TAIL_SIZE                0x010000

#define FM10000_POLICER_USAGE_BASE               (0xE40000)
                                                            /* 0xE40000 top level */
#define FM10000_POLICER_USAGE_SIZE               0x020000

#define FM10000_CM_USAGE_BASE                    (0xE60000)
                                                            /* 0xE60000 top level */
#define FM10000_CM_USAGE_SIZE                    0x010000

#define FM10000_L2LOOKUP_TCN_BASE                (0xE70000)
                                                            /* 0xE70000 top level */
#define FM10000_L2LOOKUP_TCN_SIZE                0x008000

#define FM10000_TRIG_USAGE_BASE                  (0xE78000)
                                                            /* 0xE78000 top level */
#define FM10000_TRIG_USAGE_SIZE                  0x008000

#define FM10000_MOD_BASE                         (0xE80000)
                                                            /* 0xE80000 top level */
#define FM10000_MOD_SIZE                         0x080000

#define FM10000_SCHED_BASE                       (0xF00000)
                                                            /* 0xF00000 top level */
#define FM10000_SCHED_SIZE                       0x100000


/*      Register Name                            incremental   absolute base */
#define FM10000_SOFT_RESET()                     ((0x000003) + (FM10000_MGMT_BASE))
                                                            /* 0x000003 FM10000_MGMT_BASE */
#define FM10000_SOFT_RESET_WIDTH                 1

#define FM10000_DEVICE_CFG()                     ((0x000004) + (FM10000_MGMT_BASE))
                                                            /* 0x000004 FM10000_MGMT_BASE */
#define FM10000_DEVICE_CFG_WIDTH                 1

#define FM10000_VITAL_PRODUCT_DATA()             ((0x000304) + (FM10000_MGMT_BASE))
                                                            /* 0x000304 FM10000_MGMT_BASE */
#define FM10000_VITAL_PRODUCT_DATA_WIDTH         1

#define FM10000_GLOBAL_INTERRUPT_DETECT(word)    ((word) + (0x000400) + (FM10000_MGMT_BASE))
                                                            /* 0x000400 FM10000_MGMT_BASE */
#define FM10000_GLOBAL_INTERRUPT_DETECT_WIDTH    2

#define FM10000_INTERRUPT_MASK_INT(word)         ((word) + (0x000402) + (FM10000_MGMT_BASE))
                                                            /* 0x000402 FM10000_MGMT_BASE */
#define FM10000_INTERRUPT_MASK_INT_WIDTH         2

#define FM10000_INTERRUPT_MASK_PCIE(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000420) + (FM10000_MGMT_BASE))
                                                            /* 0x000420 FM10000_MGMT_BASE */
#define FM10000_INTERRUPT_MASK_PCIE_WIDTH        2
#define FM10000_INTERRUPT_MASK_PCIE_ENTRIES      9

#define FM10000_INTERRUPT_MASK_FIBM(word)        ((word) + (0x000440) + (FM10000_MGMT_BASE))
                                                            /* 0x000440 FM10000_MGMT_BASE */
#define FM10000_INTERRUPT_MASK_FIBM_WIDTH        2

#define FM10000_INTERRUPT_MASK_BSM(word)         ((word) + (0x000442) + (FM10000_MGMT_BASE))
                                                            /* 0x000442 FM10000_MGMT_BASE */
#define FM10000_INTERRUPT_MASK_BSM_WIDTH         2

#define FM10000_CORE_INTERRUPT_DETECT()          ((0x000444) + (FM10000_MGMT_BASE))
                                                            /* 0x000444 FM10000_MGMT_BASE */
#define FM10000_CORE_INTERRUPT_DETECT_WIDTH      1

#define FM10000_CORE_INTERRUPT_MASK()            ((0x000445) + (FM10000_MGMT_BASE))
                                                            /* 0x000445 FM10000_MGMT_BASE */
#define FM10000_CORE_INTERRUPT_MASK_WIDTH        1

#define FM10000_SRAM_ERR_IP(word)                ((word) + (0x000446) + (FM10000_MGMT_BASE))
                                                            /* 0x000446 FM10000_MGMT_BASE */
#define FM10000_SRAM_ERR_IP_WIDTH                2

#define FM10000_SRAM_ERR_IM(word)                ((word) + (0x000448) + (FM10000_MGMT_BASE))
                                                            /* 0x000448 FM10000_MGMT_BASE */
#define FM10000_SRAM_ERR_IM_WIDTH                2

#define FM10000_PINS_STAT()                      ((0x00044A) + (FM10000_MGMT_BASE))
                                                            /* 0x00044A FM10000_MGMT_BASE */
#define FM10000_PINS_STAT_WIDTH                  1

#define FM10000_SW_IP()                          ((0x00044D) + (FM10000_MGMT_BASE))
                                                            /* 0x00044D FM10000_MGMT_BASE */
#define FM10000_SW_IP_WIDTH                      1

#define FM10000_SW_IM()                          ((0x00044E) + (FM10000_MGMT_BASE))
                                                            /* 0x00044E FM10000_MGMT_BASE */
#define FM10000_SW_IM_WIDTH                      1

#define FM10000_LSM_CLKOBS_CTRL()                ((0x000450) + (FM10000_MGMT_BASE))
                                                            /* 0x000450 FM10000_MGMT_BASE */
#define FM10000_LSM_CLKOBS_CTRL_WIDTH            1

#define FM10000_CHIP_VERSION()                   ((0x000452) + (FM10000_MGMT_BASE))
                                                            /* 0x000452 FM10000_MGMT_BASE */
#define FM10000_CHIP_VERSION_WIDTH               1

#define FM10000_BSM_SCRATCH(index)               ((0x000001) * ((index) - 0) + (0x000800) + (FM10000_MGMT_BASE))
                                                            /* 0x000800 FM10000_MGMT_BASE */
#define FM10000_BSM_SCRATCH_WIDTH                1
#define FM10000_BSM_SCRATCH_ENTRIES              1024

#define FM10000_BSM_ARGS()                       ((0x000C01) + (FM10000_MGMT_BASE))
                                                            /* 0x000C01 FM10000_MGMT_BASE */
#define FM10000_BSM_ARGS_WIDTH                   1

#define FM10000_FUSE_DATA_0()                    ((0x000C0E) + (FM10000_MGMT_BASE))
                                                            /* 0x000C0E FM10000_MGMT_BASE */
#define FM10000_FUSE_DATA_0_WIDTH                1

#define FM10000_BIST_CTRL(word)                  ((word) + (0x000C10) + (FM10000_MGMT_BASE))
                                                            /* 0x000C10 FM10000_MGMT_BASE */
#define FM10000_BIST_CTRL_WIDTH                  2

#define FM10000_REI_CTRL()                       ((0x000C12) + (FM10000_MGMT_BASE))
                                                            /* 0x000C12 FM10000_MGMT_BASE */
#define FM10000_REI_CTRL_WIDTH                   1

#define FM10000_REI_STAT()                       ((0x000C13) + (FM10000_MGMT_BASE))
                                                            /* 0x000C13 FM10000_MGMT_BASE */
#define FM10000_REI_STAT_WIDTH                   1

#define FM10000_GPIO_CFG()                       ((0x000C15) + (FM10000_MGMT_BASE))
                                                            /* 0x000C15 FM10000_MGMT_BASE */
#define FM10000_GPIO_CFG_WIDTH                   1

#define FM10000_GPIO_DATA()                      ((0x000C16) + (FM10000_MGMT_BASE))
                                                            /* 0x000C16 FM10000_MGMT_BASE */
#define FM10000_GPIO_DATA_WIDTH                  1

#define FM10000_GPIO_IP()                        ((0x000C17) + (FM10000_MGMT_BASE))
                                                            /* 0x000C17 FM10000_MGMT_BASE */
#define FM10000_GPIO_IP_WIDTH                    1

#define FM10000_GPIO_IM()                        ((0x000C18) + (FM10000_MGMT_BASE))
                                                            /* 0x000C18 FM10000_MGMT_BASE */
#define FM10000_GPIO_IM_WIDTH                    1

#define FM10000_I2C_CFG()                        ((0x000C19) + (FM10000_MGMT_BASE))
                                                            /* 0x000C19 FM10000_MGMT_BASE */
#define FM10000_I2C_CFG_WIDTH                    1

#define FM10000_I2C_DATA(index)                  ((0x000001) * ((index) - 0) + (0x000C1C) + (FM10000_MGMT_BASE))
                                                            /* 0x000C1C FM10000_MGMT_BASE */
#define FM10000_I2C_DATA_WIDTH                   1
#define FM10000_I2C_DATA_ENTRIES                 3

#define FM10000_I2C_CTRL()                       ((0x000C20) + (FM10000_MGMT_BASE))
                                                            /* 0x000C20 FM10000_MGMT_BASE */
#define FM10000_I2C_CTRL_WIDTH                   1

#define FM10000_SPI_TX_DATA()                    ((0x000C26) + (FM10000_MGMT_BASE))
                                                            /* 0x000C26 FM10000_MGMT_BASE */
#define FM10000_SPI_TX_DATA_WIDTH                1

#define FM10000_SPI_RX_DATA()                    ((0x000C27) + (FM10000_MGMT_BASE))
                                                            /* 0x000C27 FM10000_MGMT_BASE */
#define FM10000_SPI_RX_DATA_WIDTH                1

#define FM10000_SPI_HEADER()                     ((0x000C28) + (FM10000_MGMT_BASE))
                                                            /* 0x000C28 FM10000_MGMT_BASE */
#define FM10000_SPI_HEADER_WIDTH                 1

#define FM10000_SPI_CTRL()                       ((0x000C29) + (FM10000_MGMT_BASE))
                                                            /* 0x000C29 FM10000_MGMT_BASE */
#define FM10000_SPI_CTRL_WIDTH                   1

#define FM10000_LED_CFG()                        ((0x000C2B) + (FM10000_MGMT_BASE))
                                                            /* 0x000C2B FM10000_MGMT_BASE */
#define FM10000_LED_CFG_WIDTH                    1

#define FM10000_SCAN_DATA_IN()                   ((0x000C2D) + (FM10000_MGMT_BASE))
                                                            /* 0x000C2D FM10000_MGMT_BASE */
#define FM10000_SCAN_DATA_IN_WIDTH               1

#define FM10000_CRM_CTRL()                       ((0x002000) + (FM10000_MGMT_BASE))
                                                            /* 0x002000 FM10000_MGMT_BASE */
#define FM10000_CRM_CTRL_WIDTH                   1

#define FM10000_CRM_STATUS()                     ((0x002001) + (FM10000_MGMT_BASE))
                                                            /* 0x002001 FM10000_MGMT_BASE */
#define FM10000_CRM_STATUS_WIDTH                 1

#define FM10000_CRM_IP(word)                     ((word) + (0x002008) + (FM10000_MGMT_BASE))
                                                            /* 0x002008 FM10000_MGMT_BASE */
#define FM10000_CRM_IP_WIDTH                     3

#define FM10000_CRM_IM(word)                     ((word) + (0x00200C) + (FM10000_MGMT_BASE))
                                                            /* 0x00200C FM10000_MGMT_BASE */
#define FM10000_CRM_IM_WIDTH                     3

#define FM10000_CRM_COMMAND(index, word)         ((0x000002) * ((index) - 0) + (word) + (0x002080) + (FM10000_MGMT_BASE))
                                                            /* 0x002080 FM10000_MGMT_BASE */
#define FM10000_CRM_COMMAND_WIDTH                2
#define FM10000_CRM_COMMAND_ENTRIES              64

#define FM10000_CRM_REGISTER(index, word)        ((0x000002) * ((index) - 0) + (word) + (0x002100) + (FM10000_MGMT_BASE))
                                                            /* 0x002100 FM10000_MGMT_BASE */
#define FM10000_CRM_REGISTER_WIDTH               2
#define FM10000_CRM_REGISTER_ENTRIES             64

#define FM10000_CRM_PERIOD(index, word)          ((0x000002) * ((index) - 0) + (word) + (0x002180) + (FM10000_MGMT_BASE))
                                                            /* 0x002180 FM10000_MGMT_BASE */
#define FM10000_CRM_PERIOD_WIDTH                 2
#define FM10000_CRM_PERIOD_ENTRIES               64

#define FM10000_CRM_PARAM(index)                 ((0x000001) * ((index) - 0) + (0x002200) + (FM10000_MGMT_BASE))
                                                            /* 0x002200 FM10000_MGMT_BASE */
#define FM10000_CRM_PARAM_WIDTH                  1
#define FM10000_CRM_PARAM_ENTRIES                64

#define FM10000_PLL_PCIE_CTRL()                  ((0x002241) + (FM10000_MGMT_BASE))
                                                            /* 0x002241 FM10000_MGMT_BASE */
#define FM10000_PLL_PCIE_CTRL_WIDTH              1

#define FM10000_PLL_PCIE_STAT()                  ((0x002242) + (FM10000_MGMT_BASE))
                                                            /* 0x002242 FM10000_MGMT_BASE */
#define FM10000_PLL_PCIE_STAT_WIDTH              1

#define FM10000_SBUS_PCIE_CFG()                  ((0x002243) + (FM10000_MGMT_BASE))
                                                            /* 0x002243 FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_CFG_WIDTH              1

#define FM10000_SBUS_PCIE_COMMAND()              ((0x002244) + (FM10000_MGMT_BASE))
                                                            /* 0x002244 FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_COMMAND_WIDTH          1

#define FM10000_SBUS_PCIE_REQUEST()              ((0x002245) + (FM10000_MGMT_BASE))
                                                            /* 0x002245 FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_REQUEST_WIDTH          1

#define FM10000_SBUS_PCIE_RESPONSE()             ((0x002246) + (FM10000_MGMT_BASE))
                                                            /* 0x002246 FM10000_MGMT_BASE */
#define FM10000_SBUS_PCIE_RESPONSE_WIDTH         1

#define FM10000_SYSTIME_CFG(word)                ((word) + (0x00224C) + (FM10000_MGMT_BASE))
                                                            /* 0x00224C FM10000_MGMT_BASE */
#define FM10000_SYSTIME_CFG_WIDTH                2

#define FM10000_SYSTIME(word)                    ((word) + (0x00224E) + (FM10000_MGMT_BASE))
                                                            /* 0x00224E FM10000_MGMT_BASE */
#define FM10000_SYSTIME_WIDTH                    2

#define FM10000_PCIE_CLK_CTRL()                  ((0x003001) + (FM10000_MGMT_BASE))
                                                            /* 0x003001 FM10000_MGMT_BASE */
#define FM10000_PCIE_CLK_CTRL_WIDTH              1

#define FM10000_PCIE_CLK_STAT()                  ((0x003006) + (FM10000_MGMT_BASE))
                                                            /* 0x003006 FM10000_MGMT_BASE */
#define FM10000_PCIE_CLK_STAT_WIDTH              1

#define FM10000_FIBM_CFG()                       ((0x000000) + (FM10000_FIBM_BASE))
                                                            /* 0x008000 FM10000_FIBM_BASE */
#define FM10000_FIBM_CFG_WIDTH                   1

#define FM10000_PTI_TX_CTRL()                    ((0x000020) + (FM10000_FIBM_BASE))
                                                            /* 0x008020 FM10000_FIBM_BASE */
#define FM10000_PTI_TX_CTRL_WIDTH                1

#define FM10000_PTI_TX_DATA0()                   ((0x000021) + (FM10000_FIBM_BASE))
                                                            /* 0x008021 FM10000_FIBM_BASE */
#define FM10000_PTI_TX_DATA0_WIDTH               1

#define FM10000_PTI_TX_DATA1()                   ((0x000022) + (FM10000_FIBM_BASE))
                                                            /* 0x008022 FM10000_FIBM_BASE */
#define FM10000_PTI_TX_DATA1_WIDTH               1

#define FM10000_PTI_RX_CTRL()                    ((0x000024) + (FM10000_FIBM_BASE))
                                                            /* 0x008024 FM10000_FIBM_BASE */
#define FM10000_PTI_RX_CTRL_WIDTH                1

#define FM10000_PTI_RX_DATA0()                   ((0x000025) + (FM10000_FIBM_BASE))
                                                            /* 0x008025 FM10000_FIBM_BASE */
#define FM10000_PTI_RX_DATA0_WIDTH               1

#define FM10000_PTI_RX_DATA1()                   ((0x000026) + (FM10000_FIBM_BASE))
                                                            /* 0x008026 FM10000_FIBM_BASE */
#define FM10000_PTI_RX_DATA1_WIDTH               1

#define FM10000_PORT_STATUS(index1, index0)      ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000000) + (FM10000_EPL_BASE))
                                                            /* 0x0E0000 FM10000_EPL_BASE */
#define FM10000_PORT_STATUS_WIDTH                1
#define FM10000_PORT_STATUS_ENTRIES_0            4
#define FM10000_PORT_STATUS_ENTRIES_1            9

#define FM10000_AN_IM(index1, index0)            ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000001) + (FM10000_EPL_BASE))
                                                            /* 0x0E0001 FM10000_EPL_BASE */
#define FM10000_AN_IM_WIDTH                      1
#define FM10000_AN_IM_ENTRIES_0                  4
#define FM10000_AN_IM_ENTRIES_1                  9

#define FM10000_LINK_IM(index1, index0)          ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000002) + (FM10000_EPL_BASE))
                                                            /* 0x0E0002 FM10000_EPL_BASE */
#define FM10000_LINK_IM_WIDTH                    1
#define FM10000_LINK_IM_ENTRIES_0                4
#define FM10000_LINK_IM_ENTRIES_1                9

#define FM10000_AN_IP(index1, index0)            ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000003) + (FM10000_EPL_BASE))
                                                            /* 0x0E0003 FM10000_EPL_BASE */
#define FM10000_AN_IP_WIDTH                      1
#define FM10000_AN_IP_ENTRIES_0                  4
#define FM10000_AN_IP_ENTRIES_1                  9

#define FM10000_LINK_IP(index1, index0)          ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000004) + (FM10000_EPL_BASE))
                                                            /* 0x0E0004 FM10000_EPL_BASE */
#define FM10000_LINK_IP_WIDTH                    1
#define FM10000_LINK_IP_ENTRIES_0                4
#define FM10000_LINK_IP_ENTRIES_1                9

#define FM10000_AN_37_BASE_PAGE_TX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_AN_37_BASE_PAGE_TX_WIDTH         2
#define FM10000_AN_37_BASE_PAGE_TX_ENTRIES_0     4
#define FM10000_AN_37_BASE_PAGE_TX_ENTRIES_1     9

#define FM10000_AN_37_NEXT_PAGE_TX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_AN_37_NEXT_PAGE_TX_WIDTH         2
#define FM10000_AN_37_NEXT_PAGE_TX_ENTRIES_0     4
#define FM10000_AN_37_NEXT_PAGE_TX_ENTRIES_1     9

#define FM10000_AN_73_BASE_PAGE_TX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_AN_73_BASE_PAGE_TX_WIDTH         2
#define FM10000_AN_73_BASE_PAGE_TX_ENTRIES_0     4
#define FM10000_AN_73_BASE_PAGE_TX_ENTRIES_1     9

#define FM10000_AN_73_NEXT_PAGE_TX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_AN_73_NEXT_PAGE_TX_WIDTH         2
#define FM10000_AN_73_NEXT_PAGE_TX_ENTRIES_0     4
#define FM10000_AN_73_NEXT_PAGE_TX_ENTRIES_1     9

#define FM10000_SGMII_AN_TX_CONFIG(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000006) + (FM10000_EPL_BASE))
                                                            /* 0x0E0006 FM10000_EPL_BASE */
#define FM10000_SGMII_AN_TX_CONFIG_WIDTH         2
#define FM10000_SGMII_AN_TX_CONFIG_ENTRIES_0     4
#define FM10000_SGMII_AN_TX_CONFIG_ENTRIES_1     9

#define FM10000_AN_37_BASE_PAGE_RX(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000008) + (FM10000_EPL_BASE))
                                                            /* 0x0E0008 FM10000_EPL_BASE */
#define FM10000_AN_37_BASE_PAGE_RX_WIDTH         1
#define FM10000_AN_37_BASE_PAGE_RX_ENTRIES_0     4
#define FM10000_AN_37_BASE_PAGE_RX_ENTRIES_1     9

#define FM10000_SGMII_AN_RX_CONFIG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000008) + (FM10000_EPL_BASE))
                                                            /* 0x0E0008 FM10000_EPL_BASE */
#define FM10000_SGMII_AN_RX_CONFIG_WIDTH         1
#define FM10000_SGMII_AN_RX_CONFIG_ENTRIES_0     4
#define FM10000_SGMII_AN_RX_CONFIG_ENTRIES_1     9

#define FM10000_AN_73_BASE_PAGE_RX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x00000A) + (FM10000_EPL_BASE))
                                                            /* 0x0E000A FM10000_EPL_BASE */
#define FM10000_AN_73_BASE_PAGE_RX_WIDTH         2
#define FM10000_AN_73_BASE_PAGE_RX_ENTRIES_0     4
#define FM10000_AN_73_BASE_PAGE_RX_ENTRIES_1     9

#define FM10000_AN_73_NEXT_PAGE_RX(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x00000A) + (FM10000_EPL_BASE))
                                                            /* 0x0E000A FM10000_EPL_BASE */
#define FM10000_AN_73_NEXT_PAGE_RX_WIDTH         2
#define FM10000_AN_73_NEXT_PAGE_RX_ENTRIES_0     4
#define FM10000_AN_73_NEXT_PAGE_RX_ENTRIES_1     9

#define FM10000_LINK_RULES(index1, index0)       ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00000C) + (FM10000_EPL_BASE))
                                                            /* 0x0E000C FM10000_EPL_BASE */
#define FM10000_LINK_RULES_WIDTH                 1
#define FM10000_LINK_RULES_ENTRIES_0             4
#define FM10000_LINK_RULES_ENTRIES_1             9

#define FM10000_MAC_CFG(index1, index0, word)    ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000010) + (FM10000_EPL_BASE))
                                                            /* 0x0E0010 FM10000_EPL_BASE */
#define FM10000_MAC_CFG_WIDTH                    7
#define FM10000_MAC_CFG_ENTRIES_0                4
#define FM10000_MAC_CFG_ENTRIES_1                9

#define FM10000_MAC_1588_STATUS(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x00001E) + (FM10000_EPL_BASE))
                                                            /* 0x0E001E FM10000_EPL_BASE */
#define FM10000_MAC_1588_STATUS_WIDTH            2
#define FM10000_MAC_1588_STATUS_ENTRIES_0        4
#define FM10000_MAC_1588_STATUS_ENTRIES_1        9

#define FM10000_MAC_OVERSIZE_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000021) + (FM10000_EPL_BASE))
                                                            /* 0x0E0021 FM10000_EPL_BASE */
#define FM10000_MAC_OVERSIZE_COUNTER_WIDTH       1
#define FM10000_MAC_OVERSIZE_COUNTER_ENTRIES_0   4
#define FM10000_MAC_OVERSIZE_COUNTER_ENTRIES_1   9

#define FM10000_MAC_JABBER_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000022) + (FM10000_EPL_BASE))
                                                            /* 0x0E0022 FM10000_EPL_BASE */
#define FM10000_MAC_JABBER_COUNTER_WIDTH         1
#define FM10000_MAC_JABBER_COUNTER_ENTRIES_0     4
#define FM10000_MAC_JABBER_COUNTER_ENTRIES_1     9

#define FM10000_MAC_UNDERSIZE_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000023) + (FM10000_EPL_BASE))
                                                            /* 0x0E0023 FM10000_EPL_BASE */
#define FM10000_MAC_UNDERSIZE_COUNTER_WIDTH      1
#define FM10000_MAC_UNDERSIZE_COUNTER_ENTRIES_0  4
#define FM10000_MAC_UNDERSIZE_COUNTER_ENTRIES_1  9

#define FM10000_MAC_RUNT_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000024) + (FM10000_EPL_BASE))
                                                            /* 0x0E0024 FM10000_EPL_BASE */
#define FM10000_MAC_RUNT_COUNTER_WIDTH           1
#define FM10000_MAC_RUNT_COUNTER_ENTRIES_0       4
#define FM10000_MAC_RUNT_COUNTER_ENTRIES_1       9

#define FM10000_MAC_OVERRUN_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000025) + (FM10000_EPL_BASE))
                                                            /* 0x0E0025 FM10000_EPL_BASE */
#define FM10000_MAC_OVERRUN_COUNTER_WIDTH        1
#define FM10000_MAC_OVERRUN_COUNTER_ENTRIES_0    4
#define FM10000_MAC_OVERRUN_COUNTER_ENTRIES_1    9

#define FM10000_MAC_UNDERRUN_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000026) + (FM10000_EPL_BASE))
                                                            /* 0x0E0026 FM10000_EPL_BASE */
#define FM10000_MAC_UNDERRUN_COUNTER_WIDTH       1
#define FM10000_MAC_UNDERRUN_COUNTER_ENTRIES_0   4
#define FM10000_MAC_UNDERRUN_COUNTER_ENTRIES_1   9

#define FM10000_MAC_CODE_ERROR_COUNTER(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000027) + (FM10000_EPL_BASE))
                                                            /* 0x0E0027 FM10000_EPL_BASE */
#define FM10000_MAC_CODE_ERROR_COUNTER_WIDTH     1
#define FM10000_MAC_CODE_ERROR_COUNTER_ENTRIES_0 4
#define FM10000_MAC_CODE_ERROR_COUNTER_ENTRIES_1 9

#define FM10000_PCS_1000BASEX_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00002A) + (FM10000_EPL_BASE))
                                                            /* 0x0E002A FM10000_EPL_BASE */
#define FM10000_PCS_1000BASEX_CFG_WIDTH          1
#define FM10000_PCS_1000BASEX_CFG_ENTRIES_0      4
#define FM10000_PCS_1000BASEX_CFG_ENTRIES_1      9

#define FM10000_PCS_1000BASEX_RX_STATUS(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00002B) + (FM10000_EPL_BASE))
                                                            /* 0x0E002B FM10000_EPL_BASE */
#define FM10000_PCS_1000BASEX_RX_STATUS_WIDTH    1
#define FM10000_PCS_1000BASEX_RX_STATUS_ENTRIES_0 4
#define FM10000_PCS_1000BASEX_RX_STATUS_ENTRIES_1 9

#define FM10000_PCS_10GBASER_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00002D) + (FM10000_EPL_BASE))
                                                            /* 0x0E002D FM10000_EPL_BASE */
#define FM10000_PCS_10GBASER_CFG_WIDTH           1
#define FM10000_PCS_10GBASER_CFG_ENTRIES_0       4
#define FM10000_PCS_10GBASER_CFG_ENTRIES_1       9

#define FM10000_AN_37_CFG(index1, index0)        ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000030) + (FM10000_EPL_BASE))
                                                            /* 0x0E0030 FM10000_EPL_BASE */
#define FM10000_AN_37_CFG_WIDTH                  1
#define FM10000_AN_37_CFG_ENTRIES_0              4
#define FM10000_AN_37_CFG_ENTRIES_1              9

#define FM10000_AN_73_CFG(index1, index0)        ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000033) + (FM10000_EPL_BASE))
                                                            /* 0x0E0033 FM10000_EPL_BASE */
#define FM10000_AN_73_CFG_WIDTH                  1
#define FM10000_AN_73_CFG_ENTRIES_0              4
#define FM10000_AN_73_CFG_ENTRIES_1              9

#define FM10000_AN_37_TIMER_CFG(index1, index0)  ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000034) + (FM10000_EPL_BASE))
                                                            /* 0x0E0034 FM10000_EPL_BASE */
#define FM10000_AN_37_TIMER_CFG_WIDTH            1
#define FM10000_AN_37_TIMER_CFG_ENTRIES_0        4
#define FM10000_AN_37_TIMER_CFG_ENTRIES_1        9

#define FM10000_AN_73_TIMER_CFG(index1, index0)  ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000034) + (FM10000_EPL_BASE))
                                                            /* 0x0E0034 FM10000_EPL_BASE */
#define FM10000_AN_73_TIMER_CFG_WIDTH            1
#define FM10000_AN_73_TIMER_CFG_ENTRIES_0        4
#define FM10000_AN_73_TIMER_CFG_ENTRIES_1        9

#define FM10000_PCSL_CFG(index1, index0)         ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00003C) + (FM10000_EPL_BASE))
                                                            /* 0x0E003C FM10000_EPL_BASE */
#define FM10000_PCSL_CFG_WIDTH                   1
#define FM10000_PCSL_CFG_ENTRIES_0               4
#define FM10000_PCSL_CFG_ENTRIES_1               9

#define FM10000_PCS_1000BASEX_EEE_CFG(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000040) + (FM10000_EPL_BASE))
                                                            /* 0x0E0040 FM10000_EPL_BASE */
#define FM10000_PCS_1000BASEX_EEE_CFG_WIDTH      4
#define FM10000_PCS_1000BASEX_EEE_CFG_ENTRIES_0  4
#define FM10000_PCS_1000BASEX_EEE_CFG_ENTRIES_1  9

#define FM10000_PCS_10GBASER_EEE_CFG(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000040) + (FM10000_EPL_BASE))
                                                            /* 0x0E0040 FM10000_EPL_BASE */
#define FM10000_PCS_10GBASER_EEE_CFG_WIDTH       4
#define FM10000_PCS_10GBASER_EEE_CFG_ENTRIES_0   4
#define FM10000_PCS_10GBASER_EEE_CFG_ENTRIES_1   9

#define FM10000_LANE_CFG(index1, index0)         ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000045) + (FM10000_EPL_BASE))
                                                            /* 0x0E0045 FM10000_EPL_BASE */
#define FM10000_LANE_CFG_WIDTH                   1
#define FM10000_LANE_CFG_ENTRIES_0               4
#define FM10000_LANE_CFG_ENTRIES_1               9

#define FM10000_LANE_SERDES_CFG(index1, index0)  ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000046) + (FM10000_EPL_BASE))
                                                            /* 0x0E0046 FM10000_EPL_BASE */
#define FM10000_LANE_SERDES_CFG_WIDTH            1
#define FM10000_LANE_SERDES_CFG_ENTRIES_0        4
#define FM10000_LANE_SERDES_CFG_ENTRIES_1        9

#define FM10000_LANE_ENERGY_DETECT_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000047) + (FM10000_EPL_BASE))
                                                            /* 0x0E0047 FM10000_EPL_BASE */
#define FM10000_LANE_ENERGY_DETECT_CFG_WIDTH     1
#define FM10000_LANE_ENERGY_DETECT_CFG_ENTRIES_0 4
#define FM10000_LANE_ENERGY_DETECT_CFG_ENTRIES_1 9

#define FM10000_LANE_SIGNAL_DETECT_CFG(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000049) + (FM10000_EPL_BASE))
                                                            /* 0x0E0049 FM10000_EPL_BASE */
#define FM10000_LANE_SIGNAL_DETECT_CFG_WIDTH     1
#define FM10000_LANE_SIGNAL_DETECT_CFG_ENTRIES_0 4
#define FM10000_LANE_SIGNAL_DETECT_CFG_ENTRIES_1 9

#define FM10000_LANE_STATUS(index1, index0)      ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00004A) + (FM10000_EPL_BASE))
                                                            /* 0x0E004A FM10000_EPL_BASE */
#define FM10000_LANE_STATUS_WIDTH                1
#define FM10000_LANE_STATUS_ENTRIES_0            4
#define FM10000_LANE_STATUS_ENTRIES_1            9

#define FM10000_LANE_SERDES_STATUS(index1, index0) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00004B) + (FM10000_EPL_BASE))
                                                            /* 0x0E004B FM10000_EPL_BASE */
#define FM10000_LANE_SERDES_STATUS_WIDTH         1
#define FM10000_LANE_SERDES_STATUS_ENTRIES_0     4
#define FM10000_LANE_SERDES_STATUS_ENTRIES_1     9

#define FM10000_SERDES_IM(index1, index0)        ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00004C) + (FM10000_EPL_BASE))
                                                            /* 0x0E004C FM10000_EPL_BASE */
#define FM10000_SERDES_IM_WIDTH                  1
#define FM10000_SERDES_IM_ENTRIES_0              4
#define FM10000_SERDES_IM_ENTRIES_1              9

#define FM10000_SERDES_IP(index1, index0)        ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x00004D) + (FM10000_EPL_BASE))
                                                            /* 0x0E004D FM10000_EPL_BASE */
#define FM10000_SERDES_IP_WIDTH                  1
#define FM10000_SERDES_IP_ENTRIES_0              4
#define FM10000_SERDES_IP_ENTRIES_1              9

#define FM10000_LANE_SAI_CFG(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (word) + (0x000050) + (FM10000_EPL_BASE))
                                                            /* 0x0E0050 FM10000_EPL_BASE */
#define FM10000_LANE_SAI_CFG_WIDTH               2
#define FM10000_LANE_SAI_CFG_ENTRIES_0           4
#define FM10000_LANE_SAI_CFG_ENTRIES_1           9

#define FM10000_LANE_SAI_STATUS(index1, index0)  ((0x000400) * ((index1) - 0) + (0x000080) * ((index0) - 0) + (0x000052) + (FM10000_EPL_BASE))
                                                            /* 0x0E0052 FM10000_EPL_BASE */
#define FM10000_LANE_SAI_STATUS_WIDTH            1
#define FM10000_LANE_SAI_STATUS_ENTRIES_0        4
#define FM10000_LANE_SAI_STATUS_ENTRIES_1        9

#define FM10000_EPL_IP(index)                    ((0x000400) * ((index) - 0) + (0x000300) + (FM10000_EPL_BASE))
                                                            /* 0x0E0300 FM10000_EPL_BASE */
#define FM10000_EPL_IP_WIDTH                     1
#define FM10000_EPL_IP_ENTRIES                   9

#define FM10000_EPL_ERROR_IP(index)              ((0x000400) * ((index) - 0) + (0x000301) + (FM10000_EPL_BASE))
                                                            /* 0x0E0301 FM10000_EPL_BASE */
#define FM10000_EPL_ERROR_IP_WIDTH               1
#define FM10000_EPL_ERROR_IP_ENTRIES             9

#define FM10000_EPL_ERROR_IM(index)              ((0x000400) * ((index) - 0) + (0x000302) + (FM10000_EPL_BASE))
                                                            /* 0x0E0302 FM10000_EPL_BASE */
#define FM10000_EPL_ERROR_IM_WIDTH               1
#define FM10000_EPL_ERROR_IM_ENTRIES             9

#define FM10000_EPL_CFG_A(index)                 ((0x000400) * ((index) - 0) + (0x000304) + (FM10000_EPL_BASE))
                                                            /* 0x0E0304 FM10000_EPL_BASE */
#define FM10000_EPL_CFG_A_WIDTH                  1
#define FM10000_EPL_CFG_A_ENTRIES                9

#define FM10000_EPL_CFG_B(index)                 ((0x000400) * ((index) - 0) + (0x000305) + (FM10000_EPL_BASE))
                                                            /* 0x0E0305 FM10000_EPL_BASE */
#define FM10000_EPL_CFG_B_WIDTH                  1
#define FM10000_EPL_CFG_B_ENTRIES                9

#define FM10000_EPL_FIFO_ERROR_STATUS(index)     ((0x000400) * ((index) - 0) + (0x000307) + (FM10000_EPL_BASE))
                                                            /* 0x0E0307 FM10000_EPL_BASE */
#define FM10000_EPL_FIFO_ERROR_STATUS_WIDTH      1
#define FM10000_EPL_FIFO_ERROR_STATUS_ENTRIES    9

#define FM10000_PCS_ML_BASER_CFG(index)          ((0x000400) * ((index) - 0) + (0x000314) + (FM10000_EPL_BASE))
                                                            /* 0x0E0314 FM10000_EPL_BASE */
#define FM10000_PCS_ML_BASER_CFG_WIDTH           1
#define FM10000_PCS_ML_BASER_CFG_ENTRIES         9

#define FM10000_PCS_100GBASER_BIP_0(index)       ((0x000400) * ((index) - 0) + (0x000317) + (FM10000_EPL_BASE))
                                                            /* 0x0E0317 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_0_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_0_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_1(index)       ((0x000400) * ((index) - 0) + (0x000318) + (FM10000_EPL_BASE))
                                                            /* 0x0E0318 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_1_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_1_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_2(index)       ((0x000400) * ((index) - 0) + (0x000319) + (FM10000_EPL_BASE))
                                                            /* 0x0E0319 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_2_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_2_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_3(index)       ((0x000400) * ((index) - 0) + (0x00031A) + (FM10000_EPL_BASE))
                                                            /* 0x0E031A FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_3_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_3_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_4(index)       ((0x000400) * ((index) - 0) + (0x00031B) + (FM10000_EPL_BASE))
                                                            /* 0x0E031B FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_4_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_4_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_5(index)       ((0x000400) * ((index) - 0) + (0x00031C) + (FM10000_EPL_BASE))
                                                            /* 0x0E031C FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_5_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_5_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_6(index)       ((0x000400) * ((index) - 0) + (0x00031D) + (FM10000_EPL_BASE))
                                                            /* 0x0E031D FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_6_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_6_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_7(index)       ((0x000400) * ((index) - 0) + (0x00031E) + (FM10000_EPL_BASE))
                                                            /* 0x0E031E FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_7_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_7_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_8(index)       ((0x000400) * ((index) - 0) + (0x00031F) + (FM10000_EPL_BASE))
                                                            /* 0x0E031F FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_8_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_8_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_9(index)       ((0x000400) * ((index) - 0) + (0x000320) + (FM10000_EPL_BASE))
                                                            /* 0x0E0320 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_9_WIDTH        1
#define FM10000_PCS_100GBASER_BIP_9_ENTRIES      9

#define FM10000_PCS_100GBASER_BIP_10(index)      ((0x000400) * ((index) - 0) + (0x000321) + (FM10000_EPL_BASE))
                                                            /* 0x0E0321 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_10_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_10_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_11(index)      ((0x000400) * ((index) - 0) + (0x000322) + (FM10000_EPL_BASE))
                                                            /* 0x0E0322 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_11_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_11_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_12(index)      ((0x000400) * ((index) - 0) + (0x000323) + (FM10000_EPL_BASE))
                                                            /* 0x0E0323 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_12_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_12_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_13(index)      ((0x000400) * ((index) - 0) + (0x000324) + (FM10000_EPL_BASE))
                                                            /* 0x0E0324 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_13_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_13_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_14(index)      ((0x000400) * ((index) - 0) + (0x000325) + (FM10000_EPL_BASE))
                                                            /* 0x0E0325 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_14_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_14_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_15(index)      ((0x000400) * ((index) - 0) + (0x000326) + (FM10000_EPL_BASE))
                                                            /* 0x0E0326 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_15_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_15_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_16(index)      ((0x000400) * ((index) - 0) + (0x000327) + (FM10000_EPL_BASE))
                                                            /* 0x0E0327 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_16_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_16_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_17(index)      ((0x000400) * ((index) - 0) + (0x000328) + (FM10000_EPL_BASE))
                                                            /* 0x0E0328 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_17_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_17_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_18(index)      ((0x000400) * ((index) - 0) + (0x000329) + (FM10000_EPL_BASE))
                                                            /* 0x0E0329 FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_18_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_18_ENTRIES     9

#define FM10000_PCS_100GBASER_BIP_19(index)      ((0x000400) * ((index) - 0) + (0x00032A) + (FM10000_EPL_BASE))
                                                            /* 0x0E032A FM10000_EPL_BASE */
#define FM10000_PCS_100GBASER_BIP_19_WIDTH       1
#define FM10000_PCS_100GBASER_BIP_19_ENTRIES     9

#define FM10000_RS_FEC_UNCORRECTED(index)        ((0x000400) * ((index) - 0) + (0x00032D) + (FM10000_EPL_BASE))
                                                            /* 0x0E032D FM10000_EPL_BASE */
#define FM10000_RS_FEC_UNCORRECTED_WIDTH         1
#define FM10000_RS_FEC_UNCORRECTED_ENTRIES       9

#define FM10000_RS_FEC_CFG(index, word)          ((0x000400) * ((index) - 0) + (word) + (0x00032E) + (FM10000_EPL_BASE))
                                                            /* 0x0E032E FM10000_EPL_BASE */
#define FM10000_RS_FEC_CFG_WIDTH                 2
#define FM10000_RS_FEC_CFG_ENTRIES               9

#define FM10000_EPL_SYSTIME_CFG(index)           ((0x000400) * ((index) - 0) + (0x000333) + (FM10000_EPL_BASE))
                                                            /* 0x0E0333 FM10000_EPL_BASE */
#define FM10000_EPL_SYSTIME_CFG_WIDTH            1
#define FM10000_EPL_SYSTIME_CFG_ENTRIES          9

#define FM10000_PLL_EPL_CTRL()                   ((0x000000) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8000 FM10000_PORTS_MGMT_BASE */
#define FM10000_PLL_EPL_CTRL_WIDTH               1

#define FM10000_PLL_EPL_STAT()                   ((0x000001) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8001 FM10000_PORTS_MGMT_BASE */
#define FM10000_PLL_EPL_STAT_WIDTH               1

#define FM10000_PLL_FABRIC_CTRL()                ((0x000002) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8002 FM10000_PORTS_MGMT_BASE */
#define FM10000_PLL_FABRIC_CTRL_WIDTH            1

#define FM10000_PLL_FABRIC_STAT()                ((0x000003) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8003 FM10000_PORTS_MGMT_BASE */
#define FM10000_PLL_FABRIC_STAT_WIDTH            1

#define FM10000_PLL_FABRIC_LOCK()                ((0x000004) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8004 FM10000_PORTS_MGMT_BASE */
#define FM10000_PLL_FABRIC_LOCK_WIDTH            1

#define FM10000_SBUS_EPL_CFG()                   ((0x000005) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8005 FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_CFG_WIDTH               1

#define FM10000_SBUS_EPL_COMMAND()               ((0x000006) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8006 FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_COMMAND_WIDTH           1

#define FM10000_SBUS_EPL_REQUEST()               ((0x000007) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8007 FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_REQUEST_WIDTH           1

#define FM10000_SBUS_EPL_RESPONSE()              ((0x000008) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8008 FM10000_PORTS_MGMT_BASE */
#define FM10000_SBUS_EPL_RESPONSE_WIDTH          1

#define FM10000_PM_CLKOBS_CTRL()                 ((0x000012) + (FM10000_PORTS_MGMT_BASE))
                                                            /* 0x0E8012 FM10000_PORTS_MGMT_BASE */
#define FM10000_PM_CLKOBS_CTRL_WIDTH             1

#define FM10000_PCIE_CTRL()                      ((0x000000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_CTRL_WIDTH                  1

#define FM10000_PCIE_CTRL_EXT()                  ((0x000001) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100001 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_CTRL_EXT_WIDTH              1

#define FM10000_PCIE_FACTPS()                    ((0x000004) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100004 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_FACTPS_WIDTH                1

#define FM10000_PCIE_SM_AREA(word)               ((word) + (0x000028) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x100028 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SM_AREA_WIDTH               8

#define FM10000_PCIE_SYSTIME_CFG()               ((0x003818) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x103818 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SYSTIME_CFG_WIDTH           1

#define FM10000_PCIE_RXQCTL(index)               ((0x000040) * ((index) - 0) + (0x004006) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x104006 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_RXQCTL_WIDTH                1
#define FM10000_PCIE_RXQCTL_ENTRIES              256

#define FM10000_PCIE_IP()                        ((0x013000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x113000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_IP_WIDTH                    1

#define FM10000_PCIE_IM()                        ((0x013001) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x113001 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_IM_WIDTH                    1

#define FM10000_PCIE_IB()                        ((0x013002) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x113002 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_IB_WIDTH                    1

#define FM10000_PCIE_MBMEM(index)                ((0x000001) * ((index) - 0) + (0x018000) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118000 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_MBMEM_WIDTH                 1
#define FM10000_PCIE_MBMEM_ENTRIES               2048

#define FM10000_PCIE_GMBX()                      ((0x018842) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x118842 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_GMBX_WIDTH                  1

#define FM10000_PCIE_HOST_LANE_CTRL()            ((0x019001) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x119001 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_HOST_LANE_CTRL_WIDTH        1

#define FM10000_PCIE_SERDES_CTRL(index, word)    ((0x000002) * ((index) - 0) + (word) + (0x019010) + (FM10000_PCIE_PF_BASE))
                                                            /* 0x119010 FM10000_PCIE_PF_BASE */
#define FM10000_PCIE_SERDES_CTRL_WIDTH           2
#define FM10000_PCIE_SERDES_CTRL_ENTRIES         8

#define FM10000_PCIE_CFG_SUBID()                 ((0x00000B) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12000B FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SUBID_WIDTH             1

#define FM10000_PCIE_CFG_PCIE_LINK_CAP()         ((0x00001F) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x12001F FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_WIDTH     1

#define FM10000_PCIE_CFG_PCIE_LINK_CTRL()        ((0x000020) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120020 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_WIDTH    1

#define FM10000_PCIE_CFG_SPD_NUMBER_L()          ((0x000053) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120053 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPD_NUMBER_L_WIDTH      1

#define FM10000_PCIE_CFG_SPD_NUMBER_H()          ((0x000054) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x120054 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_CFG_SPD_NUMBER_H_WIDTH      1

#define FM10000_PCIE_PORTLOGIC()                 ((0x0001C0) + (FM10000_PCIE_CFG_BASE))
                                                            /* 0x1201C0 FM10000_PCIE_CFG_BASE */
#define FM10000_PCIE_PORTLOGIC_WIDTH             1

#define FM10000_TE_DATA(index1, index0, word)    ((0x100000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x000000) + (FM10000_TE_BASE))
                                                            /* 0xA00000 FM10000_TE_BASE */
#define FM10000_TE_DATA_WIDTH                    4
#define FM10000_TE_DATA_ENTRIES_0                57344
#define FM10000_TE_DATA_ENTRIES_1                2

#define FM10000_TE_LOOKUP(index1, index0, word)  ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x040000) + (FM10000_TE_BASE))
                                                            /* 0xA40000 FM10000_TE_BASE */
#define FM10000_TE_LOOKUP_WIDTH                  2
#define FM10000_TE_LOOKUP_ENTRIES_0              32768
#define FM10000_TE_LOOKUP_ENTRIES_1              2

#define FM10000_TE_STATS(index1, index0, word)   ((0x100000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x050000) + (FM10000_TE_BASE))
                                                            /* 0xA50000 FM10000_TE_BASE */
#define FM10000_TE_STATS_WIDTH                   4
#define FM10000_TE_STATS_ENTRIES_0               4096
#define FM10000_TE_STATS_ENTRIES_1               2

#define FM10000_TE_USED(index1, index0, word)    ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x054000) + (FM10000_TE_BASE))
                                                            /* 0xA54000 FM10000_TE_BASE */
#define FM10000_TE_USED_WIDTH                    2
#define FM10000_TE_USED_ENTRIES_0                1025
#define FM10000_TE_USED_ENTRIES_1                2

#define FM10000_TE_DGLORT_MAP(index1, index0, word) ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055000) + (FM10000_TE_BASE))
                                                            /* 0xA55000 FM10000_TE_BASE */
#define FM10000_TE_DGLORT_MAP_WIDTH              2
#define FM10000_TE_DGLORT_MAP_ENTRIES_0          8
#define FM10000_TE_DGLORT_MAP_ENTRIES_1          2

#define FM10000_TE_DGLORT_DEC(index1, index0, word) ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055010) + (FM10000_TE_BASE))
                                                            /* 0xA55010 FM10000_TE_BASE */
#define FM10000_TE_DGLORT_DEC_WIDTH              2
#define FM10000_TE_DGLORT_DEC_ENTRIES_0          8
#define FM10000_TE_DGLORT_DEC_ENTRIES_1          2

#define FM10000_TE_SGLORT_MAP(index1, index0, word) ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055020) + (FM10000_TE_BASE))
                                                            /* 0xA55020 FM10000_TE_BASE */
#define FM10000_TE_SGLORT_MAP_WIDTH              2
#define FM10000_TE_SGLORT_MAP_ENTRIES_0          8
#define FM10000_TE_SGLORT_MAP_ENTRIES_1          2

#define FM10000_TE_SGLORT_DEC(index1, index0, word) ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055030) + (FM10000_TE_BASE))
                                                            /* 0xA55030 FM10000_TE_BASE */
#define FM10000_TE_SGLORT_DEC_WIDTH              2
#define FM10000_TE_SGLORT_DEC_ENTRIES_0          8
#define FM10000_TE_SGLORT_DEC_ENTRIES_1          2

#define FM10000_TE_DEFAULT_DGLORT(index, word)   ((0x100000) * ((index) - 0) + (word) + (0x055040) + (FM10000_TE_BASE))
                                                            /* 0xA55040 FM10000_TE_BASE */
#define FM10000_TE_DEFAULT_DGLORT_WIDTH          2
#define FM10000_TE_DEFAULT_DGLORT_ENTRIES        2

#define FM10000_TE_DEFAULT_SGLORT(index, word)   ((0x100000) * ((index) - 0) + (word) + (0x055042) + (FM10000_TE_BASE))
                                                            /* 0xA55042 FM10000_TE_BASE */
#define FM10000_TE_DEFAULT_SGLORT_WIDTH          2
#define FM10000_TE_DEFAULT_SGLORT_ENTRIES        2

#define FM10000_TE_SIP(index1, index0, word)     ((0x100000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x055400) + (FM10000_TE_BASE))
                                                            /* 0xA55400 FM10000_TE_BASE */
#define FM10000_TE_SIP_WIDTH                     4
#define FM10000_TE_SIP_ENTRIES_0                 256
#define FM10000_TE_SIP_ENTRIES_1                 2

#define FM10000_TE_VNI(index1, index0, word)     ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055800) + (FM10000_TE_BASE))
                                                            /* 0xA55800 FM10000_TE_BASE */
#define FM10000_TE_VNI_WIDTH                     2
#define FM10000_TE_VNI_ENTRIES_0                 256
#define FM10000_TE_VNI_ENTRIES_1                 2

#define FM10000_TE_DEFAULT_L4DST(index, word)    ((0x100000) * ((index) - 0) + (word) + (0x055A00) + (FM10000_TE_BASE))
                                                            /* 0xA55A00 FM10000_TE_BASE */
#define FM10000_TE_DEFAULT_L4DST_WIDTH           2
#define FM10000_TE_DEFAULT_L4DST_ENTRIES         2

#define FM10000_TE_CFG(index, word)              ((0x100000) * ((index) - 0) + (word) + (0x055A02) + (FM10000_TE_BASE))
                                                            /* 0xA55A02 FM10000_TE_BASE */
#define FM10000_TE_CFG_WIDTH                     2
#define FM10000_TE_CFG_ENTRIES                   2

#define FM10000_TE_PORTS(index, word)            ((0x100000) * ((index) - 0) + (word) + (0x055A04) + (FM10000_TE_BASE))
                                                            /* 0xA55A04 FM10000_TE_BASE */
#define FM10000_TE_PORTS_WIDTH                   2
#define FM10000_TE_PORTS_ENTRIES                 2

#define FM10000_TE_TUN_HEADER_CFG(index, word)   ((0x100000) * ((index) - 0) + (word) + (0x055A06) + (FM10000_TE_BASE))
                                                            /* 0xA55A06 FM10000_TE_BASE */
#define FM10000_TE_TUN_HEADER_CFG_WIDTH          2
#define FM10000_TE_TUN_HEADER_CFG_ENTRIES        2

#define FM10000_TE_DROP_COUNT(index, word)       ((0x100000) * ((index) - 0) + (word) + (0x055A08) + (FM10000_TE_BASE))
                                                            /* 0xA55A08 FM10000_TE_BASE */
#define FM10000_TE_DROP_COUNT_WIDTH              2
#define FM10000_TE_DROP_COUNT_ENTRIES            2

#define FM10000_TE_TRAP_DGLORT(index, word)      ((0x100000) * ((index) - 0) + (word) + (0x055A0A) + (FM10000_TE_BASE))
                                                            /* 0xA55A0A FM10000_TE_BASE */
#define FM10000_TE_TRAP_DGLORT_WIDTH             2
#define FM10000_TE_TRAP_DGLORT_ENTRIES           2

#define FM10000_TE_DEFAULT_NGE_DATA(index1, index0, word) ((0x100000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x055A20) + (FM10000_TE_BASE))
                                                            /* 0xA55A20 FM10000_TE_BASE */
#define FM10000_TE_DEFAULT_NGE_DATA_WIDTH        2
#define FM10000_TE_DEFAULT_NGE_DATA_ENTRIES_0    16
#define FM10000_TE_DEFAULT_NGE_DATA_ENTRIES_1    2

#define FM10000_TE_DEFAULT_NGE_MASK(index, word) ((0x100000) * ((index) - 0) + (word) + (0x055A40) + (FM10000_TE_BASE))
                                                            /* 0xA55A40 FM10000_TE_BASE */
#define FM10000_TE_DEFAULT_NGE_MASK_WIDTH        2
#define FM10000_TE_DEFAULT_NGE_MASK_ENTRIES      2

#define FM10000_TE_EXVET(index, word)            ((0x100000) * ((index) - 0) + (word) + (0x055A42) + (FM10000_TE_BASE))
                                                            /* 0xA55A42 FM10000_TE_BASE */
#define FM10000_TE_EXVET_WIDTH                   2
#define FM10000_TE_EXVET_ENTRIES                 2

#define FM10000_TE_FRAMES_IN(index, word)        ((0x100000) * ((index) - 0) + (word) + (0x055A44) + (FM10000_TE_BASE))
                                                            /* 0xA55A44 FM10000_TE_BASE */
#define FM10000_TE_FRAMES_IN_WIDTH               2
#define FM10000_TE_FRAMES_IN_ENTRIES             2

#define FM10000_TE_FRAMES_DONE(index, word)      ((0x100000) * ((index) - 0) + (word) + (0x055A46) + (FM10000_TE_BASE))
                                                            /* 0xA55A46 FM10000_TE_BASE */
#define FM10000_TE_FRAMES_DONE_WIDTH             2
#define FM10000_TE_FRAMES_DONE_ENTRIES           2

#define FM10000_TE_DMAC(index, word)             ((0x100000) * ((index) - 0) + (word) + (0x055A48) + (FM10000_TE_BASE))
                                                            /* 0xA55A48 FM10000_TE_BASE */
#define FM10000_TE_DMAC_WIDTH                    2
#define FM10000_TE_DMAC_ENTRIES                  2

#define FM10000_TE_SMAC(index, word)             ((0x100000) * ((index) - 0) + (word) + (0x055A4A) + (FM10000_TE_BASE))
                                                            /* 0xA55A4A FM10000_TE_BASE */
#define FM10000_TE_SMAC_WIDTH                    2
#define FM10000_TE_SMAC_ENTRIES                  2

#define FM10000_TE_TRAP_CONFIG(index, word)      ((0x100000) * ((index) - 0) + (word) + (0x055A4C) + (FM10000_TE_BASE))
                                                            /* 0xA55A4C FM10000_TE_BASE */
#define FM10000_TE_TRAP_CONFIG_WIDTH             2
#define FM10000_TE_TRAP_CONFIG_ENTRIES           2

#define FM10000_TE_SRAM_CTRL(index, word)        ((0x100000) * ((index) - 0) + (word) + (0x055A50) + (FM10000_TE_BASE))
                                                            /* 0xA55A50 FM10000_TE_BASE */
#define FM10000_TE_SRAM_CTRL_WIDTH               2
#define FM10000_TE_SRAM_CTRL_ENTRIES             2

#define FM10000_TE_IP(index, word)               ((0x100000) * ((index) - 0) + (word) + (0x055A52) + (FM10000_TE_BASE))
                                                            /* 0xA55A52 FM10000_TE_BASE */
#define FM10000_TE_IP_WIDTH                      2
#define FM10000_TE_IP_ENTRIES                    2

#define FM10000_TE_IM(index, word)               ((0x100000) * ((index) - 0) + (word) + (0x055A54) + (FM10000_TE_BASE))
                                                            /* 0xA55A54 FM10000_TE_BASE */
#define FM10000_TE_IM_WIDTH                      2
#define FM10000_TE_IM_ENTRIES                    2

#define FM10000_TE_SYSTIME_CFG(index, word)      ((0x100000) * ((index) - 0) + (word) + (0x055A5A) + (FM10000_TE_BASE))
                                                            /* 0xA55A5A FM10000_TE_BASE */
#define FM10000_TE_SYSTIME_CFG_WIDTH             2
#define FM10000_TE_SYSTIME_CFG_ENTRIES           2

#define FM10000_FFU_SLICE_TCAM(index1, index0, word) ((0x002000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x000000) + (FM10000_FFU_BASE))
                                                            /* 0xC00000 FM10000_FFU_BASE */
#define FM10000_FFU_SLICE_TCAM_WIDTH             4
#define FM10000_FFU_SLICE_TCAM_ENTRIES_0         1024
#define FM10000_FFU_SLICE_TCAM_ENTRIES_1         32

#define FM10000_FFU_SLICE_SRAM(index1, index0, word) ((0x002000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x001000) + (FM10000_FFU_BASE))
                                                            /* 0xC01000 FM10000_FFU_BASE */
#define FM10000_FFU_SLICE_SRAM_WIDTH             2
#define FM10000_FFU_SLICE_SRAM_ENTRIES_0         1024
#define FM10000_FFU_SLICE_SRAM_ENTRIES_1         32

#define FM10000_FFU_SLICE_VALID(index, word)     ((0x002000) * ((index) - 0) + (word) + (0x001800) + (FM10000_FFU_BASE))
                                                            /* 0xC01800 FM10000_FFU_BASE */
#define FM10000_FFU_SLICE_VALID_WIDTH            2
#define FM10000_FFU_SLICE_VALID_ENTRIES          32

#define FM10000_FFU_SLICE_CASCADE_ACTION(index, word) ((0x002000) * ((index) - 0) + (word) + (0x001804) + (FM10000_FFU_BASE))
                                                            /* 0xC01804 FM10000_FFU_BASE */
#define FM10000_FFU_SLICE_CASCADE_ACTION_WIDTH   2
#define FM10000_FFU_SLICE_CASCADE_ACTION_ENTRIES 32

#define FM10000_FFU_SLICE_CFG(index1, index0, word) ((0x002000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x001840) + (FM10000_FFU_BASE))
                                                            /* 0xC01840 FM10000_FFU_BASE */
#define FM10000_FFU_SLICE_CFG_WIDTH              2
#define FM10000_FFU_SLICE_CFG_ENTRIES_0          32
#define FM10000_FFU_SLICE_CFG_ENTRIES_1          32

#define FM10000_FFU_MASTER_VALID(word)           ((word) + (0x040000) + (FM10000_FFU_BASE))
                                                            /* 0xC40000 FM10000_FFU_BASE */
#define FM10000_FFU_MASTER_VALID_WIDTH           2

#define FM10000_MA_TABLE(index1, index0, word)   ((0x010000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x000000) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xC80000 FM10000_L2LOOKUP_BASE */
#define FM10000_MA_TABLE_WIDTH                   4
#define FM10000_MA_TABLE_ENTRIES_0               16384
#define FM10000_MA_TABLE_ENTRIES_1               2

#define FM10000_INGRESS_VID_TABLE(index, word)   ((0x000004) * ((index) - 0) + (word) + (0x020000) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA0000 FM10000_L2LOOKUP_BASE */
#define FM10000_INGRESS_VID_TABLE_WIDTH          4
#define FM10000_INGRESS_VID_TABLE_ENTRIES        4096

#define FM10000_EGRESS_VID_TABLE(index, word)    ((0x000004) * ((index) - 0) + (word) + (0x024000) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA4000 FM10000_L2LOOKUP_BASE */
#define FM10000_EGRESS_VID_TABLE_WIDTH           4
#define FM10000_EGRESS_VID_TABLE_ENTRIES         4096

#define FM10000_MA_USED_TABLE(index1, index0)    ((0x000200) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x028000) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8000 FM10000_L2LOOKUP_BASE */
#define FM10000_MA_USED_TABLE_WIDTH              1
#define FM10000_MA_USED_TABLE_ENTRIES_0          512
#define FM10000_MA_USED_TABLE_ENTRIES_1          2

#define FM10000_INGRESS_MST_TABLE(index1, index0, word) ((0x000200) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x028400) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8400 FM10000_L2LOOKUP_BASE */
#define FM10000_INGRESS_MST_TABLE_WIDTH          2
#define FM10000_INGRESS_MST_TABLE_ENTRIES_0      256
#define FM10000_INGRESS_MST_TABLE_ENTRIES_1      2

#define FM10000_EGRESS_MST_TABLE(index, word)    ((0x000002) * ((index) - 0) + (word) + (0x028800) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8800 FM10000_L2LOOKUP_BASE */
#define FM10000_EGRESS_MST_TABLE_WIDTH           2
#define FM10000_EGRESS_MST_TABLE_ENTRIES         256

#define FM10000_MA_TABLE_CFG_1()                 ((0x028A00) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A00 FM10000_L2LOOKUP_BASE */
#define FM10000_MA_TABLE_CFG_1_WIDTH             1

#define FM10000_MA_TABLE_CFG_2(word)             ((word) + (0x028A02) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A02 FM10000_L2LOOKUP_BASE */
#define FM10000_MA_TABLE_CFG_2_WIDTH             2

#define FM10000_MTU_TABLE(index)                 ((0x000001) * ((index) - 0) + (0x028A08) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A08 FM10000_L2LOOKUP_BASE */
#define FM10000_MTU_TABLE_WIDTH                  1
#define FM10000_MTU_TABLE_ENTRIES                8

#define FM10000_IEEE_RESERVED_MAC_ACTION(word)   ((word) + (0x028A10) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A10 FM10000_L2LOOKUP_BASE */
#define FM10000_IEEE_RESERVED_MAC_ACTION_WIDTH   4

#define FM10000_IEEE_RESERVED_MAC_TRAP_PRIORITY(word) ((word) + (0x028A14) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A14 FM10000_L2LOOKUP_BASE */
#define FM10000_IEEE_RESERVED_MAC_TRAP_PRIORITY_WIDTH 2

#define FM10000_IEEE_RESERVED_MAC_CFG()          ((0x028A16) + (FM10000_L2LOOKUP_BASE))
                                                            /* 0xCA8A16 FM10000_L2LOOKUP_BASE */
#define FM10000_IEEE_RESERVED_MAC_CFG_WIDTH      1

#define FM10000_ARP_TABLE(index, word)           ((0x000002) * ((index) - 0) + (word) + (0x000000) + (FM10000_ARP_BASE))
                                                            /* 0xCC0000 FM10000_ARP_BASE */
#define FM10000_ARP_TABLE_WIDTH                  2
#define FM10000_ARP_TABLE_ENTRIES                16384

#define FM10000_ARP_USED(index)                  ((0x000001) * ((index) - 0) + (0x008000) + (FM10000_ARP_BASE))
                                                            /* 0xCC8000 FM10000_ARP_BASE */
#define FM10000_ARP_USED_WIDTH                   1
#define FM10000_ARP_USED_ENTRIES                 512

#define FM10000_GLORT_DEST_TABLE(index, word)    ((0x000002) * ((index) - 0) + (word) + (0x000000) + (FM10000_GLORT_BASE))
                                                            /* 0xCE0000 FM10000_GLORT_BASE */
#define FM10000_GLORT_DEST_TABLE_WIDTH           2
#define FM10000_GLORT_DEST_TABLE_ENTRIES         4096

#define FM10000_GLORT_CAM(index)                 ((0x000001) * ((index) - 0) + (0x002000) + (FM10000_GLORT_BASE))
                                                            /* 0xCE2000 FM10000_GLORT_BASE */
#define FM10000_GLORT_CAM_WIDTH                  1
#define FM10000_GLORT_CAM_ENTRIES                256

#define FM10000_GLORT_RAM(index, word)           ((0x000002) * ((index) - 0) + (word) + (0x002200) + (FM10000_GLORT_BASE))
                                                            /* 0xCE2200 FM10000_GLORT_BASE */
#define FM10000_GLORT_RAM_WIDTH                  2
#define FM10000_GLORT_RAM_ENTRIES                256

#define FM10000_PARSER_PORT_CFG_1(index, word)   ((0x000002) * ((index) - 0) + (word) + (0x000000) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0000 FM10000_PARSER_BASE */
#define FM10000_PARSER_PORT_CFG_1_WIDTH          2
#define FM10000_PARSER_PORT_CFG_1_ENTRIES        48

#define FM10000_PARSER_PORT_CFG_2(index, word)   ((0x000002) * ((index) - 0) + (word) + (0x000080) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0080 FM10000_PARSER_BASE */
#define FM10000_PARSER_PORT_CFG_2_WIDTH          2
#define FM10000_PARSER_PORT_CFG_2_ENTRIES        48

#define FM10000_PARSER_PORT_CFG_3(index, word)   ((0x000002) * ((index) - 0) + (word) + (0x000100) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0100 FM10000_PARSER_BASE */
#define FM10000_PARSER_PORT_CFG_3_WIDTH          2
#define FM10000_PARSER_PORT_CFG_3_ENTRIES        48

#define FM10000_PORT_CFG_ISL(index)              ((0x000001) * ((index) - 0) + (0x000180) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0180 FM10000_PARSER_BASE */
#define FM10000_PORT_CFG_ISL_WIDTH               1
#define FM10000_PORT_CFG_ISL_ENTRIES             48

#define FM10000_PARSER_VLAN_TAG(index)           ((0x000001) * ((index) - 0) + (0x0001C0) + (FM10000_PARSER_BASE))
                                                            /* 0xCF01C0 FM10000_PARSER_BASE */
#define FM10000_PARSER_VLAN_TAG_WIDTH            1
#define FM10000_PARSER_VLAN_TAG_ENTRIES          4

#define FM10000_PARSER_CUSTOM_TAG(index)         ((0x000001) * ((index) - 0) + (0x0001C4) + (FM10000_PARSER_BASE))
                                                            /* 0xCF01C4 FM10000_PARSER_BASE */
#define FM10000_PARSER_CUSTOM_TAG_WIDTH          1
#define FM10000_PARSER_CUSTOM_TAG_ENTRIES        4

#define FM10000_PARSER_MPLS_TAG()                ((0x0001C8) + (FM10000_PARSER_BASE))
                                                            /* 0xCF01C8 FM10000_PARSER_BASE */
#define FM10000_PARSER_MPLS_TAG_WIDTH            1

#define FM10000_PARSER_DI_CFG(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x0001D0) + (FM10000_PARSER_BASE))
                                                            /* 0xCF01D0 FM10000_PARSER_BASE */
#define FM10000_PARSER_DI_CFG_WIDTH              2
#define FM10000_PARSER_DI_CFG_ENTRIES            6

#define FM10000_RX_VPRI_MAP(index, word)         ((0x000002) * ((index) - 0) + (word) + (0x000200) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0200 FM10000_PARSER_BASE */
#define FM10000_RX_VPRI_MAP_WIDTH                2
#define FM10000_RX_VPRI_MAP_ENTRIES              48

#define FM10000_DSCP_PRI_MAP(index)              ((0x000001) * ((index) - 0) + (0x000280) + (FM10000_PARSER_BASE))
                                                            /* 0xCF0280 FM10000_PARSER_BASE */
#define FM10000_DSCP_PRI_MAP_WIDTH               1
#define FM10000_DSCP_PRI_MAP_ENTRIES             64

#define FM10000_VPRI_PRI_MAP(index)              ((0x000001) * ((index) - 0) + (0x0002C0) + (FM10000_PARSER_BASE))
                                                            /* 0xCF02C0 FM10000_PARSER_BASE */
#define FM10000_VPRI_PRI_MAP_WIDTH               1
#define FM10000_VPRI_PRI_MAP_ENTRIES             16

#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC(word)  ((word) + (0x000000) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40000 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_WIDTH  2

#define FM10000_CM_APPLY_TC_TO_SMP()             ((0x000002) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40002 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_TC_TO_SMP_WIDTH         1

#define FM10000_CM_APPLY_TX_SOFTDROP_CFG(index1, index0) ((0x000010) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000400) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40400 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_TX_SOFTDROP_CFG_WIDTH   1
#define FM10000_CM_APPLY_TX_SOFTDROP_CFG_ENTRIES_0 16
#define FM10000_CM_APPLY_TX_SOFTDROP_CFG_ENTRIES_1 48

#define FM10000_CM_APPLY_SOFTDROP_CFG(index)     ((0x000001) * ((index) - 0) + (0x000800) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40800 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_SOFTDROP_CFG_WIDTH      1
#define FM10000_CM_APPLY_SOFTDROP_CFG_ENTRIES    16

#define FM10000_CM_APPLY_DROP_COUNT(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000880) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40880 FM10000_CM_APPLY_BASE */
#define FM10000_CM_APPLY_DROP_COUNT_WIDTH        2
#define FM10000_CM_APPLY_DROP_COUNT_ENTRIES      48

#define FM10000_MCAST_EPOCH()                    ((0x000900) + (FM10000_CM_APPLY_BASE))
                                                            /* 0xD40900 FM10000_CM_APPLY_BASE */
#define FM10000_MCAST_EPOCH_WIDTH                1

#define FM10000_SYS_CFG_1()                      ((0x000000) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50000 FM10000_HANDLER_BASE */
#define FM10000_SYS_CFG_1_WIDTH                  1

#define FM10000_CPU_MAC(word)                    ((word) + (0x000002) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50002 FM10000_HANDLER_BASE */
#define FM10000_CPU_MAC_WIDTH                    2

#define FM10000_SYS_CFG_ROUTER()                 ((0x000004) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50004 FM10000_HANDLER_BASE */
#define FM10000_SYS_CFG_ROUTER_WIDTH             1

#define FM10000_L34_HASH_CFG()                   ((0x000005) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50005 FM10000_HANDLER_BASE */
#define FM10000_L34_HASH_CFG_WIDTH               1

#define FM10000_L34_FLOW_HASH_CFG_1()            ((0x000006) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50006 FM10000_HANDLER_BASE */
#define FM10000_L34_FLOW_HASH_CFG_1_WIDTH        1

#define FM10000_L34_FLOW_HASH_CFG_2()            ((0x000007) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50007 FM10000_HANDLER_BASE */
#define FM10000_L34_FLOW_HASH_CFG_2_WIDTH        1

#define FM10000_L234_HASH_CFG()                  ((0x000008) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50008 FM10000_HANDLER_BASE */
#define FM10000_L234_HASH_CFG_WIDTH              1

#define FM10000_CPU_TRAP_MASK_FH(word)           ((word) + (0x00000A) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5000A FM10000_HANDLER_BASE */
#define FM10000_CPU_TRAP_MASK_FH_WIDTH           2

#define FM10000_TRAP_GLORT()                     ((0x00000C) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5000C FM10000_HANDLER_BASE */
#define FM10000_TRAP_GLORT_WIDTH                 1

#define FM10000_LOG_MIRROR_PROFILE()             ((0x00000E) + (FM10000_HANDLER_BASE))
                                                            /* 0xD5000E FM10000_HANDLER_BASE */
#define FM10000_LOG_MIRROR_PROFILE_WIDTH         1

#define FM10000_FH_MIRROR_PROFILE_TABLE(index)   ((0x000001) * ((index) - 0) + (0x000040) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50040 FM10000_HANDLER_BASE */
#define FM10000_FH_MIRROR_PROFILE_TABLE_WIDTH    1
#define FM10000_FH_MIRROR_PROFILE_TABLE_ENTRIES  64

#define FM10000_PORT_CFG_2(index, word)          ((0x000002) * ((index) - 0) + (word) + (0x000080) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50080 FM10000_HANDLER_BASE */
#define FM10000_PORT_CFG_2_WIDTH                 2
#define FM10000_PORT_CFG_2_ENTRIES               48

#define FM10000_PORT_CFG_3(index)                ((0x000001) * ((index) - 0) + (0x000100) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50100 FM10000_HANDLER_BASE */
#define FM10000_PORT_CFG_3_WIDTH                 1
#define FM10000_PORT_CFG_3_ENTRIES               48

#define FM10000_FH_LOOPBACK_SUPPRESS(index)      ((0x000001) * ((index) - 0) + (0x000140) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50140 FM10000_HANDLER_BASE */
#define FM10000_FH_LOOPBACK_SUPPRESS_WIDTH       1
#define FM10000_FH_LOOPBACK_SUPPRESS_ENTRIES     48

#define FM10000_FH_HEAD_IP(word)                 ((word) + (0x000180) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50180 FM10000_HANDLER_BASE */
#define FM10000_FH_HEAD_IP_WIDTH                 2

#define FM10000_FH_HEAD_IM(word)                 ((word) + (0x000182) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50182 FM10000_HANDLER_BASE */
#define FM10000_FH_HEAD_IM_WIDTH                 2

#define FM10000_PARSER_EARLY_SRAM_CTRL()         ((0x000184) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50184 FM10000_HANDLER_BASE */
#define FM10000_PARSER_EARLY_SRAM_CTRL_WIDTH     1

#define FM10000_PARSER_LATE_SRAM_CTRL()          ((0x000185) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50185 FM10000_HANDLER_BASE */
#define FM10000_PARSER_LATE_SRAM_CTRL_WIDTH      1

#define FM10000_MAPPER_SRAM_CTRL()               ((0x000186) + (FM10000_HANDLER_BASE))
                                                            /* 0xD50186 FM10000_HANDLER_BASE */
#define FM10000_MAPPER_SRAM_CTRL_WIDTH           1

#define FM10000_FFU_SRAM_CTRL(index, word)       ((0x000004) * ((index) - 0) + (word) + (0x0001A0) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501A0 FM10000_HANDLER_BASE */
#define FM10000_FFU_SRAM_CTRL_WIDTH              3
#define FM10000_FFU_SRAM_CTRL_ENTRIES            8

#define FM10000_ARP_SRAM_CTRL()                  ((0x0001C0) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501C0 FM10000_HANDLER_BASE */
#define FM10000_ARP_SRAM_CTRL_WIDTH              1

#define FM10000_VLAN_LOOKUP_SRAM_CTRL()          ((0x0001C1) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501C1 FM10000_HANDLER_BASE */
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_WIDTH      1

#define FM10000_MA_TABLE_SRAM_CTRL(index, word)  ((0x000002) * ((index) - 0) + (word) + (0x0001C4) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501C4 FM10000_HANDLER_BASE */
#define FM10000_MA_TABLE_SRAM_CTRL_WIDTH         2
#define FM10000_MA_TABLE_SRAM_CTRL_ENTRIES       2

#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL(word) ((word) + (0x0001C8) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501C8 FM10000_HANDLER_BASE */
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_WIDTH 2

#define FM10000_GLORT_RAM_SRAM_CTRL()            ((0x0001CA) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501CA FM10000_HANDLER_BASE */
#define FM10000_GLORT_RAM_SRAM_CTRL_WIDTH        1

#define FM10000_GLORT_TABLE_SRAM_CTRL()          ((0x0001CB) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501CB FM10000_HANDLER_BASE */
#define FM10000_GLORT_TABLE_SRAM_CTRL_WIDTH      1

#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL()  ((0x0001CC) + (FM10000_HANDLER_BASE))
                                                            /* 0xD501CC FM10000_HANDLER_BASE */
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_WIDTH 1

#define FM10000_POLICER_APPLY_CFG_4K(index1, index0) ((0x001000) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000000) + (FM10000_POLICER_APPLY_BASE))
                                                            /* 0xD60000 FM10000_POLICER_APPLY_BASE */
#define FM10000_POLICER_APPLY_CFG_4K_WIDTH       1
#define FM10000_POLICER_APPLY_CFG_4K_ENTRIES_0   4096
#define FM10000_POLICER_APPLY_CFG_4K_ENTRIES_1   2

#define FM10000_POLICER_APPLY_CFG_512(index1, index0) ((0x000200) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x002000) + (FM10000_POLICER_APPLY_BASE))
                                                            /* 0xD62000 FM10000_POLICER_APPLY_BASE */
#define FM10000_POLICER_APPLY_CFG_512_WIDTH      1
#define FM10000_POLICER_APPLY_CFG_512_ENTRIES_0  512
#define FM10000_POLICER_APPLY_CFG_512_ENTRIES_1  2

#define FM10000_POLICER_DSCP_DOWN_MAP(index)     ((0x000001) * ((index) - 0) + (0x006400) + (FM10000_POLICER_APPLY_BASE))
                                                            /* 0xD66400 FM10000_POLICER_APPLY_BASE */
#define FM10000_POLICER_DSCP_DOWN_MAP_WIDTH      1
#define FM10000_POLICER_DSCP_DOWN_MAP_ENTRIES    64

#define FM10000_POLICER_SWPRI_DOWN_MAP(index)    ((0x000001) * ((index) - 0) + (0x006440) + (FM10000_POLICER_APPLY_BASE))
                                                            /* 0xD66440 FM10000_POLICER_APPLY_BASE */
#define FM10000_POLICER_SWPRI_DOWN_MAP_WIDTH     1
#define FM10000_POLICER_SWPRI_DOWN_MAP_ENTRIES   16

#define FM10000_TRIGGER_CONDITION_CFG(index)     ((0x000001) * ((index) - 0) + (0x000000) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70000 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_CFG_WIDTH      1
#define FM10000_TRIGGER_CONDITION_CFG_ENTRIES    64

#define FM10000_TRIGGER_CONDITION_PARAM(index)   ((0x000001) * ((index) - 0) + (0x000040) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70040 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_PARAM_WIDTH    1
#define FM10000_TRIGGER_CONDITION_PARAM_ENTRIES  64

#define FM10000_TRIGGER_CONDITION_FFU(index)     ((0x000001) * ((index) - 0) + (0x000080) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70080 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_FFU_WIDTH      1
#define FM10000_TRIGGER_CONDITION_FFU_ENTRIES    64

#define FM10000_TRIGGER_CONDITION_TYPE(index)    ((0x000001) * ((index) - 0) + (0x0000C0) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD700C0 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_TYPE_WIDTH     1
#define FM10000_TRIGGER_CONDITION_TYPE_ENTRIES   64

#define FM10000_TRIGGER_CONDITION_GLORT(index)   ((0x000001) * ((index) - 0) + (0x000100) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70100 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_GLORT_WIDTH    1
#define FM10000_TRIGGER_CONDITION_GLORT_ENTRIES  64

#define FM10000_TRIGGER_CONDITION_RX(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000180) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70180 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_RX_WIDTH       2
#define FM10000_TRIGGER_CONDITION_RX_ENTRIES     64

#define FM10000_TRIGGER_CONDITION_TX(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000200) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70200 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_TX_WIDTH       2
#define FM10000_TRIGGER_CONDITION_TX_ENTRIES     64

#define FM10000_TRIGGER_CONDITION_AMASK_1(index) ((0x000001) * ((index) - 0) + (0x000280) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70280 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_AMASK_1_WIDTH  1
#define FM10000_TRIGGER_CONDITION_AMASK_1_ENTRIES 64

#define FM10000_TRIGGER_CONDITION_AMASK_2(index) ((0x000001) * ((index) - 0) + (0x0002C0) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD702C0 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_CONDITION_AMASK_2_WIDTH  1
#define FM10000_TRIGGER_CONDITION_AMASK_2_ENTRIES 64

#define FM10000_TRIGGER_ACTION_CFG_1(index)      ((0x000001) * ((index) - 0) + (0x000300) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70300 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_CFG_1_WIDTH       1
#define FM10000_TRIGGER_ACTION_CFG_1_ENTRIES     64

#define FM10000_TRIGGER_ACTION_CFG_2(index)      ((0x000001) * ((index) - 0) + (0x000340) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70340 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_CFG_2_WIDTH       1
#define FM10000_TRIGGER_ACTION_CFG_2_ENTRIES     64

#define FM10000_TRIGGER_ACTION_GLORT(index)      ((0x000001) * ((index) - 0) + (0x000380) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70380 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_GLORT_WIDTH       1
#define FM10000_TRIGGER_ACTION_GLORT_ENTRIES     64

#define FM10000_TRIGGER_ACTION_DMASK(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000400) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70400 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_DMASK_WIDTH       2
#define FM10000_TRIGGER_ACTION_DMASK_ENTRIES     64

#define FM10000_TRIGGER_ACTION_MIRROR(index)     ((0x000001) * ((index) - 0) + (0x000480) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70480 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_MIRROR_WIDTH      1
#define FM10000_TRIGGER_ACTION_MIRROR_ENTRIES    64

#define FM10000_TRIGGER_ACTION_DROP(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000500) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70500 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_ACTION_DROP_WIDTH        2
#define FM10000_TRIGGER_ACTION_DROP_ENTRIES      64

#define FM10000_TRIGGER_STATS(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x000580) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70580 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_STATS_WIDTH              2
#define FM10000_TRIGGER_STATS_ENTRIES            64

#define FM10000_TRIGGER_RATE_LIM_CFG_2(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000620) + (FM10000_TRIG_APPLY_BASE))
                                                            /* 0xD70620 FM10000_TRIG_APPLY_BASE */
#define FM10000_TRIGGER_RATE_LIM_CFG_2_WIDTH     2
#define FM10000_TRIGGER_RATE_LIM_CFG_2_ENTRIES   16

#define FM10000_LAG_CFG(index)                   ((0x000001) * ((index) - 0) + (0x000000) + (FM10000_LAG_BASE))
                                                            /* 0xD90000 FM10000_LAG_BASE */
#define FM10000_LAG_CFG_WIDTH                    1
#define FM10000_LAG_CFG_ENTRIES                  48

#define FM10000_CANONICAL_GLORT_CAM(index)       ((0x000001) * ((index) - 0) + (0x000040) + (FM10000_LAG_BASE))
                                                            /* 0xD90040 FM10000_LAG_BASE */
#define FM10000_CANONICAL_GLORT_CAM_WIDTH        1
#define FM10000_CANONICAL_GLORT_CAM_ENTRIES      16

#define FM10000_FFU_MAP_VLAN(index)              ((0x000001) * ((index) - 0) + (0x000000) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA0000 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_VLAN_WIDTH               1
#define FM10000_FFU_MAP_VLAN_ENTRIES             4096

#define FM10000_FFU_MAP_SRC(index)               ((0x000001) * ((index) - 0) + (0x001000) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1000 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_SRC_WIDTH                1
#define FM10000_FFU_MAP_SRC_ENTRIES              48

#define FM10000_FFU_MAP_MAC(index, word)         ((0x000002) * ((index) - 0) + (word) + (0x001040) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1040 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_MAC_WIDTH                2
#define FM10000_FFU_MAP_MAC_ENTRIES              32

#define FM10000_FFU_MAP_TYPE(index)              ((0x000001) * ((index) - 0) + (0x001080) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1080 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_TYPE_WIDTH               1
#define FM10000_FFU_MAP_TYPE_ENTRIES             16

#define FM10000_FFU_MAP_LENGTH(index)            ((0x000001) * ((index) - 0) + (0x001090) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1090 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_LENGTH_WIDTH             1
#define FM10000_FFU_MAP_LENGTH_ENTRIES           16

#define FM10000_FFU_MAP_IP_LO(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x0010A0) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA10A0 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_IP_LO_WIDTH              2
#define FM10000_FFU_MAP_IP_LO_ENTRIES            16

#define FM10000_FFU_MAP_IP_HI(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x0010C0) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA10C0 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_IP_HI_WIDTH              2
#define FM10000_FFU_MAP_IP_HI_ENTRIES            16

#define FM10000_FFU_MAP_IP_CFG(index)            ((0x000001) * ((index) - 0) + (0x0010E0) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA10E0 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_IP_CFG_WIDTH             1
#define FM10000_FFU_MAP_IP_CFG_ENTRIES           16

#define FM10000_FFU_MAP_PROT(index)              ((0x000001) * ((index) - 0) + (0x0010F0) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA10F0 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_PROT_WIDTH               1
#define FM10000_FFU_MAP_PROT_ENTRIES             8

#define FM10000_FFU_MAP_L4_SRC(index, word)      ((0x000002) * ((index) - 0) + (word) + (0x001100) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1100 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_L4_SRC_WIDTH             2
#define FM10000_FFU_MAP_L4_SRC_ENTRIES           64

#define FM10000_FFU_MAP_L4_DST(index, word)      ((0x000002) * ((index) - 0) + (word) + (0x001180) + (FM10000_FFU_MAP_BASE))
                                                            /* 0xDA1180 FM10000_FFU_MAP_BASE */
#define FM10000_FFU_MAP_L4_DST_WIDTH             2
#define FM10000_FFU_MAP_L4_DST_ENTRIES           64

#define FM10000_FFU_EGRESS_CHUNK_ACTIONS(index)  ((0x000001) * ((index) - 0) + (0x000000) + (FM10000_EACL_BASE))
                                                            /* 0xDB0000 FM10000_EACL_BASE */
#define FM10000_FFU_EGRESS_CHUNK_ACTIONS_WIDTH   1
#define FM10000_FFU_EGRESS_CHUNK_ACTIONS_ENTRIES 32

#define FM10000_FFU_EGRESS_CHUNK_VALID(index)    ((0x000001) * ((index) - 0) + (0x000020) + (FM10000_EACL_BASE))
                                                            /* 0xDB0020 FM10000_EACL_BASE */
#define FM10000_FFU_EGRESS_CHUNK_VALID_WIDTH     1
#define FM10000_FFU_EGRESS_CHUNK_VALID_ENTRIES   32

#define FM10000_FFU_EGRESS_CHUNK_CFG(index)      ((0x000001) * ((index) - 0) + (0x000040) + (FM10000_EACL_BASE))
                                                            /* 0xDB0040 FM10000_EACL_BASE */
#define FM10000_FFU_EGRESS_CHUNK_CFG_WIDTH       1
#define FM10000_FFU_EGRESS_CHUNK_CFG_ENTRIES     32

#define FM10000_FFU_EGRESS_PORT_CFG(index)       ((0x000001) * ((index) - 0) + (0x000080) + (FM10000_EACL_BASE))
                                                            /* 0xDB0080 FM10000_EACL_BASE */
#define FM10000_FFU_EGRESS_PORT_CFG_WIDTH        1
#define FM10000_FFU_EGRESS_PORT_CFG_ENTRIES      48

#define FM10000_FFU_EGRESS_DROP_COUNT(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000100) + (FM10000_EACL_BASE))
                                                            /* 0xDB0100 FM10000_EACL_BASE */
#define FM10000_FFU_EGRESS_DROP_COUNT_WIDTH      2
#define FM10000_FFU_EGRESS_DROP_COUNT_ENTRIES    48

#define FM10000_RX_STATS_BANK(index1, index0, word) ((0x001000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x000000) + (FM10000_RX_STATS_BASE))
                                                            /* 0xE00000 FM10000_RX_STATS_BASE */
#define FM10000_RX_STATS_BANK_WIDTH              4
#define FM10000_RX_STATS_BANK_ENTRIES_0          768
#define FM10000_RX_STATS_BANK_ENTRIES_1          6

#define FM10000_RX_STATS_CFG(index)              ((0x000001) * ((index) - 0) + (0x010000) + (FM10000_RX_STATS_BASE))
                                                            /* 0xE10000 FM10000_RX_STATS_BASE */
#define FM10000_RX_STATS_CFG_WIDTH               1
#define FM10000_RX_STATS_CFG_ENTRIES             48

#define FM10000_SAF_MATRIX(index, word)          ((0x000002) * ((index) - 0) + (word) + (0x000000) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30000 FM10000_HANDLER_TAIL_BASE */
#define FM10000_SAF_MATRIX_WIDTH                 2
#define FM10000_SAF_MATRIX_ENTRIES               48

#define FM10000_FRAME_TIME_OUT()                 ((0x000080) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30080 FM10000_HANDLER_TAIL_BASE */
#define FM10000_FRAME_TIME_OUT_WIDTH             1

#define FM10000_SAF_SRAM_CTRL()                  ((0x000081) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30081 FM10000_HANDLER_TAIL_BASE */
#define FM10000_SAF_SRAM_CTRL_WIDTH              1

#define FM10000_EGRESS_PAUSE_SRAM_CTRL()         ((0x000082) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30082 FM10000_HANDLER_TAIL_BASE */
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_WIDTH     1

#define FM10000_RX_STATS_SRAM_CTRL(word)         ((word) + (0x000084) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30084 FM10000_HANDLER_TAIL_BASE */
#define FM10000_RX_STATS_SRAM_CTRL_WIDTH         4

#define FM10000_POLICER_USAGE_SRAM_CTRL(word)    ((word) + (0x000088) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE30088 FM10000_HANDLER_TAIL_BASE */
#define FM10000_POLICER_USAGE_SRAM_CTRL_WIDTH    4

#define FM10000_TCN_SRAM_CTRL()                  ((0x00008C) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE3008C FM10000_HANDLER_TAIL_BASE */
#define FM10000_TCN_SRAM_CTRL_WIDTH              1

#define FM10000_FH_TAIL_IP()                     ((0x00008D) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE3008D FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_IP_WIDTH                 1

#define FM10000_FH_TAIL_IM()                     ((0x00008E) + (FM10000_HANDLER_TAIL_BASE))
                                                            /* 0xE3008E FM10000_HANDLER_TAIL_BASE */
#define FM10000_FH_TAIL_IM_WIDTH                 1

#define FM10000_POLICER_CFG_4K(index1, index0, word) ((0x002000) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x000000) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE40000 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_CFG_4K_WIDTH             2
#define FM10000_POLICER_CFG_4K_ENTRIES_0         4096
#define FM10000_POLICER_CFG_4K_ENTRIES_1         2

#define FM10000_POLICER_CFG_512(index1, index0, word) ((0x000400) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x004000) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE44000 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_CFG_512_WIDTH            2
#define FM10000_POLICER_CFG_512_ENTRIES_0        512
#define FM10000_POLICER_CFG_512_ENTRIES_1        2

#define FM10000_POLICER_STATE_4K(index1, index0, word) ((0x004000) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x008000) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE48000 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_STATE_4K_WIDTH           4
#define FM10000_POLICER_STATE_4K_ENTRIES_0       4096
#define FM10000_POLICER_STATE_4K_ENTRIES_1       2

#define FM10000_POLICER_STATE_512(index1, index0, word) ((0x000800) * ((index1) - 0) + (0x000004) * ((index0) - 0) + (word) + (0x010000) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE50000 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_STATE_512_WIDTH          4
#define FM10000_POLICER_STATE_512_ENTRIES_0      512
#define FM10000_POLICER_STATE_512_ENTRIES_1      2

#define FM10000_POLICER_CFG(index, word)         ((0x000002) * ((index) - 0) + (word) + (0x011000) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE51000 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_CFG_WIDTH                2
#define FM10000_POLICER_CFG_ENTRIES              4

#define FM10000_POLICER_SWEEPER_PERIOD_CFG(word) ((word) + (0x011008) + (FM10000_POLICER_USAGE_BASE))
                                                            /* 0xE51008 FM10000_POLICER_USAGE_BASE */
#define FM10000_POLICER_SWEEPER_PERIOD_CFG_WIDTH 2

#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC(word) ((word) + (0x000000) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60000 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_WIDTH 2

#define FM10000_CM_SWEEPER_TC_TO_SMP()           ((0x000002) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60002 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SWEEPER_TC_TO_SMP_WIDTH       1

#define FM10000_CM_TX_TC_PRIVATE_WM(index1, index0) ((0x000008) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000200) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60200 FM10000_CM_USAGE_BASE */
#define FM10000_CM_TX_TC_PRIVATE_WM_WIDTH        1
#define FM10000_CM_TX_TC_PRIVATE_WM_ENTRIES_0    8
#define FM10000_CM_TX_TC_PRIVATE_WM_ENTRIES_1    48

#define FM10000_CM_TX_TC_HOG_WM(index1, index0)  ((0x000008) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000400) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60400 FM10000_CM_USAGE_BASE */
#define FM10000_CM_TX_TC_HOG_WM_WIDTH            1
#define FM10000_CM_TX_TC_HOG_WM_ENTRIES_0        8
#define FM10000_CM_TX_TC_HOG_WM_ENTRIES_1        48

#define FM10000_CM_RX_SMP_PAUSE_WM(index1, index0) ((0x000002) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000600) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60600 FM10000_CM_USAGE_BASE */
#define FM10000_CM_RX_SMP_PAUSE_WM_WIDTH         1
#define FM10000_CM_RX_SMP_PAUSE_WM_ENTRIES_0     2
#define FM10000_CM_RX_SMP_PAUSE_WM_ENTRIES_1     48

#define FM10000_CM_RX_SMP_PRIVATE_WM(index1, index0) ((0x000002) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000680) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60680 FM10000_CM_USAGE_BASE */
#define FM10000_CM_RX_SMP_PRIVATE_WM_WIDTH       1
#define FM10000_CM_RX_SMP_PRIVATE_WM_ENTRIES_0   2
#define FM10000_CM_RX_SMP_PRIVATE_WM_ENTRIES_1   48

#define FM10000_CM_RX_SMP_HOG_WM(index1, index0) ((0x000002) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000700) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60700 FM10000_CM_USAGE_BASE */
#define FM10000_CM_RX_SMP_HOG_WM_WIDTH           1
#define FM10000_CM_RX_SMP_HOG_WM_ENTRIES_0       2
#define FM10000_CM_RX_SMP_HOG_WM_ENTRIES_1       48

#define FM10000_CM_PAUSE_RESEND_INTERVAL(index)  ((0x000001) * ((index) - 0) + (0x000780) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60780 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PAUSE_RESEND_INTERVAL_WIDTH   1
#define FM10000_CM_PAUSE_RESEND_INTERVAL_ENTRIES 48

#define FM10000_CM_PAUSE_BASE_FREQ()             ((0x0007C0) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE607C0 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PAUSE_BASE_FREQ_WIDTH         1

#define FM10000_CM_PAUSE_CFG(index)              ((0x000001) * ((index) - 0) + (0x000800) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60800 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PAUSE_CFG_WIDTH               1
#define FM10000_CM_PAUSE_CFG_ENTRIES             48

#define FM10000_CM_SHARED_WM(index)              ((0x000001) * ((index) - 0) + (0x000840) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60840 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SHARED_WM_WIDTH               1
#define FM10000_CM_SHARED_WM_ENTRIES             16

#define FM10000_CM_SHARED_SMP_PAUSE_WM(index)    ((0x000001) * ((index) - 0) + (0x000850) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60850 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SHARED_SMP_PAUSE_WM_WIDTH     1
#define FM10000_CM_SHARED_SMP_PAUSE_WM_ENTRIES   2

#define FM10000_CM_GLOBAL_WM()                   ((0x000852) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60852 FM10000_CM_USAGE_BASE */
#define FM10000_CM_GLOBAL_WM_WIDTH               1

#define FM10000_CM_GLOBAL_CFG()                  ((0x000853) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60853 FM10000_CM_USAGE_BASE */
#define FM10000_CM_GLOBAL_CFG_WIDTH              1

#define FM10000_CM_TC_PC_MAP(index)              ((0x000001) * ((index) - 0) + (0x000880) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60880 FM10000_CM_USAGE_BASE */
#define FM10000_CM_TC_PC_MAP_WIDTH               1
#define FM10000_CM_TC_PC_MAP_ENTRIES             48

#define FM10000_CM_PC_SMP_MAP(index)             ((0x000001) * ((index) - 0) + (0x0008C0) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE608C0 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PC_SMP_MAP_WIDTH              1
#define FM10000_CM_PC_SMP_MAP_ENTRIES            48

#define FM10000_CM_SOFTDROP_WM(index)            ((0x000001) * ((index) - 0) + (0x000900) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60900 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SOFTDROP_WM_WIDTH             1
#define FM10000_CM_SOFTDROP_WM_ENTRIES           16

#define FM10000_CM_SHARED_SMP_PAUSE_CFG(index, word) ((0x000002) * ((index) - 0) + (word) + (0x000910) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60910 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SHARED_SMP_PAUSE_CFG_WIDTH    2
#define FM10000_CM_SHARED_SMP_PAUSE_CFG_ENTRIES  2

#define FM10000_TX_RATE_LIM_CFG(index1, index0)  ((0x000008) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000A00) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60A00 FM10000_CM_USAGE_BASE */
#define FM10000_TX_RATE_LIM_CFG_WIDTH            1
#define FM10000_TX_RATE_LIM_CFG_ENTRIES_0        8
#define FM10000_TX_RATE_LIM_CFG_ENTRIES_1        48

#define FM10000_TX_RATE_LIM_USAGE(index1, index0) ((0x000008) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x000C00) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60C00 FM10000_CM_USAGE_BASE */
#define FM10000_TX_RATE_LIM_USAGE_WIDTH          1
#define FM10000_TX_RATE_LIM_USAGE_ENTRIES_0      8
#define FM10000_TX_RATE_LIM_USAGE_ENTRIES_1      48

#define FM10000_CM_BSG_MAP(index)                ((0x000001) * ((index) - 0) + (0x000E00) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE60E00 FM10000_CM_USAGE_BASE */
#define FM10000_CM_BSG_MAP_WIDTH                 1
#define FM10000_CM_BSG_MAP_ENTRIES               48

#define FM10000_CM_TX_TC_USAGE(index1, index0)   ((0x000008) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x001000) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61000 FM10000_CM_USAGE_BASE */
#define FM10000_CM_TX_TC_USAGE_WIDTH             1
#define FM10000_CM_TX_TC_USAGE_ENTRIES_0         8
#define FM10000_CM_TX_TC_USAGE_ENTRIES_1         48

#define FM10000_CM_RX_SMP_USAGE(index1, index0)  ((0x000002) * ((index1) - 0) + (0x000001) * ((index0) - 0) + (0x001200) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61200 FM10000_CM_USAGE_BASE */
#define FM10000_CM_RX_SMP_USAGE_WIDTH            1
#define FM10000_CM_RX_SMP_USAGE_ENTRIES_0        2
#define FM10000_CM_RX_SMP_USAGE_ENTRIES_1        48

#define FM10000_MCAST_EPOCH_USAGE(index)         ((0x000001) * ((index) - 0) + (0x001280) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61280 FM10000_CM_USAGE_BASE */
#define FM10000_MCAST_EPOCH_USAGE_WIDTH          1
#define FM10000_MCAST_EPOCH_USAGE_ENTRIES        2

#define FM10000_CM_SHARED_SMP_USAGE(index)       ((0x000001) * ((index) - 0) + (0x001282) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61282 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SHARED_SMP_USAGE_WIDTH        1
#define FM10000_CM_SHARED_SMP_USAGE_ENTRIES      2

#define FM10000_CM_SMP_USAGE(index)              ((0x000001) * ((index) - 0) + (0x001284) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61284 FM10000_CM_USAGE_BASE */
#define FM10000_CM_SMP_USAGE_WIDTH               1
#define FM10000_CM_SMP_USAGE_ENTRIES             2

#define FM10000_CM_GLOBAL_USAGE()                ((0x001286) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61286 FM10000_CM_USAGE_BASE */
#define FM10000_CM_GLOBAL_USAGE_WIDTH            1

#define FM10000_CM_PAUSE_RCV_STATE(index, word)  ((0x000004) * ((index) - 0) + (word) + (0x001400) + (FM10000_CM_USAGE_BASE))
                                                            /* 0xE61400 FM10000_CM_USAGE_BASE */
#define FM10000_CM_PAUSE_RCV_STATE_WIDTH         4
#define FM10000_CM_PAUSE_RCV_STATE_ENTRIES       48

#define FM10000_MA_TCN_FIFO(index, word)         ((0x000004) * ((index) - 0) + (word) + (0x000000) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE70000 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_FIFO_WIDTH                4
#define FM10000_MA_TCN_FIFO_ENTRIES              512

#define FM10000_MA_TCN_DEQUEUE(word)             ((word) + (0x000800) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE70800 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_DEQUEUE_WIDTH             4

#define FM10000_MA_TCN_PTR_HEAD()                ((0x000804) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE70804 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_PTR_HEAD_WIDTH            1

#define FM10000_MA_TCN_PTR_TAIL()                ((0x000805) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE70805 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_PTR_TAIL_WIDTH            1

#define FM10000_MA_TCN_WM(index)                 ((0x000001) * ((index) - 0) + (0x000840) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE70840 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_WM_WIDTH                  1
#define FM10000_MA_TCN_WM_ENTRIES                48

#define FM10000_MA_TCN_IP()                      ((0x0008C0) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE708C0 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_IP_WIDTH                  1

#define FM10000_MA_TCN_IM()                      ((0x0008C1) + (FM10000_L2LOOKUP_TCN_BASE))
                                                            /* 0xE708C1 FM10000_L2LOOKUP_TCN_BASE */
#define FM10000_MA_TCN_IM_WIDTH                  1

#define FM10000_TRIGGER_RATE_LIM_CFG_1(index)    ((0x000001) * ((index) - 0) + (0x000000) + (FM10000_TRIG_USAGE_BASE))
                                                            /* 0xE78000 FM10000_TRIG_USAGE_BASE */
#define FM10000_TRIGGER_RATE_LIM_CFG_1_WIDTH     1
#define FM10000_TRIGGER_RATE_LIM_CFG_1_ENTRIES   16

#define FM10000_TRIGGER_RATE_LIM_USAGE(index)    ((0x000001) * ((index) - 0) + (0x000010) + (FM10000_TRIG_USAGE_BASE))
                                                            /* 0xE78010 FM10000_TRIG_USAGE_BASE */
#define FM10000_TRIGGER_RATE_LIM_USAGE_WIDTH     1
#define FM10000_TRIGGER_RATE_LIM_USAGE_ENTRIES   16

#define FM10000_MOD_IP(word)                     ((word) + (0x000106) + (FM10000_MOD_BASE))
                                                            /* 0xE80106 FM10000_MOD_BASE */
#define FM10000_MOD_IP_WIDTH                     2

#define FM10000_MOD_IM(word)                     ((word) + (0x000108) + (FM10000_MOD_BASE))
                                                            /* 0xE80108 FM10000_MOD_BASE */
#define FM10000_MOD_IM_WIDTH                     2

#define FM10000_MOD_PAUSE_SMAC(word)             ((word) + (0x00010E) + (FM10000_MOD_BASE))
                                                            /* 0xE8010E FM10000_MOD_BASE */
#define FM10000_MOD_PAUSE_SMAC_WIDTH             2

#define FM10000_MOD_ROUTER_SMAC(index, word)     ((0x000002) * ((index) - 0) + (word) + (0x000120) + (FM10000_MOD_BASE))
                                                            /* 0xE80120 FM10000_MOD_BASE */
#define FM10000_MOD_ROUTER_SMAC_WIDTH            2
#define FM10000_MOD_ROUTER_SMAC_ENTRIES          16

#define FM10000_MOD_MCAST_VLAN_TABLE(index, word) ((0x000002) * ((index) - 0) + (word) + (0x010000) + (FM10000_MOD_BASE))
                                                            /* 0xE90000 FM10000_MOD_BASE */
#define FM10000_MOD_MCAST_VLAN_TABLE_WIDTH       2
#define FM10000_MOD_MCAST_VLAN_TABLE_ENTRIES     32768

#define FM10000_MOD_VLAN_TAG_VID1_MAP(index, word) ((0x000002) * ((index) - 0) + (word) + (0x020000) + (FM10000_MOD_BASE))
                                                            /* 0xEA0000 FM10000_MOD_BASE */
#define FM10000_MOD_VLAN_TAG_VID1_MAP_WIDTH      2
#define FM10000_MOD_VLAN_TAG_VID1_MAP_ENTRIES    4096

#define FM10000_MOD_VID2_MAP(index, word)        ((0x000002) * ((index) - 0) + (word) + (0x022000) + (FM10000_MOD_BASE))
                                                            /* 0xEA2000 FM10000_MOD_BASE */
#define FM10000_MOD_VID2_MAP_WIDTH               2
#define FM10000_MOD_VID2_MAP_ENTRIES             4096

#define FM10000_MOD_MIRROR_PROFILE_TABLE(index, word) ((0x000002) * ((index) - 0) + (word) + (0x024000) + (FM10000_MOD_BASE))
                                                            /* 0xEA4000 FM10000_MOD_BASE */
#define FM10000_MOD_MIRROR_PROFILE_TABLE_WIDTH   2
#define FM10000_MOD_MIRROR_PROFILE_TABLE_ENTRIES 64

#define FM10000_MOD_PER_PORT_CFG_1(index, word)  ((0x000002) * ((index) - 0) + (word) + (0x024080) + (FM10000_MOD_BASE))
                                                            /* 0xEA4080 FM10000_MOD_BASE */
#define FM10000_MOD_PER_PORT_CFG_1_WIDTH         2
#define FM10000_MOD_PER_PORT_CFG_1_ENTRIES       48

#define FM10000_MOD_PER_PORT_CFG_2(index, word)  ((0x000002) * ((index) - 0) + (word) + (0x024100) + (FM10000_MOD_BASE))
                                                            /* 0xEA4100 FM10000_MOD_BASE */
#define FM10000_MOD_PER_PORT_CFG_2_WIDTH         2
#define FM10000_MOD_PER_PORT_CFG_2_ENTRIES       48

#define FM10000_MOD_VPRI1_MAP(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x024180) + (FM10000_MOD_BASE))
                                                            /* 0xEA4180 FM10000_MOD_BASE */
#define FM10000_MOD_VPRI1_MAP_WIDTH              2
#define FM10000_MOD_VPRI1_MAP_ENTRIES            48

#define FM10000_MOD_VPRI2_MAP(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x024200) + (FM10000_MOD_BASE))
                                                            /* 0xEA4200 FM10000_MOD_BASE */
#define FM10000_MOD_VPRI2_MAP_WIDTH              2
#define FM10000_MOD_VPRI2_MAP_ENTRIES            48

#define FM10000_MOD_VLAN_ETYPE(index, word)      ((0x000002) * ((index) - 0) + (word) + (0x024280) + (FM10000_MOD_BASE))
                                                            /* 0xEA4280 FM10000_MOD_BASE */
#define FM10000_MOD_VLAN_ETYPE_WIDTH             2
#define FM10000_MOD_VLAN_ETYPE_ENTRIES           4

#define FM10000_MOD_STATS_CFG(index, word)       ((0x000002) * ((index) - 0) + (word) + (0x024300) + (FM10000_MOD_BASE))
                                                            /* 0xEA4300 FM10000_MOD_BASE */
#define FM10000_MOD_STATS_CFG_WIDTH              2
#define FM10000_MOD_STATS_CFG_ENTRIES            48

#define FM10000_MOD_STATS_BANK_FRAME(index1, index0, word) ((0x000800) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x025000) + (FM10000_MOD_BASE))
                                                            /* 0xEA5000 FM10000_MOD_BASE */
#define FM10000_MOD_STATS_BANK_FRAME_WIDTH       2
#define FM10000_MOD_STATS_BANK_FRAME_ENTRIES_0   768
#define FM10000_MOD_STATS_BANK_FRAME_ENTRIES_1   2

#define FM10000_MOD_STATS_BANK_BYTE(index1, index0, word) ((0x000800) * ((index1) - 0) + (0x000002) * ((index0) - 0) + (word) + (0x026000) + (FM10000_MOD_BASE))
                                                            /* 0xEA6000 FM10000_MOD_BASE */
#define FM10000_MOD_STATS_BANK_BYTE_WIDTH        2
#define FM10000_MOD_STATS_BANK_BYTE_ENTRIES_0    768
#define FM10000_MOD_STATS_BANK_BYTE_ENTRIES_1    2

#define FM10000_SCHED_RX_SCHEDULE(index)         ((0x000001) * ((index) - 0) + (0x020000) + (FM10000_SCHED_BASE))
                                                            /* 0xF20000 FM10000_SCHED_BASE */
#define FM10000_SCHED_RX_SCHEDULE_WIDTH          1
#define FM10000_SCHED_RX_SCHEDULE_ENTRIES        1024

#define FM10000_SCHED_TX_SCHEDULE(index)         ((0x000001) * ((index) - 0) + (0x020400) + (FM10000_SCHED_BASE))
                                                            /* 0xF20400 FM10000_SCHED_BASE */
#define FM10000_SCHED_TX_SCHEDULE_WIDTH          1
#define FM10000_SCHED_TX_SCHEDULE_ENTRIES        1024

#define FM10000_SCHED_SCHEDULE_CTRL()            ((0x020800) + (FM10000_SCHED_BASE))
                                                            /* 0xF20800 FM10000_SCHED_BASE */
#define FM10000_SCHED_SCHEDULE_CTRL_WIDTH        1

#define FM10000_SCHED_CONFIG_SRAM_CTRL()         ((0x020801) + (FM10000_SCHED_BASE))
                                                            /* 0xF20801 FM10000_SCHED_BASE */
#define FM10000_SCHED_CONFIG_SRAM_CTRL_WIDTH     1

#define FM10000_SCHED_SSCHED_RX_PERPORT(index)   ((0x000001) * ((index) - 0) + (0x020840) + (FM10000_SCHED_BASE))
                                                            /* 0xF20840 FM10000_SCHED_BASE */
#define FM10000_SCHED_SSCHED_RX_PERPORT_WIDTH    1
#define FM10000_SCHED_SSCHED_RX_PERPORT_ENTRIES  48

#define FM10000_SCHED_SSCHED_SRAM_CTRL()         ((0x030050) + (FM10000_SCHED_BASE))
                                                            /* 0xF30050 FM10000_SCHED_BASE */
#define FM10000_SCHED_SSCHED_SRAM_CTRL_WIDTH     1

#define FM10000_SCHED_ESCHED_CFG_1(index)        ((0x000001) * ((index) - 0) + (0x030080) + (FM10000_SCHED_BASE))
                                                            /* 0xF30080 FM10000_SCHED_BASE */
#define FM10000_SCHED_ESCHED_CFG_1_WIDTH         1
#define FM10000_SCHED_ESCHED_CFG_1_ENTRIES       48

#define FM10000_SCHED_ESCHED_CFG_2(index)        ((0x000001) * ((index) - 0) + (0x0300C0) + (FM10000_SCHED_BASE))
                                                            /* 0xF300C0 FM10000_SCHED_BASE */
#define FM10000_SCHED_ESCHED_CFG_2_WIDTH         1
#define FM10000_SCHED_ESCHED_CFG_2_ENTRIES       48

#define FM10000_SCHED_ESCHED_SRAM_CTRL(word)     ((word) + (0x030242) + (FM10000_SCHED_BASE))
                                                            /* 0xF30242 FM10000_SCHED_BASE */
#define FM10000_SCHED_ESCHED_SRAM_CTRL_WIDTH     2

#define FM10000_SCHED_FREELIST_INIT()            ((0x030244) + (FM10000_SCHED_BASE))
                                                            /* 0xF30244 FM10000_SCHED_BASE */
#define FM10000_SCHED_FREELIST_INIT_WIDTH        1

#define FM10000_SCHED_FREELIST_SRAM_CTRL()       ((0x030246) + (FM10000_SCHED_BASE))
                                                            /* 0xF30246 FM10000_SCHED_BASE */
#define FM10000_SCHED_FREELIST_SRAM_CTRL_WIDTH   1

#define FM10000_SCHED_MONITOR_DRR_Q_PERQ(index)  ((0x000001) * ((index) - 0) + (0x030400) + (FM10000_SCHED_BASE))
                                                            /* 0xF30400 FM10000_SCHED_BASE */
#define FM10000_SCHED_MONITOR_DRR_Q_PERQ_WIDTH   1
#define FM10000_SCHED_MONITOR_DRR_Q_PERQ_ENTRIES 384

#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT(index) ((0x000001) * ((index) - 0) + (0x030600) + (FM10000_SCHED_BASE))
                                                            /* 0xF30600 FM10000_SCHED_BASE */
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_WIDTH 1
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_ENTRIES 48

#define FM10000_SCHED_MONITOR_SRAM_CTRL()        ((0x030A41) + (FM10000_SCHED_BASE))
                                                            /* 0xF30A41 FM10000_SCHED_BASE */
#define FM10000_SCHED_MONITOR_SRAM_CTRL_WIDTH    1

#define FM10000_SCHED_MCAST_LEN_TABLE(index)     ((0x000001) * ((index) - 0) + (0x034000) + (FM10000_SCHED_BASE))
                                                            /* 0xF34000 FM10000_SCHED_BASE */
#define FM10000_SCHED_MCAST_LEN_TABLE_WIDTH      1
#define FM10000_SCHED_MCAST_LEN_TABLE_ENTRIES    16384

#define FM10000_SCHED_MCAST_DEST_TABLE(index, word) ((0x000002) * ((index) - 0) + (word) + (0x038000) + (FM10000_SCHED_BASE))
                                                            /* 0xF38000 FM10000_SCHED_BASE */
#define FM10000_SCHED_MCAST_DEST_TABLE_WIDTH     2
#define FM10000_SCHED_MCAST_DEST_TABLE_ENTRIES   4096

#define FM10000_SCHED_RXQ_STORAGE_POINTERS(index, word) ((0x000002) * ((index) - 0) + (word) + (0x060400) + (FM10000_SCHED_BASE))
                                                            /* 0xF60400 FM10000_SCHED_BASE */
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_WIDTH 2
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_ENTRIES 8

#define FM10000_SCHED_RXQ_FREELIST_INIT()        ((0x060410) + (FM10000_SCHED_BASE))
                                                            /* 0xF60410 FM10000_SCHED_BASE */
#define FM10000_SCHED_RXQ_FREELIST_INIT_WIDTH    1

#define FM10000_SCHED_RXQ_SRAM_CTRL(word)        ((word) + (0x060414) + (FM10000_SCHED_BASE))
                                                            /* 0xF60414 FM10000_SCHED_BASE */
#define FM10000_SCHED_RXQ_SRAM_CTRL_WIDTH        2

#define FM10000_SCHED_TXQ_TAIL0_PERQ(index)      ((0x000001) * ((index) - 0) + (0x060600) + (FM10000_SCHED_BASE))
                                                            /* 0xF60600 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_TAIL0_PERQ_WIDTH       1
#define FM10000_SCHED_TXQ_TAIL0_PERQ_ENTRIES     384

#define FM10000_SCHED_TXQ_TAIL1_PERQ(index)      ((0x000001) * ((index) - 0) + (0x060800) + (FM10000_SCHED_BASE))
                                                            /* 0xF60800 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_TAIL1_PERQ_WIDTH       1
#define FM10000_SCHED_TXQ_TAIL1_PERQ_ENTRIES     384

#define FM10000_SCHED_TXQ_HEAD_PERQ(index)       ((0x000001) * ((index) - 0) + (0x060A00) + (FM10000_SCHED_BASE))
                                                            /* 0xF60A00 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_HEAD_PERQ_WIDTH        1
#define FM10000_SCHED_TXQ_HEAD_PERQ_ENTRIES      384

#define FM10000_SCHED_TXQ_FREELIST_INIT()        ((0x062000) + (FM10000_SCHED_BASE))
                                                            /* 0xF62000 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_FREELIST_INIT_WIDTH    1

#define FM10000_SCHED_TXQ_SRAM_CTRL(word)        ((word) + (0x062002) + (FM10000_SCHED_BASE))
                                                            /* 0xF62002 FM10000_SCHED_BASE */
#define FM10000_SCHED_TXQ_SRAM_CTRL_WIDTH        2

#define FM10000_SCHED_FIFO_SRAM_CTRL(word)       ((word) + (0x062004) + (FM10000_SCHED_BASE))
                                                            /* 0xF62004 FM10000_SCHED_BASE */
#define FM10000_SCHED_FIFO_SRAM_CTRL_WIDTH       2

#define FM10000_SCHED_IP()                       ((0x062006) + (FM10000_SCHED_BASE))
                                                            /* 0xF62006 FM10000_SCHED_BASE */
#define FM10000_SCHED_IP_WIDTH                   1

#define FM10000_SCHED_IM()                       ((0x062007) + (FM10000_SCHED_BASE))
                                                            /* 0xF62007 FM10000_SCHED_BASE */
#define FM10000_SCHED_IM_WIDTH                   1


/*** Register fields ***/
#define FM10000_SOFT_RESET_b_ColdReset           0
#define FM10000_SOFT_RESET_b_EPLReset            1
#define FM10000_SOFT_RESET_b_SwitchReset         2
#define FM10000_SOFT_RESET_b_SwitchReady         3
#define FM10000_SOFT_RESET_b_PCIeReset_0         4
#define FM10000_SOFT_RESET_b_PCIeReset_1         5
#define FM10000_SOFT_RESET_b_PCIeReset_2         6
#define FM10000_SOFT_RESET_b_PCIeReset_3         7
#define FM10000_SOFT_RESET_b_PCIeReset_4         8
#define FM10000_SOFT_RESET_b_PCIeReset_5         9
#define FM10000_SOFT_RESET_b_PCIeReset_6         10
#define FM10000_SOFT_RESET_b_PCIeReset_7         11
#define FM10000_SOFT_RESET_b_PCIeReset_8         12
#define FM10000_SOFT_RESET_b_PCIeActive_0        13
#define FM10000_SOFT_RESET_b_PCIeActive_1        14
#define FM10000_SOFT_RESET_b_PCIeActive_2        15
#define FM10000_SOFT_RESET_b_PCIeActive_3        16
#define FM10000_SOFT_RESET_b_PCIeActive_4        17
#define FM10000_SOFT_RESET_b_PCIeActive_5        18
#define FM10000_SOFT_RESET_b_PCIeActive_6        19
#define FM10000_SOFT_RESET_b_PCIeActive_7        20
#define FM10000_SOFT_RESET_b_PCIeActive_8        21
#define FM10000_SOFT_RESET_l_PCIeReset           4
#define FM10000_SOFT_RESET_h_PCIeReset           12
#define FM10000_SOFT_RESET_s_PCIeReset           1

#define FM10000_DEVICE_CFG_b_PCIeMode_0          0
#define FM10000_DEVICE_CFG_b_PCIeMode_1          1
#define FM10000_DEVICE_CFG_b_PCIeMode_2          2
#define FM10000_DEVICE_CFG_b_PCIeMode_3          3
#define FM10000_DEVICE_CFG_b_PCIeEnable_0        7
#define FM10000_DEVICE_CFG_b_PCIeEnable_1        8
#define FM10000_DEVICE_CFG_b_PCIeEnable_2        9
#define FM10000_DEVICE_CFG_b_PCIeEnable_3        10
#define FM10000_DEVICE_CFG_b_PCIeEnable_4        11
#define FM10000_DEVICE_CFG_b_PCIeEnable_5        12
#define FM10000_DEVICE_CFG_b_PCIeEnable_6        13
#define FM10000_DEVICE_CFG_b_PCIeEnable_7        14
#define FM10000_DEVICE_CFG_b_PCIeEnable_8        15
#define FM10000_DEVICE_CFG_b_SystimeClockSource  16
#define FM10000_DEVICE_CFG_l_PCIeMode            0
#define FM10000_DEVICE_CFG_h_PCIeMode            3
#define FM10000_DEVICE_CFG_s_PCIeMode            1
#define FM10000_DEVICE_CFG_l_PCIeEnable          7
#define FM10000_DEVICE_CFG_h_PCIeEnable          15
#define FM10000_DEVICE_CFG_s_PCIeEnable          1

#define FM10000_VITAL_PRODUCT_DATA_l_PartNumber  0
#define FM10000_VITAL_PRODUCT_DATA_h_PartNumber  15

#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_0 0
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_1 1
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_2 2
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_3 3
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_4 4
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_5 5
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_6 6
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_7 7
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_BSM_8 8
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_0 9
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_1 10
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_2 11
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_3 12
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_4 13
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_5 14
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_6 15
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_7 16
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PCIE_8 17
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_0  18
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_1  19
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_2  20
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_3  21
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_4  22
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_5  23
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_6  24
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_7  25
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_EPL_8  26
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_TUNNEL_0 27
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_TUNNEL_1 28
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_CORE   29
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_SOFTWARE 30
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_GPIO   31
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_I2C    32
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_MDIO   33
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_CRM    34
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_FH_TAIL 35
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_FH_HEAD 36
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_SBUS_EPL 37
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_SBUS_PCIE 38
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_PINS   39
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_FIBM   40
#define FM10000_GLOBAL_INTERRUPT_DETECT_b_BSM    41
#define FM10000_GLOBAL_INTERRUPT_DETECT_l_PCIE_BSM 0
#define FM10000_GLOBAL_INTERRUPT_DETECT_h_PCIE_BSM 8
#define FM10000_GLOBAL_INTERRUPT_DETECT_s_PCIE_BSM 1

#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_0  0
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_1  1
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_2  2
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_3  3
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_4  4
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_5  5
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_6  6
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_7  7
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_BSM_8  8
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_0      9
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_1      10
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_2      11
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_3      12
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_4      13
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_5      14
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_6      15
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_7      16
#define FM10000_INTERRUPT_MASK_INT_b_PCIE_8      17
#define FM10000_INTERRUPT_MASK_INT_b_EPL_0       18
#define FM10000_INTERRUPT_MASK_INT_b_EPL_1       19
#define FM10000_INTERRUPT_MASK_INT_b_EPL_2       20
#define FM10000_INTERRUPT_MASK_INT_b_EPL_3       21
#define FM10000_INTERRUPT_MASK_INT_b_EPL_4       22
#define FM10000_INTERRUPT_MASK_INT_b_EPL_5       23
#define FM10000_INTERRUPT_MASK_INT_b_EPL_6       24
#define FM10000_INTERRUPT_MASK_INT_b_EPL_7       25
#define FM10000_INTERRUPT_MASK_INT_b_EPL_8       26
#define FM10000_INTERRUPT_MASK_INT_b_TUNNEL_0    27
#define FM10000_INTERRUPT_MASK_INT_b_TUNNEL_1    28
#define FM10000_INTERRUPT_MASK_INT_b_CORE        29
#define FM10000_INTERRUPT_MASK_INT_b_SOFTWARE    30
#define FM10000_INTERRUPT_MASK_INT_b_GPIO        31
#define FM10000_INTERRUPT_MASK_INT_b_I2C         32
#define FM10000_INTERRUPT_MASK_INT_b_MDIO        33
#define FM10000_INTERRUPT_MASK_INT_b_CRM         34
#define FM10000_INTERRUPT_MASK_INT_b_FH_TAIL     35
#define FM10000_INTERRUPT_MASK_INT_b_FH_HEAD     36
#define FM10000_INTERRUPT_MASK_INT_b_SBUS_EPL    37
#define FM10000_INTERRUPT_MASK_INT_b_SBUS_PCIE   38
#define FM10000_INTERRUPT_MASK_INT_b_PINS        39
#define FM10000_INTERRUPT_MASK_INT_b_FIBM        40
#define FM10000_INTERRUPT_MASK_INT_b_BSM         41
#define FM10000_INTERRUPT_MASK_INT_l_PCIE_BSM    0
#define FM10000_INTERRUPT_MASK_INT_h_PCIE_BSM    8
#define FM10000_INTERRUPT_MASK_INT_s_PCIE_BSM    1

#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_0 0
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_1 1
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_2 2
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_3 3
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_4 4
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_5 5
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_6 6
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_7 7
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_BSM_8 8
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_0     9
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_1     10
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_2     11
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_3     12
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_4     13
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_5     14
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_6     15
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_7     16
#define FM10000_INTERRUPT_MASK_PCIE_b_PCIE_8     17
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_0      18
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_1      19
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_2      20
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_3      21
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_4      22
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_5      23
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_6      24
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_7      25
#define FM10000_INTERRUPT_MASK_PCIE_b_EPL_8      26
#define FM10000_INTERRUPT_MASK_PCIE_b_TUNNEL_0   27
#define FM10000_INTERRUPT_MASK_PCIE_b_TUNNEL_1   28
#define FM10000_INTERRUPT_MASK_PCIE_b_CORE       29
#define FM10000_INTERRUPT_MASK_PCIE_b_SOFTWARE   30
#define FM10000_INTERRUPT_MASK_PCIE_b_GPIO       31
#define FM10000_INTERRUPT_MASK_PCIE_b_I2C        32
#define FM10000_INTERRUPT_MASK_PCIE_b_MDIO       33
#define FM10000_INTERRUPT_MASK_PCIE_b_CRM        34
#define FM10000_INTERRUPT_MASK_PCIE_b_FH_TAIL    35
#define FM10000_INTERRUPT_MASK_PCIE_b_FH_HEAD    36
#define FM10000_INTERRUPT_MASK_PCIE_b_SBUS_EPL   37
#define FM10000_INTERRUPT_MASK_PCIE_b_SBUS_PCIE  38
#define FM10000_INTERRUPT_MASK_PCIE_b_PINS       39
#define FM10000_INTERRUPT_MASK_PCIE_b_FIBM       40
#define FM10000_INTERRUPT_MASK_PCIE_b_BSM        41
#define FM10000_INTERRUPT_MASK_PCIE_l_PCIE_BSM   0
#define FM10000_INTERRUPT_MASK_PCIE_h_PCIE_BSM   8
#define FM10000_INTERRUPT_MASK_PCIE_s_PCIE_BSM   1

#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_0 0
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_1 1
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_2 2
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_3 3
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_4 4
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_5 5
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_6 6
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_7 7
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_BSM_8 8
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_0     9
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_1     10
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_2     11
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_3     12
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_4     13
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_5     14
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_6     15
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_7     16
#define FM10000_INTERRUPT_MASK_FIBM_b_PCIE_8     17
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_0      18
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_1      19
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_2      20
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_3      21
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_4      22
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_5      23
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_6      24
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_7      25
#define FM10000_INTERRUPT_MASK_FIBM_b_EPL_8      26
#define FM10000_INTERRUPT_MASK_FIBM_b_TUNNEL_0   27
#define FM10000_INTERRUPT_MASK_FIBM_b_TUNNEL_1   28
#define FM10000_INTERRUPT_MASK_FIBM_b_CORE       29
#define FM10000_INTERRUPT_MASK_FIBM_b_SOFTWARE   30
#define FM10000_INTERRUPT_MASK_FIBM_b_GPIO       31
#define FM10000_INTERRUPT_MASK_FIBM_b_I2C        32
#define FM10000_INTERRUPT_MASK_FIBM_b_MDIO       33
#define FM10000_INTERRUPT_MASK_FIBM_b_CRM        34
#define FM10000_INTERRUPT_MASK_FIBM_b_FH_TAIL    35
#define FM10000_INTERRUPT_MASK_FIBM_b_FH_HEAD    36
#define FM10000_INTERRUPT_MASK_FIBM_b_SBUS_EPL   37
#define FM10000_INTERRUPT_MASK_FIBM_b_SBUS_PCIE  38
#define FM10000_INTERRUPT_MASK_FIBM_b_PINS       39
#define FM10000_INTERRUPT_MASK_FIBM_b_FIBM       40
#define FM10000_INTERRUPT_MASK_FIBM_b_BSM        41
#define FM10000_INTERRUPT_MASK_FIBM_l_PCIE_BSM   0
#define FM10000_INTERRUPT_MASK_FIBM_h_PCIE_BSM   8
#define FM10000_INTERRUPT_MASK_FIBM_s_PCIE_BSM   1

#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_0  0
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_1  1
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_2  2
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_3  3
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_4  4
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_5  5
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_6  6
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_7  7
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_BSM_8  8
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_0      9
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_1      10
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_2      11
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_3      12
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_4      13
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_5      14
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_6      15
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_7      16
#define FM10000_INTERRUPT_MASK_BSM_b_PCIE_8      17
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_0       18
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_1       19
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_2       20
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_3       21
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_4       22
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_5       23
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_6       24
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_7       25
#define FM10000_INTERRUPT_MASK_BSM_b_EPL_8       26
#define FM10000_INTERRUPT_MASK_BSM_b_TUNNEL_0    27
#define FM10000_INTERRUPT_MASK_BSM_b_TUNNEL_1    28
#define FM10000_INTERRUPT_MASK_BSM_b_CORE        29
#define FM10000_INTERRUPT_MASK_BSM_b_SOFTWARE    30
#define FM10000_INTERRUPT_MASK_BSM_b_GPIO        31
#define FM10000_INTERRUPT_MASK_BSM_b_I2C         32
#define FM10000_INTERRUPT_MASK_BSM_b_MDIO        33
#define FM10000_INTERRUPT_MASK_BSM_b_CRM         34
#define FM10000_INTERRUPT_MASK_BSM_b_FH_TAIL     35
#define FM10000_INTERRUPT_MASK_BSM_b_FH_HEAD     36
#define FM10000_INTERRUPT_MASK_BSM_b_SBUS_EPL    37
#define FM10000_INTERRUPT_MASK_BSM_b_SBUS_PCIE   38
#define FM10000_INTERRUPT_MASK_BSM_b_PINS        39
#define FM10000_INTERRUPT_MASK_BSM_b_FIBM        40
#define FM10000_INTERRUPT_MASK_BSM_b_BSM         41
#define FM10000_INTERRUPT_MASK_BSM_l_PCIE_BSM    0
#define FM10000_INTERRUPT_MASK_BSM_h_PCIE_BSM    8
#define FM10000_INTERRUPT_MASK_BSM_s_PCIE_BSM    1

#define FM10000_CORE_INTERRUPT_DETECT_b_MODIFY   0
#define FM10000_CORE_INTERRUPT_DETECT_b_FH_HEAD  1
#define FM10000_CORE_INTERRUPT_DETECT_b_FH_TAIL  2
#define FM10000_CORE_INTERRUPT_DETECT_b_SCHEDULER 3
#define FM10000_CORE_INTERRUPT_DETECT_b_SRAM_ERR 29
#define FM10000_CORE_INTERRUPT_DETECT_b_INGRESS_ERR 30
#define FM10000_CORE_INTERRUPT_DETECT_b_EGRESS_ERR 31

#define FM10000_CORE_INTERRUPT_MASK_b_MODIFY     0
#define FM10000_CORE_INTERRUPT_MASK_b_FH_HEAD    1
#define FM10000_CORE_INTERRUPT_MASK_b_FH_TAIL    2
#define FM10000_CORE_INTERRUPT_MASK_b_SCHEDULER  3
#define FM10000_CORE_INTERRUPT_MASK_b_SRAM_ERR   29
#define FM10000_CORE_INTERRUPT_MASK_b_INGRESS_ERR 30
#define FM10000_CORE_INTERRUPT_MASK_b_EGRESS_ERR 31

#define FM10000_SRAM_ERR_IP_b_Error_0            0
#define FM10000_SRAM_ERR_IP_b_Error_1            1
#define FM10000_SRAM_ERR_IP_b_Error_2            2
#define FM10000_SRAM_ERR_IP_b_Error_3            3
#define FM10000_SRAM_ERR_IP_b_Error_4            4
#define FM10000_SRAM_ERR_IP_b_Error_5            5
#define FM10000_SRAM_ERR_IP_b_Error_6            6
#define FM10000_SRAM_ERR_IP_b_Error_7            7
#define FM10000_SRAM_ERR_IP_b_Error_8            8
#define FM10000_SRAM_ERR_IP_b_Error_9            9
#define FM10000_SRAM_ERR_IP_b_Error_10           10
#define FM10000_SRAM_ERR_IP_b_Error_11           11
#define FM10000_SRAM_ERR_IP_b_Error_12           12
#define FM10000_SRAM_ERR_IP_b_Error_13           13
#define FM10000_SRAM_ERR_IP_b_Error_14           14
#define FM10000_SRAM_ERR_IP_b_Error_15           15
#define FM10000_SRAM_ERR_IP_b_Error_16           16
#define FM10000_SRAM_ERR_IP_b_Error_17           17
#define FM10000_SRAM_ERR_IP_b_Error_18           18
#define FM10000_SRAM_ERR_IP_b_Error_19           19
#define FM10000_SRAM_ERR_IP_b_Error_20           20
#define FM10000_SRAM_ERR_IP_b_Error_21           21
#define FM10000_SRAM_ERR_IP_b_Error_22           22
#define FM10000_SRAM_ERR_IP_b_Error_23           23
#define FM10000_SRAM_ERR_IP_b_Error_24           24
#define FM10000_SRAM_ERR_IP_b_Error_25           25
#define FM10000_SRAM_ERR_IP_b_Error_26           26
#define FM10000_SRAM_ERR_IP_b_Error_27           27
#define FM10000_SRAM_ERR_IP_b_Error_28           28
#define FM10000_SRAM_ERR_IP_b_Error_29           29
#define FM10000_SRAM_ERR_IP_b_Error_30           30
#define FM10000_SRAM_ERR_IP_b_Error_31           31
#define FM10000_SRAM_ERR_IP_b_Error_32           32
#define FM10000_SRAM_ERR_IP_b_Error_33           33
#define FM10000_SRAM_ERR_IP_b_Error_34           34
#define FM10000_SRAM_ERR_IP_b_Error_35           35
#define FM10000_SRAM_ERR_IP_b_Error_36           36
#define FM10000_SRAM_ERR_IP_b_Error_37           37
#define FM10000_SRAM_ERR_IP_b_Error_38           38
#define FM10000_SRAM_ERR_IP_b_Error_39           39
#define FM10000_SRAM_ERR_IP_b_Error_40           40
#define FM10000_SRAM_ERR_IP_b_Error_41           41
#define FM10000_SRAM_ERR_IP_b_Error_42           42
#define FM10000_SRAM_ERR_IP_b_Error_43           43
#define FM10000_SRAM_ERR_IP_b_Error_44           44
#define FM10000_SRAM_ERR_IP_b_Error_45           45
#define FM10000_SRAM_ERR_IP_b_Error_46           46
#define FM10000_SRAM_ERR_IP_b_Error_47           47

#define FM10000_SRAM_ERR_IM_b_Mask_0             0
#define FM10000_SRAM_ERR_IM_b_Mask_1             1
#define FM10000_SRAM_ERR_IM_b_Mask_2             2
#define FM10000_SRAM_ERR_IM_b_Mask_3             3
#define FM10000_SRAM_ERR_IM_b_Mask_4             4
#define FM10000_SRAM_ERR_IM_b_Mask_5             5
#define FM10000_SRAM_ERR_IM_b_Mask_6             6
#define FM10000_SRAM_ERR_IM_b_Mask_7             7
#define FM10000_SRAM_ERR_IM_b_Mask_8             8
#define FM10000_SRAM_ERR_IM_b_Mask_9             9
#define FM10000_SRAM_ERR_IM_b_Mask_10            10
#define FM10000_SRAM_ERR_IM_b_Mask_11            11
#define FM10000_SRAM_ERR_IM_b_Mask_12            12
#define FM10000_SRAM_ERR_IM_b_Mask_13            13
#define FM10000_SRAM_ERR_IM_b_Mask_14            14
#define FM10000_SRAM_ERR_IM_b_Mask_15            15
#define FM10000_SRAM_ERR_IM_b_Mask_16            16
#define FM10000_SRAM_ERR_IM_b_Mask_17            17
#define FM10000_SRAM_ERR_IM_b_Mask_18            18
#define FM10000_SRAM_ERR_IM_b_Mask_19            19
#define FM10000_SRAM_ERR_IM_b_Mask_20            20
#define FM10000_SRAM_ERR_IM_b_Mask_21            21
#define FM10000_SRAM_ERR_IM_b_Mask_22            22
#define FM10000_SRAM_ERR_IM_b_Mask_23            23
#define FM10000_SRAM_ERR_IM_b_Mask_24            24
#define FM10000_SRAM_ERR_IM_b_Mask_25            25
#define FM10000_SRAM_ERR_IM_b_Mask_26            26
#define FM10000_SRAM_ERR_IM_b_Mask_27            27
#define FM10000_SRAM_ERR_IM_b_Mask_28            28
#define FM10000_SRAM_ERR_IM_b_Mask_29            29
#define FM10000_SRAM_ERR_IM_b_Mask_30            30
#define FM10000_SRAM_ERR_IM_b_Mask_31            31
#define FM10000_SRAM_ERR_IM_b_Mask_32            32
#define FM10000_SRAM_ERR_IM_b_Mask_33            33
#define FM10000_SRAM_ERR_IM_b_Mask_34            34
#define FM10000_SRAM_ERR_IM_b_Mask_35            35
#define FM10000_SRAM_ERR_IM_b_Mask_36            36
#define FM10000_SRAM_ERR_IM_b_Mask_37            37
#define FM10000_SRAM_ERR_IM_b_Mask_38            38
#define FM10000_SRAM_ERR_IM_b_Mask_39            39
#define FM10000_SRAM_ERR_IM_b_Mask_40            40
#define FM10000_SRAM_ERR_IM_b_Mask_41            41
#define FM10000_SRAM_ERR_IM_b_Mask_42            42
#define FM10000_SRAM_ERR_IM_b_Mask_43            43
#define FM10000_SRAM_ERR_IM_b_Mask_44            44
#define FM10000_SRAM_ERR_IM_b_Mask_45            45
#define FM10000_SRAM_ERR_IM_b_Mask_46            46
#define FM10000_SRAM_ERR_IM_b_Mask_47            47

#define FM10000_PINS_STAT_b_PCIE_RESET_N_0       0
#define FM10000_PINS_STAT_b_PCIE_RESET_N_1       1
#define FM10000_PINS_STAT_b_PCIE_RESET_N_2       2
#define FM10000_PINS_STAT_b_PCIE_RESET_N_3       3
#define FM10000_PINS_STAT_b_PCIE_RESET_N_4       4
#define FM10000_PINS_STAT_b_PCIE_RESET_N_5       5
#define FM10000_PINS_STAT_b_PCIE_RESET_N_6       6
#define FM10000_PINS_STAT_b_PCIE_RESET_N_7       7
#define FM10000_PINS_STAT_b_PCIE_RESET_N_8       8

#define FM10000_LSM_CLKOBS_CTRL_l_SelC           0
#define FM10000_LSM_CLKOBS_CTRL_h_SelC           3
#define FM10000_LSM_CLKOBS_CTRL_l_DivC           4
#define FM10000_LSM_CLKOBS_CTRL_h_DivC           5

#define FM10000_CHIP_VERSION_l_Version           0
#define FM10000_CHIP_VERSION_h_Version           6

#define FM10000_FUSE_DATA_0_l_Sku                11
#define FM10000_FUSE_DATA_0_h_Sku                15

#define FM10000_BIST_CTRL_b_BistRun_PCIE_0       0
#define FM10000_BIST_CTRL_b_BistRun_PCIE_1       1
#define FM10000_BIST_CTRL_b_BistRun_PCIE_2       2
#define FM10000_BIST_CTRL_b_BistRun_PCIE_3       3
#define FM10000_BIST_CTRL_b_BistRun_PCIE_4       4
#define FM10000_BIST_CTRL_b_BistRun_PCIE_5       5
#define FM10000_BIST_CTRL_b_BistRun_PCIE_6       6
#define FM10000_BIST_CTRL_b_BistRun_PCIE_7       7
#define FM10000_BIST_CTRL_b_BistRun_PCIE_8       8
#define FM10000_BIST_CTRL_b_BistRun_EPL          9
#define FM10000_BIST_CTRL_b_BistRun_FABRIC       10
#define FM10000_BIST_CTRL_b_BistRun_TUNNEL       11
#define FM10000_BIST_CTRL_b_BistRun_BSM          12
#define FM10000_BIST_CTRL_b_BistRun_CRM          13
#define FM10000_BIST_CTRL_b_BistRun_FIBM         14
#define FM10000_BIST_CTRL_b_BistRun_SBM          15
#define FM10000_BIST_CTRL_b_BistMode_PCIE_0      32
#define FM10000_BIST_CTRL_b_BistMode_PCIE_1      33
#define FM10000_BIST_CTRL_b_BistMode_PCIE_2      34
#define FM10000_BIST_CTRL_b_BistMode_PCIE_3      35
#define FM10000_BIST_CTRL_b_BistMode_PCIE_4      36
#define FM10000_BIST_CTRL_b_BistMode_PCIE_5      37
#define FM10000_BIST_CTRL_b_BistMode_PCIE_6      38
#define FM10000_BIST_CTRL_b_BistMode_PCIE_7      39
#define FM10000_BIST_CTRL_b_BistMode_PCIE_8      40
#define FM10000_BIST_CTRL_b_BistMode_EPL         41
#define FM10000_BIST_CTRL_b_BistMode_FABRIC      42
#define FM10000_BIST_CTRL_b_BistMode_TUNNEL      43
#define FM10000_BIST_CTRL_b_BistMode_BSM         44
#define FM10000_BIST_CTRL_b_BistMode_CRM         45
#define FM10000_BIST_CTRL_b_BistMode_FIBM        46
#define FM10000_BIST_CTRL_b_BistMode_SBM         47

#define FM10000_REI_CTRL_b_Reset                 0
#define FM10000_REI_CTRL_b_AutoLoadEnable        3

#define FM10000_GPIO_IM_l_detectHighMask         0
#define FM10000_GPIO_IM_h_detectHighMask         15
#define FM10000_GPIO_IM_l_detectLowMask          16
#define FM10000_GPIO_IM_h_detectLowMask          31

#define FM10000_I2C_CFG_l_Divider                8
#define FM10000_I2C_CFG_h_Divider                19

#define FM10000_I2C_CTRL_l_Addr                  0
#define FM10000_I2C_CTRL_h_Addr                  7
#define FM10000_I2C_CTRL_l_Command               8
#define FM10000_I2C_CTRL_h_Command               9
#define FM10000_I2C_CTRL_l_LengthW               10
#define FM10000_I2C_CTRL_h_LengthW               13
#define FM10000_I2C_CTRL_l_LengthR               14
#define FM10000_I2C_CTRL_h_LengthR               17
#define FM10000_I2C_CTRL_l_LengthSent            18
#define FM10000_I2C_CTRL_h_LengthSent            21
#define FM10000_I2C_CTRL_l_CommandCompleted      22
#define FM10000_I2C_CTRL_h_CommandCompleted      25
#define FM10000_I2C_CTRL_b_InterruptPending      26

#define FM10000_SPI_CTRL_l_Freq                  0
#define FM10000_SPI_CTRL_h_Freq                  9
#define FM10000_SPI_CTRL_b_Enable                10
#define FM10000_SPI_CTRL_l_Command               11
#define FM10000_SPI_CTRL_h_Command               14
#define FM10000_SPI_CTRL_l_HeaderSize            15
#define FM10000_SPI_CTRL_h_HeaderSize            16
#define FM10000_SPI_CTRL_l_DataSize              17
#define FM10000_SPI_CTRL_h_DataSize              18
#define FM10000_SPI_CTRL_l_DataShiftMethod       19
#define FM10000_SPI_CTRL_h_DataShiftMethod       20
#define FM10000_SPI_CTRL_b_Busy                  21

#define FM10000_LED_CFG_b_LEDEnable              24

#define FM10000_SCAN_DATA_IN_b_UpdateNodes       27
#define FM10000_SCAN_DATA_IN_b_Passthru          30

#define FM10000_CRM_CTRL_b_Run                   0
#define FM10000_CRM_CTRL_l_FirstCommandIndex     1
#define FM10000_CRM_CTRL_h_FirstCommandIndex     6
#define FM10000_CRM_CTRL_l_LastCommandIndex      7
#define FM10000_CRM_CTRL_h_LastCommandIndex      12
#define FM10000_CRM_CTRL_b_ContinuousRun         13

#define FM10000_CRM_STATUS_b_Running             0
#define FM10000_CRM_STATUS_l_CommandIndex        1
#define FM10000_CRM_STATUS_h_CommandIndex        6

#define FM10000_CRM_IP_b_InterruptPending_0      0
#define FM10000_CRM_IP_b_InterruptPending_1      1
#define FM10000_CRM_IP_b_InterruptPending_2      2
#define FM10000_CRM_IP_b_InterruptPending_3      3
#define FM10000_CRM_IP_b_InterruptPending_4      4
#define FM10000_CRM_IP_b_InterruptPending_5      5
#define FM10000_CRM_IP_b_InterruptPending_6      6
#define FM10000_CRM_IP_b_InterruptPending_7      7
#define FM10000_CRM_IP_b_InterruptPending_8      8
#define FM10000_CRM_IP_b_InterruptPending_9      9
#define FM10000_CRM_IP_b_InterruptPending_10     10
#define FM10000_CRM_IP_b_InterruptPending_11     11
#define FM10000_CRM_IP_b_InterruptPending_12     12
#define FM10000_CRM_IP_b_InterruptPending_13     13
#define FM10000_CRM_IP_b_InterruptPending_14     14
#define FM10000_CRM_IP_b_InterruptPending_15     15
#define FM10000_CRM_IP_b_InterruptPending_16     16
#define FM10000_CRM_IP_b_InterruptPending_17     17
#define FM10000_CRM_IP_b_InterruptPending_18     18
#define FM10000_CRM_IP_b_InterruptPending_19     19
#define FM10000_CRM_IP_b_InterruptPending_20     20
#define FM10000_CRM_IP_b_InterruptPending_21     21
#define FM10000_CRM_IP_b_InterruptPending_22     22
#define FM10000_CRM_IP_b_InterruptPending_23     23
#define FM10000_CRM_IP_b_InterruptPending_24     24
#define FM10000_CRM_IP_b_InterruptPending_25     25
#define FM10000_CRM_IP_b_InterruptPending_26     26
#define FM10000_CRM_IP_b_InterruptPending_27     27
#define FM10000_CRM_IP_b_InterruptPending_28     28
#define FM10000_CRM_IP_b_InterruptPending_29     29
#define FM10000_CRM_IP_b_InterruptPending_30     30
#define FM10000_CRM_IP_b_InterruptPending_31     31
#define FM10000_CRM_IP_b_InterruptPending_32     32
#define FM10000_CRM_IP_b_InterruptPending_33     33
#define FM10000_CRM_IP_b_InterruptPending_34     34
#define FM10000_CRM_IP_b_InterruptPending_35     35
#define FM10000_CRM_IP_b_InterruptPending_36     36
#define FM10000_CRM_IP_b_InterruptPending_37     37
#define FM10000_CRM_IP_b_InterruptPending_38     38
#define FM10000_CRM_IP_b_InterruptPending_39     39
#define FM10000_CRM_IP_b_InterruptPending_40     40
#define FM10000_CRM_IP_b_InterruptPending_41     41
#define FM10000_CRM_IP_b_InterruptPending_42     42
#define FM10000_CRM_IP_b_InterruptPending_43     43
#define FM10000_CRM_IP_b_InterruptPending_44     44
#define FM10000_CRM_IP_b_InterruptPending_45     45
#define FM10000_CRM_IP_b_InterruptPending_46     46
#define FM10000_CRM_IP_b_InterruptPending_47     47
#define FM10000_CRM_IP_b_InterruptPending_48     48
#define FM10000_CRM_IP_b_InterruptPending_49     49
#define FM10000_CRM_IP_b_InterruptPending_50     50
#define FM10000_CRM_IP_b_InterruptPending_51     51
#define FM10000_CRM_IP_b_InterruptPending_52     52
#define FM10000_CRM_IP_b_InterruptPending_53     53
#define FM10000_CRM_IP_b_InterruptPending_54     54
#define FM10000_CRM_IP_b_InterruptPending_55     55
#define FM10000_CRM_IP_b_InterruptPending_56     56
#define FM10000_CRM_IP_b_InterruptPending_57     57
#define FM10000_CRM_IP_b_InterruptPending_58     58
#define FM10000_CRM_IP_b_InterruptPending_59     59
#define FM10000_CRM_IP_b_InterruptPending_60     60
#define FM10000_CRM_IP_b_InterruptPending_61     61
#define FM10000_CRM_IP_b_InterruptPending_62     62
#define FM10000_CRM_IP_b_InterruptPending_63     63
#define FM10000_CRM_IP_b_SramErr_0               64
#define FM10000_CRM_IP_b_SramErr_1               65
#define FM10000_CRM_IP_l_InterruptPending        0
#define FM10000_CRM_IP_h_InterruptPending        63
#define FM10000_CRM_IP_s_InterruptPending        1
#define FM10000_CRM_IP_l_SramErr                 64
#define FM10000_CRM_IP_h_SramErr                 65
#define FM10000_CRM_IP_s_SramErr                 1

#define FM10000_CRM_IM_b_InterruptMask_0         0
#define FM10000_CRM_IM_b_InterruptMask_1         1
#define FM10000_CRM_IM_b_InterruptMask_2         2
#define FM10000_CRM_IM_b_InterruptMask_3         3
#define FM10000_CRM_IM_b_InterruptMask_4         4
#define FM10000_CRM_IM_b_InterruptMask_5         5
#define FM10000_CRM_IM_b_InterruptMask_6         6
#define FM10000_CRM_IM_b_InterruptMask_7         7
#define FM10000_CRM_IM_b_InterruptMask_8         8
#define FM10000_CRM_IM_b_InterruptMask_9         9
#define FM10000_CRM_IM_b_InterruptMask_10        10
#define FM10000_CRM_IM_b_InterruptMask_11        11
#define FM10000_CRM_IM_b_InterruptMask_12        12
#define FM10000_CRM_IM_b_InterruptMask_13        13
#define FM10000_CRM_IM_b_InterruptMask_14        14
#define FM10000_CRM_IM_b_InterruptMask_15        15
#define FM10000_CRM_IM_b_InterruptMask_16        16
#define FM10000_CRM_IM_b_InterruptMask_17        17
#define FM10000_CRM_IM_b_InterruptMask_18        18
#define FM10000_CRM_IM_b_InterruptMask_19        19
#define FM10000_CRM_IM_b_InterruptMask_20        20
#define FM10000_CRM_IM_b_InterruptMask_21        21
#define FM10000_CRM_IM_b_InterruptMask_22        22
#define FM10000_CRM_IM_b_InterruptMask_23        23
#define FM10000_CRM_IM_b_InterruptMask_24        24
#define FM10000_CRM_IM_b_InterruptMask_25        25
#define FM10000_CRM_IM_b_InterruptMask_26        26
#define FM10000_CRM_IM_b_InterruptMask_27        27
#define FM10000_CRM_IM_b_InterruptMask_28        28
#define FM10000_CRM_IM_b_InterruptMask_29        29
#define FM10000_CRM_IM_b_InterruptMask_30        30
#define FM10000_CRM_IM_b_InterruptMask_31        31
#define FM10000_CRM_IM_b_InterruptMask_32        32
#define FM10000_CRM_IM_b_InterruptMask_33        33
#define FM10000_CRM_IM_b_InterruptMask_34        34
#define FM10000_CRM_IM_b_InterruptMask_35        35
#define FM10000_CRM_IM_b_InterruptMask_36        36
#define FM10000_CRM_IM_b_InterruptMask_37        37
#define FM10000_CRM_IM_b_InterruptMask_38        38
#define FM10000_CRM_IM_b_InterruptMask_39        39
#define FM10000_CRM_IM_b_InterruptMask_40        40
#define FM10000_CRM_IM_b_InterruptMask_41        41
#define FM10000_CRM_IM_b_InterruptMask_42        42
#define FM10000_CRM_IM_b_InterruptMask_43        43
#define FM10000_CRM_IM_b_InterruptMask_44        44
#define FM10000_CRM_IM_b_InterruptMask_45        45
#define FM10000_CRM_IM_b_InterruptMask_46        46
#define FM10000_CRM_IM_b_InterruptMask_47        47
#define FM10000_CRM_IM_b_InterruptMask_48        48
#define FM10000_CRM_IM_b_InterruptMask_49        49
#define FM10000_CRM_IM_b_InterruptMask_50        50
#define FM10000_CRM_IM_b_InterruptMask_51        51
#define FM10000_CRM_IM_b_InterruptMask_52        52
#define FM10000_CRM_IM_b_InterruptMask_53        53
#define FM10000_CRM_IM_b_InterruptMask_54        54
#define FM10000_CRM_IM_b_InterruptMask_55        55
#define FM10000_CRM_IM_b_InterruptMask_56        56
#define FM10000_CRM_IM_b_InterruptMask_57        57
#define FM10000_CRM_IM_b_InterruptMask_58        58
#define FM10000_CRM_IM_b_InterruptMask_59        59
#define FM10000_CRM_IM_b_InterruptMask_60        60
#define FM10000_CRM_IM_b_InterruptMask_61        61
#define FM10000_CRM_IM_b_InterruptMask_62        62
#define FM10000_CRM_IM_b_InterruptMask_63        63
#define FM10000_CRM_IM_b_SramErr_0               64
#define FM10000_CRM_IM_b_SramErr_1               65
#define FM10000_CRM_IM_l_InterruptMask           0
#define FM10000_CRM_IM_h_InterruptMask           63
#define FM10000_CRM_IM_s_InterruptMask           1
#define FM10000_CRM_IM_l_SramErr                 64
#define FM10000_CRM_IM_h_SramErr                 65
#define FM10000_CRM_IM_s_SramErr                 1

#define FM10000_CRM_COMMAND_l_Command            0
#define FM10000_CRM_COMMAND_h_Command            2
#define FM10000_CRM_COMMAND_l_DataIndex          3
#define FM10000_CRM_COMMAND_h_DataIndex          13
#define FM10000_CRM_COMMAND_l_Count              14
#define FM10000_CRM_COMMAND_h_Count              33

#define FM10000_CRM_REGISTER_l_BaseAddress       0
#define FM10000_CRM_REGISTER_h_BaseAddress       23
#define FM10000_CRM_REGISTER_l_Size              24
#define FM10000_CRM_REGISTER_h_Size              25
#define FM10000_CRM_REGISTER_l_BlockSize1Shift   26
#define FM10000_CRM_REGISTER_h_BlockSize1Shift   29
#define FM10000_CRM_REGISTER_l_Stride1Shift      30
#define FM10000_CRM_REGISTER_h_Stride1Shift      33
#define FM10000_CRM_REGISTER_l_BlockSize2Shift   34
#define FM10000_CRM_REGISTER_h_BlockSize2Shift   37
#define FM10000_CRM_REGISTER_l_Stride2Shift      38
#define FM10000_CRM_REGISTER_h_Stride2Shift      41

#define FM10000_PLL_PCIE_STAT_b_PllLocked        0

#define FM10000_SBUS_PCIE_CFG_b_SBUS_ControllerReset 0

#define FM10000_SYSTIME_CFG_l_STEP               4
#define FM10000_SYSTIME_CFG_h_STEP               7
#define FM10000_SYSTIME_CFG_b_CaptureHigh_0      8
#define FM10000_SYSTIME_CFG_b_CaptureHigh_1      9
#define FM10000_SYSTIME_CFG_b_CaptureHigh_2      10
#define FM10000_SYSTIME_CFG_b_CaptureHigh_3      11
#define FM10000_SYSTIME_CFG_b_CaptureLow_0       12
#define FM10000_SYSTIME_CFG_b_CaptureLow_1       13
#define FM10000_SYSTIME_CFG_b_CaptureLow_2       14
#define FM10000_SYSTIME_CFG_b_CaptureLow_3       15

#define FM10000_PCIE_CLK_CTRL_b_Nreset_0         0
#define FM10000_PCIE_CLK_CTRL_b_Nreset_1         1
#define FM10000_PCIE_CLK_CTRL_b_Nreset_2         2
#define FM10000_PCIE_CLK_CTRL_b_Nreset_3         3
#define FM10000_PCIE_CLK_CTRL_b_Enable_0         4
#define FM10000_PCIE_CLK_CTRL_b_Enable_1         5
#define FM10000_PCIE_CLK_CTRL_b_Enable_2         6
#define FM10000_PCIE_CLK_CTRL_b_Enable_3         7
#define FM10000_PCIE_CLK_CTRL_b_Halt_0           8
#define FM10000_PCIE_CLK_CTRL_b_Halt_1           9
#define FM10000_PCIE_CLK_CTRL_b_Halt_2           10
#define FM10000_PCIE_CLK_CTRL_b_Halt_3           11
#define FM10000_PCIE_CLK_CTRL_l_OutMuxSel_0      12
#define FM10000_PCIE_CLK_CTRL_h_OutMuxSel_0      13
#define FM10000_PCIE_CLK_CTRL_l_OutMuxSel_1      14
#define FM10000_PCIE_CLK_CTRL_h_OutMuxSel_1      15
#define FM10000_PCIE_CLK_CTRL_l_OutMuxSel_2      16
#define FM10000_PCIE_CLK_CTRL_h_OutMuxSel_2      17
#define FM10000_PCIE_CLK_CTRL_l_OutMuxSel_3      18
#define FM10000_PCIE_CLK_CTRL_h_OutMuxSel_3      19
#define FM10000_PCIE_CLK_CTRL_l_Mode_0           20
#define FM10000_PCIE_CLK_CTRL_h_Mode_0           22
#define FM10000_PCIE_CLK_CTRL_l_Mode_1           23
#define FM10000_PCIE_CLK_CTRL_h_Mode_1           25
#define FM10000_PCIE_CLK_CTRL_l_Mode_2           26
#define FM10000_PCIE_CLK_CTRL_h_Mode_2           28
#define FM10000_PCIE_CLK_CTRL_l_Mode_3           29
#define FM10000_PCIE_CLK_CTRL_h_Mode_3           31
#define FM10000_PCIE_CLK_CTRL_l_Mode             20
#define FM10000_PCIE_CLK_CTRL_h_Mode             31
#define FM10000_PCIE_CLK_CTRL_s_Mode             3

#define FM10000_PCIE_CLK_STAT_b_PllLocked_0      0
#define FM10000_PCIE_CLK_STAT_b_PllLocked_1      1
#define FM10000_PCIE_CLK_STAT_b_PllLocked_2      2
#define FM10000_PCIE_CLK_STAT_b_PllLocked_3      3
#define FM10000_PCIE_CLK_STAT_b_PllFreqChange_0  4
#define FM10000_PCIE_CLK_STAT_b_PllFreqChange_1  5
#define FM10000_PCIE_CLK_STAT_b_PllFreqChange_2  6
#define FM10000_PCIE_CLK_STAT_b_PllFreqChange_3  7
#define FM10000_PCIE_CLK_STAT_b_RefclkSel_0      8
#define FM10000_PCIE_CLK_STAT_b_RefclkSel_1      9
#define FM10000_PCIE_CLK_STAT_b_RefclkSel_2      10
#define FM10000_PCIE_CLK_STAT_b_RefclkSel_3      11
#define FM10000_PCIE_CLK_STAT_b_XRefclkValid_0   12
#define FM10000_PCIE_CLK_STAT_b_XRefclkValid_1   13
#define FM10000_PCIE_CLK_STAT_b_XRefclkValid_2   14
#define FM10000_PCIE_CLK_STAT_b_XRefclkValid_3   15
#define FM10000_PCIE_CLK_STAT_l_RefclkSel        8
#define FM10000_PCIE_CLK_STAT_h_RefclkSel        11
#define FM10000_PCIE_CLK_STAT_s_RefclkSel        1

#define FM10000_FIBM_CFG_b_muxSelect             23

#define FM10000_PTI_TX_CTRL_l_Mark               0
#define FM10000_PTI_TX_CTRL_h_Mark               1
#define FM10000_PTI_TX_CTRL_l_Info               2
#define FM10000_PTI_TX_CTRL_h_Info               3
#define FM10000_PTI_TX_CTRL_l_Len                4
#define FM10000_PTI_TX_CTRL_h_Len                7
#define FM10000_PTI_TX_CTRL_b_TxValid            8

#define FM10000_PTI_TX_DATA0_l_Data              0
#define FM10000_PTI_TX_DATA0_h_Data              31

#define FM10000_PTI_TX_DATA1_l_Data              0
#define FM10000_PTI_TX_DATA1_h_Data              31

#define FM10000_PTI_RX_CTRL_l_Mark               0
#define FM10000_PTI_RX_CTRL_h_Mark               1
#define FM10000_PTI_RX_CTRL_l_Info               2
#define FM10000_PTI_RX_CTRL_h_Info               3
#define FM10000_PTI_RX_CTRL_l_Len                4
#define FM10000_PTI_RX_CTRL_h_Len                7
#define FM10000_PTI_RX_CTRL_b_RxValid            8
#define FM10000_PTI_RX_CTRL_b_RxEnable           9
#define FM10000_PTI_RX_CTRL_b_ContinuousDrain    10

#define FM10000_PORT_STATUS_l_LinkFaultDebounced 0
#define FM10000_PORT_STATUS_h_LinkFaultDebounced 2
#define FM10000_PORT_STATUS_b_Transmitting       12
#define FM10000_PORT_STATUS_b_Receiving          13
#define FM10000_PORT_STATUS_b_TxLpIdle           15
#define FM10000_PORT_STATUS_b_RxLpIdle           16
#define FM10000_PORT_STATUS_b_EeeSlPcSilent      17

#define FM10000_AN_IM_b_An73TransmitDisable      0
#define FM10000_AN_IM_b_An73AbilityDetect        1
#define FM10000_AN_IM_b_An73AcknowledgeDetect    2
#define FM10000_AN_IM_b_An73CompleteAcknowledge  3
#define FM10000_AN_IM_b_An73NextPageWait         4
#define FM10000_AN_IM_b_An73AnGoodCheck          5
#define FM10000_AN_IM_b_An73AnGood               6
#define FM10000_AN_IM_b_An73ReceiveIdle          7
#define FM10000_AN_IM_b_An73MrPageRx             8
#define FM10000_AN_IM_b_An37AnEnable             9
#define FM10000_AN_IM_b_An37AnRestart            10
#define FM10000_AN_IM_b_An37AnDisableLinkOk      11
#define FM10000_AN_IM_b_An37AbilityDetect        12
#define FM10000_AN_IM_b_An37AcknowledgeDetect    13
#define FM10000_AN_IM_b_An37CompleteAcknowledge  14
#define FM10000_AN_IM_b_An37NextPageWait         15
#define FM10000_AN_IM_b_An37IdleDetect           16
#define FM10000_AN_IM_b_An37LinkOk               17
#define FM10000_AN_IM_b_An37MrPageRx             18

#define FM10000_LINK_IM_b_LinkFaultDebounced     0
#define FM10000_LINK_IM_b_EgressTimeStamp        24
#define FM10000_LINK_IM_b_LpiWakeError           25
#define FM10000_LINK_IM_b_LpIdleIndicate         26
#define FM10000_LINK_IM_b_EeePcSilent            27

#define FM10000_AN_IP_b_An73TransmitDisable      0
#define FM10000_AN_IP_b_An73AbilityDetect        1
#define FM10000_AN_IP_b_An73AcknowledgeDetect    2
#define FM10000_AN_IP_b_An73CompleteAcknowledge  3
#define FM10000_AN_IP_b_An73NextPageWait         4
#define FM10000_AN_IP_b_An73AnGoodCheck          5
#define FM10000_AN_IP_b_An73AnGood               6
#define FM10000_AN_IP_b_An73ReceiveIdle          7
#define FM10000_AN_IP_b_An73MrPageRx             8
#define FM10000_AN_IP_b_An37AnEnable             9
#define FM10000_AN_IP_b_An37AnRestart            10
#define FM10000_AN_IP_b_An37AnDisableLinkOk      11
#define FM10000_AN_IP_b_An37AbilityDetect        12
#define FM10000_AN_IP_b_An37AcknowledgeDetect    13
#define FM10000_AN_IP_b_An37CompleteAcknowledge  14
#define FM10000_AN_IP_b_An37NextPageWait         15
#define FM10000_AN_IP_b_An37IdleDetect           16
#define FM10000_AN_IP_b_An37LinkOk               17
#define FM10000_AN_IP_b_An37MrPageRx             18

#define FM10000_LINK_IP_b_LinkFaultDebounced     0
#define FM10000_LINK_IP_b_EgressTimeStamp        24
#define FM10000_LINK_IP_b_LpiWakeError           25
#define FM10000_LINK_IP_b_LpIdleIndicate         26
#define FM10000_LINK_IP_b_EeePcSilent            27

#define FM10000_AN_37_BASE_PAGE_TX_b_FullDuplex  5
#define FM10000_AN_37_BASE_PAGE_TX_b_Pause       7
#define FM10000_AN_37_BASE_PAGE_TX_b_ACK         14
#define FM10000_AN_37_BASE_PAGE_TX_b_NP          15

#define FM10000_AN_37_NEXT_PAGE_TX_b_MP          13
#define FM10000_AN_37_NEXT_PAGE_TX_b_NP          15

#define FM10000_AN_73_BASE_PAGE_TX_l_S           0
#define FM10000_AN_73_BASE_PAGE_TX_h_S           4
#define FM10000_AN_73_BASE_PAGE_TX_l_E           5
#define FM10000_AN_73_BASE_PAGE_TX_h_E           9
#define FM10000_AN_73_BASE_PAGE_TX_l_C           10
#define FM10000_AN_73_BASE_PAGE_TX_h_C           12
#define FM10000_AN_73_BASE_PAGE_TX_b_RF          13
#define FM10000_AN_73_BASE_PAGE_TX_b_ACK         14
#define FM10000_AN_73_BASE_PAGE_TX_b_NP          15
#define FM10000_AN_73_BASE_PAGE_TX_l_T           16
#define FM10000_AN_73_BASE_PAGE_TX_h_T           20
#define FM10000_AN_73_BASE_PAGE_TX_l_A           21
#define FM10000_AN_73_BASE_PAGE_TX_h_A           45
#define FM10000_AN_73_BASE_PAGE_TX_l_F           46
#define FM10000_AN_73_BASE_PAGE_TX_h_F           47

#define FM10000_AN_73_NEXT_PAGE_TX_b_MP          13
#define FM10000_AN_73_NEXT_PAGE_TX_b_NP          15

#define FM10000_SGMII_AN_TX_CONFIG_b_B0          0
#define FM10000_SGMII_AN_TX_CONFIG_b_OneB14      14

#define FM10000_AN_37_BASE_PAGE_RX_l_RemoteFault 12
#define FM10000_AN_37_BASE_PAGE_RX_h_RemoteFault 13
#define FM10000_AN_37_BASE_PAGE_RX_b_NP          15

#define FM10000_SGMII_AN_RX_CONFIG_l_Speed       10
#define FM10000_SGMII_AN_RX_CONFIG_h_Speed       11
#define FM10000_SGMII_AN_RX_CONFIG_b_Duplex      12
#define FM10000_SGMII_AN_RX_CONFIG_b_Link        15

#define FM10000_AN_73_BASE_PAGE_RX_b_RF          13
#define FM10000_AN_73_BASE_PAGE_RX_b_NP          15
#define FM10000_AN_73_BASE_PAGE_RX_l_A           21
#define FM10000_AN_73_BASE_PAGE_RX_h_A           45

#define FM10000_AN_73_NEXT_PAGE_RX_l_MU          0
#define FM10000_AN_73_NEXT_PAGE_RX_h_MU          10

#define FM10000_LINK_RULES_l_FaultTimeScaleUp    0
#define FM10000_LINK_RULES_h_FaultTimeScaleUp    3
#define FM10000_LINK_RULES_l_FaultTicksUp        4
#define FM10000_LINK_RULES_h_FaultTicksUp        8
#define FM10000_LINK_RULES_l_FaultTimeScaleDown  9
#define FM10000_LINK_RULES_h_FaultTimeScaleDown  12
#define FM10000_LINK_RULES_l_FaultTicksDown      13
#define FM10000_LINK_RULES_h_FaultTicksDown      17
#define FM10000_LINK_RULES_l_HeartbeatTimeScale  18
#define FM10000_LINK_RULES_h_HeartbeatTimeScale  21

#define FM10000_MAC_CFG_l_TxAntiBubbleWatermark  0
#define FM10000_MAC_CFG_h_TxAntiBubbleWatermark  5
#define FM10000_MAC_CFG_l_TxRateFifoWatermark    6
#define FM10000_MAC_CFG_h_TxRateFifoWatermark    9
#define FM10000_MAC_CFG_l_TxRateFifoFastInc      10
#define FM10000_MAC_CFG_h_TxRateFifoFastInc      17
#define FM10000_MAC_CFG_l_TxRateFifoSlowInc      18
#define FM10000_MAC_CFG_h_TxRateFifoSlowInc      25
#define FM10000_MAC_CFG_l_TxIdleMinIfgBytes      26
#define FM10000_MAC_CFG_h_TxIdleMinIfgBytes      31
#define FM10000_MAC_CFG_l_TxClockCompensationTimeout 32
#define FM10000_MAC_CFG_h_TxClockCompensationTimeout 47
#define FM10000_MAC_CFG_b_TxClockCompensationEnable 48
#define FM10000_MAC_CFG_l_TxFaultMode            49
#define FM10000_MAC_CFG_h_TxFaultMode            51
#define FM10000_MAC_CFG_l_TxPcActTimeScale       52
#define FM10000_MAC_CFG_h_TxPcActTimeScale       55
#define FM10000_MAC_CFG_l_TxPcActTimeout         56
#define FM10000_MAC_CFG_h_TxPcActTimeout         63
#define FM10000_MAC_CFG_l_TxDrainMode            64
#define FM10000_MAC_CFG_h_TxDrainMode            65
#define FM10000_MAC_CFG_l_TxMinColumns           66
#define FM10000_MAC_CFG_h_TxMinColumns           71
#define FM10000_MAC_CFG_b_TxLpIdleRequest        108
#define FM10000_MAC_CFG_b_TxLpiAutomatic         109
#define FM10000_MAC_CFG_l_TxLpiTimeout           110
#define FM10000_MAC_CFG_h_TxLpiTimeout           117
#define FM10000_MAC_CFG_l_TxLpiTimescale         118
#define FM10000_MAC_CFG_h_TxLpiTimescale         119
#define FM10000_MAC_CFG_l_TxLpiHoldTimeout       120
#define FM10000_MAC_CFG_h_TxLpiHoldTimeout       127
#define FM10000_MAC_CFG_l_TxLpiHoldTimescale     128
#define FM10000_MAC_CFG_h_TxLpiHoldTimescale     129
#define FM10000_MAC_CFG_l_TxFcsMode              130
#define FM10000_MAC_CFG_h_TxFcsMode              132
#define FM10000_MAC_CFG_b_TxIdleEnableDic        134
#define FM10000_MAC_CFG_l_RxMinFrameLength       136
#define FM10000_MAC_CFG_h_RxMinFrameLength       143
#define FM10000_MAC_CFG_l_RxMaxFrameLength       144
#define FM10000_MAC_CFG_h_RxMaxFrameLength       159
#define FM10000_MAC_CFG_l_StartCharD             160
#define FM10000_MAC_CFG_h_StartCharD             167
#define FM10000_MAC_CFG_b_Ieee1588Enable         168
#define FM10000_MAC_CFG_b_PreambleMode           170
#define FM10000_MAC_CFG_b_RxDrain                173
#define FM10000_MAC_CFG_b_RxIgnoreIfgErrors      180

#define FM10000_MAC_1588_STATUS_l_EgressTimeStamp 0
#define FM10000_MAC_1588_STATUS_h_EgressTimeStamp 31
#define FM10000_MAC_1588_STATUS_l_IngressTimeStamp 32
#define FM10000_MAC_1588_STATUS_h_IngressTimeStamp 63

#define FM10000_PCS_1000BASEX_CFG_b_LsMaskSeenI1orI2 0
#define FM10000_PCS_1000BASEX_CFG_b_DisableCheckEnd 1
#define FM10000_PCS_1000BASEX_CFG_b_IgnoreDisparityError 2
#define FM10000_PCS_1000BASEX_CFG_b_Tx_8b10bDisparityReset 3
#define FM10000_PCS_1000BASEX_CFG_b_Tx_8b10bInjectDisparityErr 4
#define FM10000_PCS_1000BASEX_CFG_b_EnEee        5

#define FM10000_PCS_1000BASEX_RX_STATUS_l_State  0
#define FM10000_PCS_1000BASEX_RX_STATUS_h_State  4
#define FM10000_PCS_1000BASEX_RX_STATUS_b_CodeSyncStatus 9
#define FM10000_PCS_1000BASEX_RX_STATUS_b_RxLpiActive 11

#define FM10000_PCS_10GBASER_CFG_b_ScramblerBypass 0
#define FM10000_PCS_10GBASER_CFG_b_DescramblerBypass 1
#define FM10000_PCS_10GBASER_CFG_b_LsMaskSeenI   2
#define FM10000_PCS_10GBASER_CFG_b_LsMaskHiBer   3
#define FM10000_PCS_10GBASER_CFG_b_EnEee         4

#define FM10000_AN_37_CFG_b_MrAnEnable           0
#define FM10000_AN_37_CFG_b_NpEnable             1
#define FM10000_AN_37_CFG_b_ToggleNpLoaded       2

#define FM10000_AN_73_CFG_b_MrAutonegEnable      0
#define FM10000_AN_73_CFG_b_IgnoreNonceMatch     1
#define FM10000_AN_73_CFG_b_TxNextPageLoaded     4

#define FM10000_AN_37_TIMER_CFG_l_TimeScale      0
#define FM10000_AN_37_TIMER_CFG_h_TimeScale      3
#define FM10000_AN_37_TIMER_CFG_l_LinkTimerTimeout 4
#define FM10000_AN_37_TIMER_CFG_h_LinkTimerTimeout 10

#define FM10000_AN_73_TIMER_CFG_l_TimeScale      0
#define FM10000_AN_73_TIMER_CFG_h_TimeScale      3
#define FM10000_AN_73_TIMER_CFG_l_BreakLinkTimeout 4
#define FM10000_AN_73_TIMER_CFG_h_BreakLinkTimeout 10
#define FM10000_AN_73_TIMER_CFG_l_LinkFailInhibitTimeout 11
#define FM10000_AN_73_TIMER_CFG_h_LinkFailInhibitTimeout 19

#define FM10000_PCSL_CFG_b_RxBitSlipEnable       8
#define FM10000_PCSL_CFG_b_RxBitSlipInitial      9
#define FM10000_PCSL_CFG_b_RxGbNarrow            10
#define FM10000_PCSL_CFG_b_TxGbNarrow            11

#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTslTime 0
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTslTime 7
#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTqlTime 8
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTqlTime 15
#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTulTime 16
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTulTime 23
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTqrTime 24
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTqrTime 31
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTwrTime 32
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTwrTime 39
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTwtfTime 40
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTwtfTime 47
#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTslUnit 48
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTslUnit 49
#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTqlUnit 50
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTqlUnit 51
#define FM10000_PCS_1000BASEX_EEE_CFG_l_TxTulUnit 52
#define FM10000_PCS_1000BASEX_EEE_CFG_h_TxTulUnit 53
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTqrUnit 54
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTqrUnit 55
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTwrUnit 56
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTwrUnit 57
#define FM10000_PCS_1000BASEX_EEE_CFG_l_RxTwtfUnit 58
#define FM10000_PCS_1000BASEX_EEE_CFG_h_RxTwtfUnit 59

#define FM10000_PCS_10GBASER_EEE_CFG_l_Pattern   0
#define FM10000_PCS_10GBASER_EEE_CFG_h_Pattern   31
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTslTime 32
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTslTime 39
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTqlTime 40
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTqlTime 47
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTwlTime 48
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTwlTime 55
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxT1uTime 56
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxT1uTime 63
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTqrTime 64
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTqrTime 71
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTwrTime 72
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTwrTime 79
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTwtfTime 80
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTwtfTime 87
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTslUnit 88
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTslUnit 89
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTqlUnit 90
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTqlUnit 91
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxTwlUnit 92
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxTwlUnit 93
#define FM10000_PCS_10GBASER_EEE_CFG_l_TxT1uUnit 94
#define FM10000_PCS_10GBASER_EEE_CFG_h_TxT1uUnit 95
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTqrUnit 96
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTqrUnit 97
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTwrUnit 98
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTwrUnit 99
#define FM10000_PCS_10GBASER_EEE_CFG_l_RxTwtfUnit 100
#define FM10000_PCS_10GBASER_EEE_CFG_h_RxTwtfUnit 101

#define FM10000_LANE_CFG_b_EeeHwRxQuiet          0
#define FM10000_LANE_CFG_b_EeeHwTxQuiet          1
#define FM10000_LANE_CFG_b_EeeHwLpiDisable       2

#define FM10000_LANE_SERDES_CFG_l_CoreToCntl     0
#define FM10000_LANE_SERDES_CFG_h_CoreToCntl     15

#define FM10000_LANE_ENERGY_DETECT_CFG_b_EdMaskRxSignalOk 2
#define FM10000_LANE_ENERGY_DETECT_CFG_b_EdMaskRxRdy 3
#define FM10000_LANE_ENERGY_DETECT_CFG_b_EdMaskRxActivity 4
#define FM10000_LANE_ENERGY_DETECT_CFG_b_EdMaskEnergyDetect 5

#define FM10000_LANE_SIGNAL_DETECT_CFG_l_SdOverride 0
#define FM10000_LANE_SIGNAL_DETECT_CFG_h_SdOverride 1
#define FM10000_LANE_SIGNAL_DETECT_CFG_b_SdMaskRxSignalOk 2
#define FM10000_LANE_SIGNAL_DETECT_CFG_b_SdMaskRxRdy 3
#define FM10000_LANE_SIGNAL_DETECT_CFG_b_SdMaskRxActivity 4
#define FM10000_LANE_SIGNAL_DETECT_CFG_b_SdMaskEnergyDetect 5

#define FM10000_LANE_STATUS_b_RxSignalDetect     0
#define FM10000_LANE_STATUS_b_RxEnergyDetect     1

#define FM10000_LANE_SERDES_STATUS_l_CoreStatus  8
#define FM10000_LANE_SERDES_STATUS_h_CoreStatus  23
#define FM10000_LANE_SERDES_STATUS_b_RxRdy       24
#define FM10000_LANE_SERDES_STATUS_b_TxRdy       25

#define FM10000_SERDES_IM_b_RxSignalOk           4
#define FM10000_SERDES_IM_b_TxRdy                16
#define FM10000_SERDES_IM_b_RxRdy                19
#define FM10000_SERDES_IM_b_TxCdcFifoUErr        24
#define FM10000_SERDES_IM_b_RxCdcFifoUErr        26

#define FM10000_SERDES_IP_b_RxSignalOk           4
#define FM10000_SERDES_IP_b_TxRdy                16
#define FM10000_SERDES_IP_b_RxRdy                19
#define FM10000_SERDES_IP_b_TxCdcFifoUErr        24
#define FM10000_SERDES_IP_b_RxCdcFifoUErr        26

#define FM10000_LANE_SAI_CFG_l_Code              0
#define FM10000_LANE_SAI_CFG_h_Code              15
#define FM10000_LANE_SAI_CFG_l_Data              16
#define FM10000_LANE_SAI_CFG_h_Data              31
#define FM10000_LANE_SAI_CFG_l_ResultMode        48
#define FM10000_LANE_SAI_CFG_h_ResultMode        49
#define FM10000_LANE_SAI_CFG_b_Request           50

#define FM10000_LANE_SAI_STATUS_b_Complete       16
#define FM10000_LANE_SAI_STATUS_b_Busy           19

#define FM10000_EPL_IP_l_AnPortInterrupt         0
#define FM10000_EPL_IP_h_AnPortInterrupt         3
#define FM10000_EPL_IP_l_LinkPortInterrupt       4
#define FM10000_EPL_IP_h_LinkPortInterrupt       7
#define FM10000_EPL_IP_l_SerdesInterrupt         8
#define FM10000_EPL_IP_h_SerdesInterrupt         11
#define FM10000_EPL_IP_b_ErrorInterrupt          12

#define FM10000_EPL_CFG_A_l_Timeout              1
#define FM10000_EPL_CFG_A_h_Timeout              6
#define FM10000_EPL_CFG_A_b_Active_0             7
#define FM10000_EPL_CFG_A_b_Active_1             8
#define FM10000_EPL_CFG_A_b_Active_2             9
#define FM10000_EPL_CFG_A_b_Active_3             10
#define FM10000_EPL_CFG_A_l_SkewTolerance        11
#define FM10000_EPL_CFG_A_h_SkewTolerance        16
#define FM10000_EPL_CFG_A_l_Active               7
#define FM10000_EPL_CFG_A_h_Active               10
#define FM10000_EPL_CFG_A_s_Active               1

#define FM10000_EPL_CFG_B_l_Port0PcsSel          0
#define FM10000_EPL_CFG_B_h_Port0PcsSel          3
#define FM10000_EPL_CFG_B_l_Port1PcsSel          4
#define FM10000_EPL_CFG_B_h_Port1PcsSel          7
#define FM10000_EPL_CFG_B_l_Port2PcsSel          8
#define FM10000_EPL_CFG_B_h_Port2PcsSel          11
#define FM10000_EPL_CFG_B_l_Port3PcsSel          12
#define FM10000_EPL_CFG_B_h_Port3PcsSel          15
#define FM10000_EPL_CFG_B_l_QplMode              16
#define FM10000_EPL_CFG_B_h_QplMode              18

#define FM10000_PCS_ML_BASER_CFG_l_AmTimeout     0
#define FM10000_PCS_ML_BASER_CFG_h_AmTimeout     15
#define FM10000_PCS_ML_BASER_CFG_b_AmSoonEn      16
#define FM10000_PCS_ML_BASER_CFG_b_ManualLaneSel 25
#define FM10000_PCS_ML_BASER_CFG_b_ScramblerBypass 26
#define FM10000_PCS_ML_BASER_CFG_b_DescramblerBypass 27
#define FM10000_PCS_ML_BASER_CFG_b_UseCl91Align  28
#define FM10000_PCS_ML_BASER_CFG_b_LsMaskSeenI   29
#define FM10000_PCS_ML_BASER_CFG_b_LsMaskHiBer   30

#define FM10000_RS_FEC_CFG_b_RestartLock         43

#define FM10000_PLL_EPL_CTRL_l_OutDiv            18
#define FM10000_PLL_EPL_CTRL_h_OutDiv            23

#define FM10000_PLL_FABRIC_CTRL_b_Nreset         0
#define FM10000_PLL_FABRIC_CTRL_l_RefDiv         3
#define FM10000_PLL_FABRIC_CTRL_h_RefDiv         8
#define FM10000_PLL_FABRIC_CTRL_b_FbDiv4         9
#define FM10000_PLL_FABRIC_CTRL_l_FbDiv255       10
#define FM10000_PLL_FABRIC_CTRL_h_FbDiv255       17
#define FM10000_PLL_FABRIC_CTRL_l_OutDiv         18
#define FM10000_PLL_FABRIC_CTRL_h_OutDiv         23

#define FM10000_PLL_FABRIC_LOCK_l_FeatureCode    0
#define FM10000_PLL_FABRIC_LOCK_h_FeatureCode    3
#define FM10000_PLL_FABRIC_LOCK_l_FreqSel        4
#define FM10000_PLL_FABRIC_LOCK_h_FreqSel        7

#define FM10000_SBUS_EPL_CFG_b_SBUS_ControllerReset 0

#define FM10000_SBUS_EPL_COMMAND_l_Register      0
#define FM10000_SBUS_EPL_COMMAND_h_Register      7
#define FM10000_SBUS_EPL_COMMAND_l_Address       8
#define FM10000_SBUS_EPL_COMMAND_h_Address       15
#define FM10000_SBUS_EPL_COMMAND_l_Op            16
#define FM10000_SBUS_EPL_COMMAND_h_Op            23
#define FM10000_SBUS_EPL_COMMAND_b_Execute       24
#define FM10000_SBUS_EPL_COMMAND_b_Busy          25
#define FM10000_SBUS_EPL_COMMAND_l_ResultCode    26
#define FM10000_SBUS_EPL_COMMAND_h_ResultCode    28

#define FM10000_SBUS_EPL_RESPONSE_l_Data         0
#define FM10000_SBUS_EPL_RESPONSE_h_Data         31

#define FM10000_PM_CLKOBS_CTRL_l_SelA            0
#define FM10000_PM_CLKOBS_CTRL_h_SelA            3
#define FM10000_PM_CLKOBS_CTRL_l_DivA            4
#define FM10000_PM_CLKOBS_CTRL_h_DivA            5
#define FM10000_PM_CLKOBS_CTRL_l_SelB            6
#define FM10000_PM_CLKOBS_CTRL_h_SelB            9
#define FM10000_PM_CLKOBS_CTRL_l_DivB            10
#define FM10000_PM_CLKOBS_CTRL_h_DivB            11

#define FM10000_PCIE_CTRL_b_LTSSM_ENABLE         0
#define FM10000_PCIE_CTRL_b_BAR4_Allowed         2
#define FM10000_PCIE_CTRL_b_RxLaneflipEn         4
#define FM10000_PCIE_CTRL_b_TxLaneflipEn         5

#define FM10000_PCIE_CTRL_EXT_b_SwitchLoopback   2

#define FM10000_PCIE_FACTPS_l_Func0PowerState    0
#define FM10000_PCIE_FACTPS_h_Func0PowerState    1

#define FM10000_PCIE_RXQCTL_b_ENABLE             0

#define FM10000_PCIE_IP_b_HotReset               0
#define FM10000_PCIE_IP_b_DeviceStateChange      1
#define FM10000_PCIE_IP_b_Mailbox                2
#define FM10000_PCIE_IP_b_VPD_Request            3
#define FM10000_PCIE_IP_b_SramError              4
#define FM10000_PCIE_IP_b_PFLR                   5
#define FM10000_PCIE_IP_b_DataPathReset          6
#define FM10000_PCIE_IP_b_OutOfReset             7
#define FM10000_PCIE_IP_b_NotInReset             8
#define FM10000_PCIE_IP_b_Timeout                9
#define FM10000_PCIE_IP_b_VFLR                   10

#define FM10000_PCIE_GMBX_b_PFReq                7
#define FM10000_PCIE_GMBX_b_PFAck                8
#define FM10000_PCIE_GMBX_b_GlobalReqInterrupt   9
#define FM10000_PCIE_GMBX_b_GlobalAckInterrupt   10
#define FM10000_PCIE_GMBX_l_GlobalInterruptEnable 11
#define FM10000_PCIE_GMBX_h_GlobalInterruptEnable 12

#define FM10000_PCIE_HOST_LANE_CTRL_l_MasterLane 0
#define FM10000_PCIE_HOST_LANE_CTRL_h_MasterLane 2
#define FM10000_PCIE_HOST_LANE_CTRL_b_IntDisableAutoAssert 6

#define FM10000_PCIE_SERDES_CTRL_b_Enable        0
#define FM10000_PCIE_SERDES_CTRL_b_Interrupt     1
#define FM10000_PCIE_SERDES_CTRL_b_InProgess     2
#define FM10000_PCIE_SERDES_CTRL_l_InterruptCode 16
#define FM10000_PCIE_SERDES_CTRL_h_InterruptCode 31
#define FM10000_PCIE_SERDES_CTRL_l_DataWrite     32
#define FM10000_PCIE_SERDES_CTRL_h_DataWrite     47
#define FM10000_PCIE_SERDES_CTRL_l_DataRead      48
#define FM10000_PCIE_SERDES_CTRL_h_DataRead      63

#define FM10000_PCIE_CFG_SUBID_l_SubVendorID     0
#define FM10000_PCIE_CFG_SUBID_h_SubVendorID     15
#define FM10000_PCIE_CFG_SUBID_l_SubDeviceID     16
#define FM10000_PCIE_CFG_SUBID_h_SubDeviceID     31

#define FM10000_PCIE_CFG_PCIE_LINK_CAP_l_MaxLinkWidth 4
#define FM10000_PCIE_CFG_PCIE_LINK_CAP_h_MaxLinkWidth 9

#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_l_CurrentLinkSpeed 16
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_h_CurrentLinkSpeed 19
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_l_CurrentLinkWidth 20
#define FM10000_PCIE_CFG_PCIE_LINK_CTRL_h_CurrentLinkWidth 24

#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_0 0
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_0 7
#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_1 8
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_1 15
#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_2 16
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_2 23
#define FM10000_PCIE_CFG_SPD_NUMBER_L_l_SerialNumber_3 24
#define FM10000_PCIE_CFG_SPD_NUMBER_L_h_SerialNumber_3 31

#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_0 0
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_0 7
#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_1 8
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_1 15
#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_2 16
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_2 23
#define FM10000_PCIE_CFG_SPD_NUMBER_H_l_SerialNumber_3 24
#define FM10000_PCIE_CFG_SPD_NUMBER_H_h_SerialNumber_3 31

#define FM10000_TE_LOOKUP_l_DataPointer          0
#define FM10000_TE_LOOKUP_h_DataPointer          15
#define FM10000_TE_LOOKUP_l_DataLength           16
#define FM10000_TE_LOOKUP_h_DataLength           22
#define FM10000_TE_LOOKUP_b_Last                 23

#define FM10000_TE_STATS_l_Frames                0
#define FM10000_TE_STATS_h_Frames                47
#define FM10000_TE_STATS_l_Bytes                 64
#define FM10000_TE_STATS_h_Bytes                 119

#define FM10000_TE_USED_b_Used_0                 0
#define FM10000_TE_USED_b_Used_1                 1
#define FM10000_TE_USED_b_Used_2                 2
#define FM10000_TE_USED_b_Used_3                 3
#define FM10000_TE_USED_b_Used_4                 4
#define FM10000_TE_USED_b_Used_5                 5
#define FM10000_TE_USED_b_Used_6                 6
#define FM10000_TE_USED_b_Used_7                 7
#define FM10000_TE_USED_b_Used_8                 8
#define FM10000_TE_USED_b_Used_9                 9
#define FM10000_TE_USED_b_Used_10                10
#define FM10000_TE_USED_b_Used_11                11
#define FM10000_TE_USED_b_Used_12                12
#define FM10000_TE_USED_b_Used_13                13
#define FM10000_TE_USED_b_Used_14                14
#define FM10000_TE_USED_b_Used_15                15
#define FM10000_TE_USED_b_Used_16                16
#define FM10000_TE_USED_b_Used_17                17
#define FM10000_TE_USED_b_Used_18                18
#define FM10000_TE_USED_b_Used_19                19
#define FM10000_TE_USED_b_Used_20                20
#define FM10000_TE_USED_b_Used_21                21
#define FM10000_TE_USED_b_Used_22                22
#define FM10000_TE_USED_b_Used_23                23
#define FM10000_TE_USED_b_Used_24                24
#define FM10000_TE_USED_b_Used_25                25
#define FM10000_TE_USED_b_Used_26                26
#define FM10000_TE_USED_b_Used_27                27
#define FM10000_TE_USED_b_Used_28                28
#define FM10000_TE_USED_b_Used_29                29
#define FM10000_TE_USED_b_Used_30                30
#define FM10000_TE_USED_b_Used_31                31
#define FM10000_TE_USED_b_Used_32                32
#define FM10000_TE_USED_b_Used_33                33
#define FM10000_TE_USED_b_Used_34                34
#define FM10000_TE_USED_b_Used_35                35
#define FM10000_TE_USED_b_Used_36                36
#define FM10000_TE_USED_b_Used_37                37
#define FM10000_TE_USED_b_Used_38                38
#define FM10000_TE_USED_b_Used_39                39
#define FM10000_TE_USED_b_Used_40                40
#define FM10000_TE_USED_b_Used_41                41
#define FM10000_TE_USED_b_Used_42                42
#define FM10000_TE_USED_b_Used_43                43
#define FM10000_TE_USED_b_Used_44                44
#define FM10000_TE_USED_b_Used_45                45
#define FM10000_TE_USED_b_Used_46                46
#define FM10000_TE_USED_b_Used_47                47
#define FM10000_TE_USED_b_Used_48                48
#define FM10000_TE_USED_b_Used_49                49
#define FM10000_TE_USED_b_Used_50                50
#define FM10000_TE_USED_b_Used_51                51
#define FM10000_TE_USED_b_Used_52                52
#define FM10000_TE_USED_b_Used_53                53
#define FM10000_TE_USED_b_Used_54                54
#define FM10000_TE_USED_b_Used_55                55
#define FM10000_TE_USED_b_Used_56                56
#define FM10000_TE_USED_b_Used_57                57
#define FM10000_TE_USED_b_Used_58                58
#define FM10000_TE_USED_b_Used_59                59
#define FM10000_TE_USED_b_Used_60                60
#define FM10000_TE_USED_b_Used_61                61
#define FM10000_TE_USED_b_Used_62                62
#define FM10000_TE_USED_b_Used_63                63

#define FM10000_TE_DGLORT_MAP_l_DGLORT_Value     0
#define FM10000_TE_DGLORT_MAP_h_DGLORT_Value     15
#define FM10000_TE_DGLORT_MAP_l_DGLORT_Mask      16
#define FM10000_TE_DGLORT_MAP_h_DGLORT_Mask      31
#define FM10000_TE_DGLORT_MAP_l_UserValue        32
#define FM10000_TE_DGLORT_MAP_h_UserValue        39
#define FM10000_TE_DGLORT_MAP_l_UserMask         40
#define FM10000_TE_DGLORT_MAP_h_UserMask         47

#define FM10000_TE_DGLORT_DEC_l_Base             0
#define FM10000_TE_DGLORT_DEC_h_Base             15
#define FM10000_TE_DGLORT_DEC_l_HashKeyConfig    16
#define FM10000_TE_DGLORT_DEC_h_HashKeyConfig    31
#define FM10000_TE_DGLORT_DEC_l_HashSize         32
#define FM10000_TE_DGLORT_DEC_h_HashSize         35
#define FM10000_TE_DGLORT_DEC_b_Encap            36
#define FM10000_TE_DGLORT_DEC_b_Hash             37
#define FM10000_TE_DGLORT_DEC_l_IndexStart       38
#define FM10000_TE_DGLORT_DEC_h_IndexStart       42
#define FM10000_TE_DGLORT_DEC_l_IndexLength      43
#define FM10000_TE_DGLORT_DEC_h_IndexLength      46
#define FM10000_TE_DGLORT_DEC_b_SetSGLORT        47
#define FM10000_TE_DGLORT_DEC_b_SetDGLORT        48

#define FM10000_TE_SGLORT_MAP_l_SGLORT_Value     0
#define FM10000_TE_SGLORT_MAP_h_SGLORT_Value     15
#define FM10000_TE_SGLORT_MAP_l_SGLORT_Mask      16
#define FM10000_TE_SGLORT_MAP_h_SGLORT_Mask      31

#define FM10000_TE_SGLORT_DEC_l_VSI_Start        0
#define FM10000_TE_SGLORT_DEC_h_VSI_Start        4
#define FM10000_TE_SGLORT_DEC_l_VSI_Length       5
#define FM10000_TE_SGLORT_DEC_h_VSI_Length       9
#define FM10000_TE_SGLORT_DEC_l_VSI_Offset       10
#define FM10000_TE_SGLORT_DEC_h_VSI_Offset       17

#define FM10000_TE_DEFAULT_DGLORT_l_DefaultEncapDGLORT 0
#define FM10000_TE_DEFAULT_DGLORT_h_DefaultEncapDGLORT 15
#define FM10000_TE_DEFAULT_DGLORT_l_DefaultDecapDGLORT 16
#define FM10000_TE_DEFAULT_DGLORT_h_DefaultDecapDGLORT 31

#define FM10000_TE_DEFAULT_SGLORT_l_DefaultEncapSGLORT 0
#define FM10000_TE_DEFAULT_SGLORT_h_DefaultEncapSGLORT 15
#define FM10000_TE_DEFAULT_SGLORT_l_DefaultDecapSGLORT 16
#define FM10000_TE_DEFAULT_SGLORT_h_DefaultDecapSGLORT 31

#define FM10000_TE_VNI_l_VNI                     0
#define FM10000_TE_VNI_h_VNI                     23

#define FM10000_TE_DEFAULT_L4DST_l_VXLAN         0
#define FM10000_TE_DEFAULT_L4DST_h_VXLAN         15
#define FM10000_TE_DEFAULT_L4DST_l_NGE           16
#define FM10000_TE_DEFAULT_L4DST_h_NGE           31

#define FM10000_TE_CFG_l_OuterTTL                0
#define FM10000_TE_CFG_h_OuterTTL                7
#define FM10000_TE_CFG_l_OuterTOS                8
#define FM10000_TE_CFG_h_OuterTOS                15
#define FM10000_TE_CFG_b_DeriveOuterTOS          16
#define FM10000_TE_CFG_l_NotIP                   17
#define FM10000_TE_CFG_h_NotIP                   18
#define FM10000_TE_CFG_l_IPnotTCPnotUDP          19
#define FM10000_TE_CFG_h_IPnotTCPnotUDP          20
#define FM10000_TE_CFG_l_IPisTCPorUDP            21
#define FM10000_TE_CFG_h_IPisTCPorUDP            22
#define FM10000_TE_CFG_b_VerifyDecapCSUM         23
#define FM10000_TE_CFG_b_UpdateOldHeaderInPlaceCSUM 24
#define FM10000_TE_CFG_b_SwitchLoopbackDisable   25

#define FM10000_TE_PORTS_l_VXLAN                 0
#define FM10000_TE_PORTS_h_VXLAN                 15
#define FM10000_TE_PORTS_l_NGE                   16
#define FM10000_TE_PORTS_h_NGE                   31

#define FM10000_TE_TUN_HEADER_CFG_l_EncapProtocol 0
#define FM10000_TE_TUN_HEADER_CFG_h_EncapProtocol 15
#define FM10000_TE_TUN_HEADER_CFG_l_EncapVersion 16
#define FM10000_TE_TUN_HEADER_CFG_h_EncapVersion 18
#define FM10000_TE_TUN_HEADER_CFG_b_CheckProtocol 19
#define FM10000_TE_TUN_HEADER_CFG_b_CheckVersion 20
#define FM10000_TE_TUN_HEADER_CFG_b_CheckOam     21
#define FM10000_TE_TUN_HEADER_CFG_b_CheckC       22

#define FM10000_TE_TRAP_DGLORT_l_TrapDGLORT      0
#define FM10000_TE_TRAP_DGLORT_h_TrapDGLORT      15

#define FM10000_TE_DEFAULT_NGE_DATA_l_Data       0
#define FM10000_TE_DEFAULT_NGE_DATA_h_Data       31

#define FM10000_TE_DEFAULT_NGE_MASK_l_Mask       0
#define FM10000_TE_DEFAULT_NGE_MASK_h_Mask       15
#define FM10000_TE_DEFAULT_NGE_MASK_b_LoadTimetag 16

#define FM10000_TE_EXVET_l_EthernetType          0
#define FM10000_TE_EXVET_h_EthernetType          15
#define FM10000_TE_EXVET_l_TagSize               16
#define FM10000_TE_EXVET_h_TagSize               17
#define FM10000_TE_EXVET_b_AfterVLAN             18

#define FM10000_TE_DMAC_l_DMAC                   0
#define FM10000_TE_DMAC_h_DMAC                   47

#define FM10000_TE_SMAC_l_SMAC                   0
#define FM10000_TE_SMAC_h_SMAC                   47

#define FM10000_TE_TRAP_CONFIG_l_NORMAL          0
#define FM10000_TE_TRAP_CONFIG_h_NORMAL          2
#define FM10000_TE_TRAP_CONFIG_l_NO_DGLORT_MATCH 3
#define FM10000_TE_TRAP_CONFIG_h_NO_DGLORT_MATCH 5
#define FM10000_TE_TRAP_CONFIG_l_NO_SGLORT_MATCH 6
#define FM10000_TE_TRAP_CONFIG_h_NO_SGLORT_MATCH 8
#define FM10000_TE_TRAP_CONFIG_l_DECAP_NO_OUTER_L3 9
#define FM10000_TE_TRAP_CONFIG_h_DECAP_NO_OUTER_L3 11
#define FM10000_TE_TRAP_CONFIG_l_DECAP_NO_OUTER_L4 12
#define FM10000_TE_TRAP_CONFIG_h_DECAP_NO_OUTER_L4 14
#define FM10000_TE_TRAP_CONFIG_l_DECAP_NO_OUTER_TUN 15
#define FM10000_TE_TRAP_CONFIG_h_DECAP_NO_OUTER_TUN 17
#define FM10000_TE_TRAP_CONFIG_l_DECAP_BAD_CSUM  18
#define FM10000_TE_TRAP_CONFIG_h_DECAP_BAD_CSUM  20
#define FM10000_TE_TRAP_CONFIG_l_DECAP_BAD_TUN   21
#define FM10000_TE_TRAP_CONFIG_h_DECAP_BAD_TUN   23
#define FM10000_TE_TRAP_CONFIG_l_ENCAP_NO_L3     24
#define FM10000_TE_TRAP_CONFIG_h_ENCAP_NO_L3     26
#define FM10000_TE_TRAP_CONFIG_l_ENCAP_NO_L4     27
#define FM10000_TE_TRAP_CONFIG_h_ENCAP_NO_L4     29
#define FM10000_TE_TRAP_CONFIG_l_ENCAP_ANY_L4    30
#define FM10000_TE_TRAP_CONFIG_h_ENCAP_ANY_L4    32
#define FM10000_TE_TRAP_CONFIG_l_TRUNCATED_HEADER 33
#define FM10000_TE_TRAP_CONFIG_h_TRUNCATED_HEADER 35
#define FM10000_TE_TRAP_CONFIG_l_NO_FLOW_MATCH   36
#define FM10000_TE_TRAP_CONFIG_h_NO_FLOW_MATCH   38
#define FM10000_TE_TRAP_CONFIG_l_MISSING_RECORD  39
#define FM10000_TE_TRAP_CONFIG_h_MISSING_RECORD  41
#define FM10000_TE_TRAP_CONFIG_l_UC_ERR          42
#define FM10000_TE_TRAP_CONFIG_h_UC_ERR          44
#define FM10000_TE_TRAP_CONFIG_l_TE_LOOKUP_BOUNDS 45
#define FM10000_TE_TRAP_CONFIG_h_TE_LOOKUP_BOUNDS 47
#define FM10000_TE_TRAP_CONFIG_l_TE_DATA_BOUNDS  48
#define FM10000_TE_TRAP_CONFIG_h_TE_DATA_BOUNDS  50
#define FM10000_TE_TRAP_CONFIG_l_TOTAL_HEADER_LIMIT 51
#define FM10000_TE_TRAP_CONFIG_h_TOTAL_HEADER_LIMIT 53
#define FM10000_TE_TRAP_CONFIG_l_TRUNC_IP_PAYLOAD 54
#define FM10000_TE_TRAP_CONFIG_h_TRUNC_IP_PAYLOAD 56

#define FM10000_TE_SRAM_CTRL_l_ErrWrite_0        0
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_0        1
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_1        2
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_1        3
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_2        4
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_2        5
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_3        6
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_3        7
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_4        8
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_4        9
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_5        10
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_5        11
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_6        12
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_6        13
#define FM10000_TE_SRAM_CTRL_l_ErrWrite_7        14
#define FM10000_TE_SRAM_CTRL_h_ErrWrite_7        15
#define FM10000_TE_SRAM_CTRL_b_CErr_0            16
#define FM10000_TE_SRAM_CTRL_b_CErr_1            17
#define FM10000_TE_SRAM_CTRL_b_CErr_2            18
#define FM10000_TE_SRAM_CTRL_b_CErr_3            19
#define FM10000_TE_SRAM_CTRL_b_CErr_4            20
#define FM10000_TE_SRAM_CTRL_b_CErr_5            21
#define FM10000_TE_SRAM_CTRL_b_CErr_6            22
#define FM10000_TE_SRAM_CTRL_b_CErr_7            23
#define FM10000_TE_SRAM_CTRL_b_UErr_0            24
#define FM10000_TE_SRAM_CTRL_b_UErr_1            25
#define FM10000_TE_SRAM_CTRL_b_UErr_2            26
#define FM10000_TE_SRAM_CTRL_b_UErr_3            27
#define FM10000_TE_SRAM_CTRL_b_UErr_4            28
#define FM10000_TE_SRAM_CTRL_b_UErr_5            29
#define FM10000_TE_SRAM_CTRL_b_UErr_6            30
#define FM10000_TE_SRAM_CTRL_b_UErr_7            31
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_0    32
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_1    33
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_2    34
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_3    35
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_4    36
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_5    37
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_6    38
#define FM10000_TE_SRAM_CTRL_b_BistDonePass_7    39
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_0    40
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_1    41
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_2    42
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_3    43
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_4    44
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_5    45
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_6    46
#define FM10000_TE_SRAM_CTRL_b_BistDoneFail_7    47
#define FM10000_TE_SRAM_CTRL_l_CErr              16
#define FM10000_TE_SRAM_CTRL_h_CErr              23
#define FM10000_TE_SRAM_CTRL_s_CErr              1
#define FM10000_TE_SRAM_CTRL_l_UErr              24
#define FM10000_TE_SRAM_CTRL_h_UErr              31
#define FM10000_TE_SRAM_CTRL_s_UErr              1

#define FM10000_TE_IP_l_TeSramErr                0
#define FM10000_TE_IP_h_TeSramErr                1
#define FM10000_TE_IP_b_TePcErr                  2

#define FM10000_TE_IM_l_TeSramErr                0
#define FM10000_TE_IM_h_TeSramErr                1
#define FM10000_TE_IM_b_TePcErr                  2

#define FM10000_FFU_SLICE_TCAM_l_Key             0
#define FM10000_FFU_SLICE_TCAM_h_Key             31
#define FM10000_FFU_SLICE_TCAM_l_KeyTop          32
#define FM10000_FFU_SLICE_TCAM_h_KeyTop          39
#define FM10000_FFU_SLICE_TCAM_l_KeyInvert       64
#define FM10000_FFU_SLICE_TCAM_h_KeyInvert       95
#define FM10000_FFU_SLICE_TCAM_l_KeyTopInvert    96
#define FM10000_FFU_SLICE_TCAM_h_KeyTopInvert    103

#define FM10000_FFU_SLICE_SRAM_l_Command         21
#define FM10000_FFU_SLICE_SRAM_h_Command         22
#define FM10000_FFU_SLICE_SRAM_l_CounterIndex    23
#define FM10000_FFU_SLICE_SRAM_h_CounterIndex    34
#define FM10000_FFU_SLICE_SRAM_l_CounterBank     35
#define FM10000_FFU_SLICE_SRAM_h_CounterBank     36
#define FM10000_FFU_SLICE_SRAM_l_Precedence      37
#define FM10000_FFU_SLICE_SRAM_h_Precedence      39

#define FM10000_FFU_SLICE_VALID_l_Valid          0
#define FM10000_FFU_SLICE_VALID_h_Valid          31

#define FM10000_FFU_SLICE_CASCADE_ACTION_l_CascadeAction 0
#define FM10000_FFU_SLICE_CASCADE_ACTION_h_CascadeAction 31

#define FM10000_FFU_SLICE_CFG_l_Select0          0
#define FM10000_FFU_SLICE_CFG_h_Select0          5
#define FM10000_FFU_SLICE_CFG_b_StartCompare     30
#define FM10000_FFU_SLICE_CFG_b_StartAction      31
#define FM10000_FFU_SLICE_CFG_b_ValidLow         32
#define FM10000_FFU_SLICE_CFG_b_ValidHigh        33
#define FM10000_FFU_SLICE_CFG_l_Case_XXX         34
#define FM10000_FFU_SLICE_CFG_h_Case_XXX         37
#define FM10000_FFU_SLICE_CFG_l_SetCaseLocation  38
#define FM10000_FFU_SLICE_CFG_h_SetCaseLocation  39

#define FM10000_FFU_MASTER_VALID_l_SliceValid    0
#define FM10000_FFU_MASTER_VALID_h_SliceValid    31
#define FM10000_FFU_MASTER_VALID_l_ChunkValid    32
#define FM10000_FFU_MASTER_VALID_h_ChunkValid    63

#define FM10000_MA_TABLE_l_MACAddress            0
#define FM10000_MA_TABLE_h_MACAddress            47
#define FM10000_MA_TABLE_l_FID                   48
#define FM10000_MA_TABLE_h_FID                   59
#define FM10000_MA_TABLE_b_valid                 60
#define FM10000_MA_TABLE_b_secure                61
#define FM10000_MA_TABLE_l_glort                 64
#define FM10000_MA_TABLE_h_glort                 79
#define FM10000_MA_TABLE_l_trigId                80
#define FM10000_MA_TABLE_h_trigId                85

#define FM10000_INGRESS_VID_TABLE_l_membership   0
#define FM10000_INGRESS_VID_TABLE_h_membership   47
#define FM10000_INGRESS_VID_TABLE_l_FID          64
#define FM10000_INGRESS_VID_TABLE_h_FID          75
#define FM10000_INGRESS_VID_TABLE_l_MST_Index    76
#define FM10000_INGRESS_VID_TABLE_h_MST_Index    83
#define FM10000_INGRESS_VID_TABLE_l_vcnt         84
#define FM10000_INGRESS_VID_TABLE_h_vcnt         89
#define FM10000_INGRESS_VID_TABLE_b_reflect      90
#define FM10000_INGRESS_VID_TABLE_b_TrapIGMP     91

#define FM10000_EGRESS_VID_TABLE_l_membership    0
#define FM10000_EGRESS_VID_TABLE_h_membership    47
#define FM10000_EGRESS_VID_TABLE_l_FID           64
#define FM10000_EGRESS_VID_TABLE_h_FID           75
#define FM10000_EGRESS_VID_TABLE_l_MST_Index     76
#define FM10000_EGRESS_VID_TABLE_h_MST_Index     83
#define FM10000_EGRESS_VID_TABLE_l_MTU_Index     84
#define FM10000_EGRESS_VID_TABLE_h_MTU_Index     86
#define FM10000_EGRESS_VID_TABLE_l_TrigID        87
#define FM10000_EGRESS_VID_TABLE_h_TrigID        92

#define FM10000_INGRESS_MST_TABLE_l_STPState_0   0
#define FM10000_INGRESS_MST_TABLE_h_STPState_0   1
#define FM10000_INGRESS_MST_TABLE_l_STPState_1   2
#define FM10000_INGRESS_MST_TABLE_h_STPState_1   3
#define FM10000_INGRESS_MST_TABLE_l_STPState_2   4
#define FM10000_INGRESS_MST_TABLE_h_STPState_2   5
#define FM10000_INGRESS_MST_TABLE_l_STPState_3   6
#define FM10000_INGRESS_MST_TABLE_h_STPState_3   7
#define FM10000_INGRESS_MST_TABLE_l_STPState_4   8
#define FM10000_INGRESS_MST_TABLE_h_STPState_4   9
#define FM10000_INGRESS_MST_TABLE_l_STPState_5   10
#define FM10000_INGRESS_MST_TABLE_h_STPState_5   11
#define FM10000_INGRESS_MST_TABLE_l_STPState_6   12
#define FM10000_INGRESS_MST_TABLE_h_STPState_6   13
#define FM10000_INGRESS_MST_TABLE_l_STPState_7   14
#define FM10000_INGRESS_MST_TABLE_h_STPState_7   15
#define FM10000_INGRESS_MST_TABLE_l_STPState_8   16
#define FM10000_INGRESS_MST_TABLE_h_STPState_8   17
#define FM10000_INGRESS_MST_TABLE_l_STPState_9   18
#define FM10000_INGRESS_MST_TABLE_h_STPState_9   19
#define FM10000_INGRESS_MST_TABLE_l_STPState_10  20
#define FM10000_INGRESS_MST_TABLE_h_STPState_10  21
#define FM10000_INGRESS_MST_TABLE_l_STPState_11  22
#define FM10000_INGRESS_MST_TABLE_h_STPState_11  23
#define FM10000_INGRESS_MST_TABLE_l_STPState_12  24
#define FM10000_INGRESS_MST_TABLE_h_STPState_12  25
#define FM10000_INGRESS_MST_TABLE_l_STPState_13  26
#define FM10000_INGRESS_MST_TABLE_h_STPState_13  27
#define FM10000_INGRESS_MST_TABLE_l_STPState_14  28
#define FM10000_INGRESS_MST_TABLE_h_STPState_14  29
#define FM10000_INGRESS_MST_TABLE_l_STPState_15  30
#define FM10000_INGRESS_MST_TABLE_h_STPState_15  31
#define FM10000_INGRESS_MST_TABLE_l_STPState_16  32
#define FM10000_INGRESS_MST_TABLE_h_STPState_16  33
#define FM10000_INGRESS_MST_TABLE_l_STPState_17  34
#define FM10000_INGRESS_MST_TABLE_h_STPState_17  35
#define FM10000_INGRESS_MST_TABLE_l_STPState_18  36
#define FM10000_INGRESS_MST_TABLE_h_STPState_18  37
#define FM10000_INGRESS_MST_TABLE_l_STPState_19  38
#define FM10000_INGRESS_MST_TABLE_h_STPState_19  39
#define FM10000_INGRESS_MST_TABLE_l_STPState_20  40
#define FM10000_INGRESS_MST_TABLE_h_STPState_20  41
#define FM10000_INGRESS_MST_TABLE_l_STPState_21  42
#define FM10000_INGRESS_MST_TABLE_h_STPState_21  43
#define FM10000_INGRESS_MST_TABLE_l_STPState_22  44
#define FM10000_INGRESS_MST_TABLE_h_STPState_22  45
#define FM10000_INGRESS_MST_TABLE_l_STPState_23  46
#define FM10000_INGRESS_MST_TABLE_h_STPState_23  47

#define FM10000_MA_TABLE_CFG_1_b_HashMode        0

#define FM10000_MA_TABLE_CFG_2_l_FloodUnicastGlort 0
#define FM10000_MA_TABLE_CFG_2_h_FloodUnicastGlort 15
#define FM10000_MA_TABLE_CFG_2_l_FloodMulticastGlort 16
#define FM10000_MA_TABLE_CFG_2_h_FloodMulticastGlort 31
#define FM10000_MA_TABLE_CFG_2_l_BroadcastGlort  32
#define FM10000_MA_TABLE_CFG_2_h_BroadcastGlort  47

#define FM10000_MTU_TABLE_l_mtu                  0
#define FM10000_MTU_TABLE_h_mtu                  13

#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_0 0
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_0 1
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_1 2
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_1 3
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_2 4
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_2 5
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_3 6
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_3 7
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_4 8
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_4 9
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_5 10
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_5 11
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_6 12
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_6 13
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_7 14
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_7 15
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_8 16
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_8 17
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_9 18
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_9 19
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_10 20
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_10 21
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_11 22
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_11 23
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_12 24
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_12 25
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_13 26
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_13 27
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_14 28
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_14 29
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_15 30
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_15 31
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_16 32
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_16 33
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_17 34
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_17 35
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_18 36
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_18 37
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_19 38
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_19 39
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_20 40
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_20 41
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_21 42
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_21 43
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_22 44
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_22 45
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_23 46
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_23 47
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_24 48
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_24 49
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_25 50
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_25 51
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_26 52
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_26 53
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_27 54
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_27 55
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_28 56
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_28 57
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_29 58
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_29 59
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_30 60
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_30 61
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_31 62
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_31 63
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_32 64
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_32 65
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_33 66
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_33 67
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_34 68
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_34 69
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_35 70
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_35 71
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_36 72
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_36 73
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_37 74
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_37 75
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_38 76
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_38 77
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_39 78
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_39 79
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_40 80
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_40 81
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_41 82
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_41 83
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_42 84
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_42 85
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_43 86
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_43 87
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_44 88
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_44 89
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_45 90
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_45 91
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_46 92
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_46 93
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_47 94
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_47 95
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_48 96
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_48 97
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_49 98
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_49 99
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_50 100
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_50 101
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_51 102
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_51 103
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_52 104
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_52 105
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_53 106
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_53 107
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_54 108
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_54 109
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_55 110
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_55 111
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_56 112
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_56 113
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_57 114
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_57 115
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_58 116
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_58 117
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_59 118
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_59 119
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_60 120
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_60 121
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_61 122
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_61 123
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_62 124
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_62 125
#define FM10000_IEEE_RESERVED_MAC_ACTION_l_action_63 126
#define FM10000_IEEE_RESERVED_MAC_ACTION_h_action_63 127

#define FM10000_IEEE_RESERVED_MAC_CFG_l_trapPri  0
#define FM10000_IEEE_RESERVED_MAC_CFG_h_trapPri  3

#define FM10000_ARP_TABLE_l_EVID                 48
#define FM10000_ARP_TABLE_h_EVID                 59
#define FM10000_ARP_TABLE_l_RouterId             60
#define FM10000_ARP_TABLE_h_RouterId             63

#define FM10000_GLORT_DEST_TABLE_l_DestMask      0
#define FM10000_GLORT_DEST_TABLE_h_DestMask      47
#define FM10000_GLORT_DEST_TABLE_l_IP_MulticastIndex 48
#define FM10000_GLORT_DEST_TABLE_h_IP_MulticastIndex 59

#define FM10000_GLORT_CAM_l_Key                  0
#define FM10000_GLORT_CAM_h_Key                  15
#define FM10000_GLORT_CAM_l_KeyInvert            16
#define FM10000_GLORT_CAM_h_KeyInvert            31

#define FM10000_GLORT_RAM_l_Strict               0
#define FM10000_GLORT_RAM_h_Strict               1
#define FM10000_GLORT_RAM_l_DestIndex            2
#define FM10000_GLORT_RAM_h_DestIndex            13
#define FM10000_GLORT_RAM_l_RangeSubIndexA       14
#define FM10000_GLORT_RAM_h_RangeSubIndexA       21
#define FM10000_GLORT_RAM_l_RangeSubIndexB       22
#define FM10000_GLORT_RAM_h_RangeSubIndexB       29
#define FM10000_GLORT_RAM_l_DestCount            30
#define FM10000_GLORT_RAM_h_DestCount            33
#define FM10000_GLORT_RAM_b_HashRotation         34

#define FM10000_PARSER_PORT_CFG_1_b_FTAG         0
#define FM10000_PARSER_PORT_CFG_1_l_Vlan1Tag     1
#define FM10000_PARSER_PORT_CFG_1_h_Vlan1Tag     4
#define FM10000_PARSER_PORT_CFG_1_l_Vlan2Tag     5
#define FM10000_PARSER_PORT_CFG_1_h_Vlan2Tag     8
#define FM10000_PARSER_PORT_CFG_1_b_Vlan2First   9
#define FM10000_PARSER_PORT_CFG_1_l_defaultVID   10
#define FM10000_PARSER_PORT_CFG_1_h_defaultVID   21
#define FM10000_PARSER_PORT_CFG_1_l_defaultVPRI  22
#define FM10000_PARSER_PORT_CFG_1_h_defaultVPRI  25
#define FM10000_PARSER_PORT_CFG_1_l_defaultVID2  26
#define FM10000_PARSER_PORT_CFG_1_h_defaultVID2  37
#define FM10000_PARSER_PORT_CFG_1_l_defaultVPRI2 38
#define FM10000_PARSER_PORT_CFG_1_h_defaultVPRI2 41
#define FM10000_PARSER_PORT_CFG_1_b_useDefaultVLAN 42

#define FM10000_PARSER_PORT_CFG_2_l_CustomTag1   0
#define FM10000_PARSER_PORT_CFG_2_h_CustomTag1   3
#define FM10000_PARSER_PORT_CFG_2_l_CustomTag2   4
#define FM10000_PARSER_PORT_CFG_2_h_CustomTag2   7
#define FM10000_PARSER_PORT_CFG_2_b_ParseMPLS    8
#define FM10000_PARSER_PORT_CFG_2_l_StoreMPLS    9
#define FM10000_PARSER_PORT_CFG_2_h_StoreMPLS    11
#define FM10000_PARSER_PORT_CFG_2_b_ParseL3      12
#define FM10000_PARSER_PORT_CFG_2_b_ParseL4      13
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv4Options 14
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv6HopByHop 15
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv6Routing 16
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv6Frag 17
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv6Dest 18
#define FM10000_PARSER_PORT_CFG_2_b_FlagIPv6Auth 19
#define FM10000_PARSER_PORT_CFG_2_l_defaultDSCP  20
#define FM10000_PARSER_PORT_CFG_2_h_defaultDSCP  25
#define FM10000_PARSER_PORT_CFG_2_b_dropTagged   26
#define FM10000_PARSER_PORT_CFG_2_b_dropUntagged 27
#define FM10000_PARSER_PORT_CFG_2_b_useDefaultDSCP 28
#define FM10000_PARSER_PORT_CFG_2_b_SwitchPriorityFromVLAN 29
#define FM10000_PARSER_PORT_CFG_2_b_SwitchPriorityFromDSCP 30
#define FM10000_PARSER_PORT_CFG_2_b_SwitchPriorityFromISL 31
#define FM10000_PARSER_PORT_CFG_2_b_SwitchPriorityPrefersDSCP 32

#define FM10000_PORT_CFG_ISL_l_srcGlort          0
#define FM10000_PORT_CFG_ISL_h_srcGlort          15
#define FM10000_PORT_CFG_ISL_l_USR               16
#define FM10000_PORT_CFG_ISL_h_USR               23
#define FM10000_PORT_CFG_ISL_l_defaultPriority   24
#define FM10000_PORT_CFG_ISL_h_defaultPriority   27

#define FM10000_PARSER_VLAN_TAG_l_Tag            0
#define FM10000_PARSER_VLAN_TAG_h_Tag            15

#define FM10000_PARSER_CUSTOM_TAG_l_Tag          0
#define FM10000_PARSER_CUSTOM_TAG_h_Tag          15
#define FM10000_PARSER_CUSTOM_TAG_l_Capture      16
#define FM10000_PARSER_CUSTOM_TAG_h_Capture      19
#define FM10000_PARSER_CUSTOM_TAG_b_CaptureSelect 20
#define FM10000_PARSER_CUSTOM_TAG_l_Length       21
#define FM10000_PARSER_CUSTOM_TAG_h_Length       25

#define FM10000_PARSER_MPLS_TAG_l_Tag1           0
#define FM10000_PARSER_MPLS_TAG_h_Tag1           15
#define FM10000_PARSER_MPLS_TAG_l_Tag2           16
#define FM10000_PARSER_MPLS_TAG_h_Tag2           31

#define FM10000_PARSER_DI_CFG_l_Prot             0
#define FM10000_PARSER_DI_CFG_h_Prot             7
#define FM10000_PARSER_DI_CFG_l_L4Port           8
#define FM10000_PARSER_DI_CFG_h_L4Port           23
#define FM10000_PARSER_DI_CFG_l_WordOffset_0     24
#define FM10000_PARSER_DI_CFG_h_WordOffset_0     27
#define FM10000_PARSER_DI_CFG_l_WordOffset_1     28
#define FM10000_PARSER_DI_CFG_h_WordOffset_1     31
#define FM10000_PARSER_DI_CFG_l_WordOffset_2     32
#define FM10000_PARSER_DI_CFG_h_WordOffset_2     35
#define FM10000_PARSER_DI_CFG_l_WordOffset_3     36
#define FM10000_PARSER_DI_CFG_h_WordOffset_3     39
#define FM10000_PARSER_DI_CFG_l_WordOffset_4     40
#define FM10000_PARSER_DI_CFG_h_WordOffset_4     43
#define FM10000_PARSER_DI_CFG_l_WordOffset_5     44
#define FM10000_PARSER_DI_CFG_h_WordOffset_5     47
#define FM10000_PARSER_DI_CFG_l_WordOffset_6     48
#define FM10000_PARSER_DI_CFG_h_WordOffset_6     51
#define FM10000_PARSER_DI_CFG_l_WordOffset_7     52
#define FM10000_PARSER_DI_CFG_h_WordOffset_7     55
#define FM10000_PARSER_DI_CFG_b_CaptureTCPFlags  56
#define FM10000_PARSER_DI_CFG_b_Enable           57
#define FM10000_PARSER_DI_CFG_b_L4Compare        58
#define FM10000_PARSER_DI_CFG_l_WordOffset       24
#define FM10000_PARSER_DI_CFG_h_WordOffset       55
#define FM10000_PARSER_DI_CFG_s_WordOffset       4

#define FM10000_DSCP_PRI_MAP_l_pri               0
#define FM10000_DSCP_PRI_MAP_h_pri               3

#define FM10000_VPRI_PRI_MAP_l_pri               0
#define FM10000_VPRI_PRI_MAP_h_pri               3

#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_0 0
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_0 2
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_1 3
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_1 5
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_2 6
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_2 8
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_3 9
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_3 11
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_4 12
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_4 14
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_5 15
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_5 17
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_6 18
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_6 20
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_7 21
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_7 23
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_8 24
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_8 26
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_9 27
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_9 29
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_10 30
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_10 32
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_11 33
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_11 35
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_12 36
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_12 38
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_13 39
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_13 41
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_14 42
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_14 44
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc_15 45
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc_15 47
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_l_tc   0
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_h_tc   47
#define FM10000_CM_APPLY_SWITCH_PRI_TO_TC_s_tc   3

#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_0       0
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_1       1
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_2       2
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_3       3
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_4       4
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_5       5
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_6       6
#define FM10000_CM_APPLY_TC_TO_SMP_b_smp_7       7
#define FM10000_CM_APPLY_TC_TO_SMP_l_smp         0
#define FM10000_CM_APPLY_TC_TO_SMP_h_smp         7
#define FM10000_CM_APPLY_TC_TO_SMP_s_smp         1

#define FM10000_CM_APPLY_TX_SOFTDROP_CFG_b_SoftDropOnSmpFree 0
#define FM10000_CM_APPLY_TX_SOFTDROP_CFG_b_SoftDropOnPrivate 1

#define FM10000_CM_APPLY_SOFTDROP_CFG_l_JitterBits 0
#define FM10000_CM_APPLY_SOFTDROP_CFG_h_JitterBits 2

#define FM10000_SYS_CFG_1_b_trapMTUViolations    1
#define FM10000_SYS_CFG_1_b_enableTrapPlusLog    2
#define FM10000_SYS_CFG_1_b_dropInvalidSMAC      3

#define FM10000_CPU_MAC_l_MacAddr                0
#define FM10000_CPU_MAC_h_MacAddr                47

#define FM10000_SYS_CFG_ROUTER_l_TTLdisposal     0
#define FM10000_SYS_CFG_ROUTER_h_TTLdisposal     1
#define FM10000_SYS_CFG_ROUTER_b_trapIPOptions   2

#define FM10000_L34_HASH_CFG_b_Symmetric         0
#define FM10000_L34_HASH_CFG_b_UseSIP            1
#define FM10000_L34_HASH_CFG_b_UseDIP            2
#define FM10000_L34_HASH_CFG_b_UsePROT           3
#define FM10000_L34_HASH_CFG_b_UseTCP            4
#define FM10000_L34_HASH_CFG_b_UseUDP            5
#define FM10000_L34_HASH_CFG_b_UsePROT1          6
#define FM10000_L34_HASH_CFG_b_UsePROT2          7
#define FM10000_L34_HASH_CFG_b_UseL4SRC          8
#define FM10000_L34_HASH_CFG_b_UseL4DST          9
#define FM10000_L34_HASH_CFG_l_ECMP_Rotation     10
#define FM10000_L34_HASH_CFG_h_ECMP_Rotation     11
#define FM10000_L34_HASH_CFG_l_PROT1             16
#define FM10000_L34_HASH_CFG_h_PROT1             23
#define FM10000_L34_HASH_CFG_l_PROT2             24
#define FM10000_L34_HASH_CFG_h_PROT2             31

#define FM10000_L34_FLOW_HASH_CFG_1_l_DiffServMask 0
#define FM10000_L34_FLOW_HASH_CFG_1_h_DiffServMask 5
#define FM10000_L34_FLOW_HASH_CFG_1_l_UserMask   8
#define FM10000_L34_FLOW_HASH_CFG_1_h_UserMask   15

#define FM10000_L34_FLOW_HASH_CFG_2_l_FlowLabelMask 0
#define FM10000_L34_FLOW_HASH_CFG_2_h_FlowLabelMask 19

#define FM10000_L234_HASH_CFG_b_UseL2ifIP        0
#define FM10000_L234_HASH_CFG_b_UseL34           1
#define FM10000_L234_HASH_CFG_b_Symmetric        2
#define FM10000_L234_HASH_CFG_b_UseDMAC          3
#define FM10000_L234_HASH_CFG_b_UseSMAC          4
#define FM10000_L234_HASH_CFG_b_UseType          5
#define FM10000_L234_HASH_CFG_b_UseVPRI          6
#define FM10000_L234_HASH_CFG_b_UseVID           7
#define FM10000_L234_HASH_CFG_l_RotationA        8
#define FM10000_L234_HASH_CFG_h_RotationA        9
#define FM10000_L234_HASH_CFG_l_RotationB        10
#define FM10000_L234_HASH_CFG_h_RotationB        11

#define FM10000_LOG_MIRROR_PROFILE_l_FFU         0
#define FM10000_LOG_MIRROR_PROFILE_h_FFU         5
#define FM10000_LOG_MIRROR_PROFILE_l_ReservedMAC 6
#define FM10000_LOG_MIRROR_PROFILE_h_ReservedMAC 11
#define FM10000_LOG_MIRROR_PROFILE_l_ARPRedirect 12
#define FM10000_LOG_MIRROR_PROFILE_h_ARPRedirect 17
#define FM10000_LOG_MIRROR_PROFILE_l_ICMP        18
#define FM10000_LOG_MIRROR_PROFILE_h_ICMP        23
#define FM10000_LOG_MIRROR_PROFILE_l_TTL         24
#define FM10000_LOG_MIRROR_PROFILE_h_TTL         29

#define FM10000_FH_MIRROR_PROFILE_TABLE_l_port   0
#define FM10000_FH_MIRROR_PROFILE_TABLE_h_port   5

#define FM10000_PORT_CFG_3_b_filterVLANIngress   0
#define FM10000_PORT_CFG_3_b_LearningEnable      1

#define FM10000_FH_LOOPBACK_SUPPRESS_l_glort     0
#define FM10000_FH_LOOPBACK_SUPPRESS_h_glort     15
#define FM10000_FH_LOOPBACK_SUPPRESS_l_mask      16
#define FM10000_FH_LOOPBACK_SUPPRESS_h_mask      31

#define FM10000_FH_HEAD_IP_l_ParserEarlySramErr  0
#define FM10000_FH_HEAD_IP_h_ParserEarlySramErr  1
#define FM10000_FH_HEAD_IP_l_ParserLateSramErr   2
#define FM10000_FH_HEAD_IP_h_ParserLateSramErr   3
#define FM10000_FH_HEAD_IP_l_MapperSramErr       4
#define FM10000_FH_HEAD_IP_h_MapperSramErr       5
#define FM10000_FH_HEAD_IP_l_FFUSramErr_0        6
#define FM10000_FH_HEAD_IP_h_FFUSramErr_0        7
#define FM10000_FH_HEAD_IP_l_FFUSramErr_1        8
#define FM10000_FH_HEAD_IP_h_FFUSramErr_1        9
#define FM10000_FH_HEAD_IP_l_FFUSramErr_2        10
#define FM10000_FH_HEAD_IP_h_FFUSramErr_2        11
#define FM10000_FH_HEAD_IP_l_FFUSramErr_3        12
#define FM10000_FH_HEAD_IP_h_FFUSramErr_3        13
#define FM10000_FH_HEAD_IP_l_FFUSramErr_4        14
#define FM10000_FH_HEAD_IP_h_FFUSramErr_4        15
#define FM10000_FH_HEAD_IP_l_FFUSramErr_5        16
#define FM10000_FH_HEAD_IP_h_FFUSramErr_5        17
#define FM10000_FH_HEAD_IP_l_FFUSramErr_6        18
#define FM10000_FH_HEAD_IP_h_FFUSramErr_6        19
#define FM10000_FH_HEAD_IP_l_FFUSramErr_7        20
#define FM10000_FH_HEAD_IP_h_FFUSramErr_7        21
#define FM10000_FH_HEAD_IP_l_ArpSramErr          22
#define FM10000_FH_HEAD_IP_h_ArpSramErr          23
#define FM10000_FH_HEAD_IP_l_VlanSramErr         24
#define FM10000_FH_HEAD_IP_h_VlanSramErr         25
#define FM10000_FH_HEAD_IP_l_MaTableSramErr_0    26
#define FM10000_FH_HEAD_IP_h_MaTableSramErr_0    27
#define FM10000_FH_HEAD_IP_l_MaTableSramErr_1    28
#define FM10000_FH_HEAD_IP_h_MaTableSramErr_1    29
#define FM10000_FH_HEAD_IP_l_FGLSramErr          30
#define FM10000_FH_HEAD_IP_h_FGLSramErr          31
#define FM10000_FH_HEAD_IP_l_GlortRamSramErr     32
#define FM10000_FH_HEAD_IP_h_GlortRamSramErr     33
#define FM10000_FH_HEAD_IP_l_GlortTableSramErr   34
#define FM10000_FH_HEAD_IP_h_GlortTableSramErr   35
#define FM10000_FH_HEAD_IP_l_FhHeadOutputFifoSramErr 36
#define FM10000_FH_HEAD_IP_h_FhHeadOutputFifoSramErr 37
#define FM10000_FH_HEAD_IP_l_FFUSramErr          6
#define FM10000_FH_HEAD_IP_h_FFUSramErr          21
#define FM10000_FH_HEAD_IP_s_FFUSramErr          2
#define FM10000_FH_HEAD_IP_l_MaTableSramErr      26
#define FM10000_FH_HEAD_IP_h_MaTableSramErr      29
#define FM10000_FH_HEAD_IP_s_MaTableSramErr      2

#define FM10000_FH_HEAD_IM_l_ParserEarlySramErr  0
#define FM10000_FH_HEAD_IM_h_ParserEarlySramErr  1
#define FM10000_FH_HEAD_IM_l_ParserLateSramErr   2
#define FM10000_FH_HEAD_IM_h_ParserLateSramErr   3
#define FM10000_FH_HEAD_IM_l_MapperSramErr       4
#define FM10000_FH_HEAD_IM_h_MapperSramErr       5
#define FM10000_FH_HEAD_IM_l_FFUSramErr_0        6
#define FM10000_FH_HEAD_IM_h_FFUSramErr_0        7
#define FM10000_FH_HEAD_IM_l_FFUSramErr_1        8
#define FM10000_FH_HEAD_IM_h_FFUSramErr_1        9
#define FM10000_FH_HEAD_IM_l_FFUSramErr_2        10
#define FM10000_FH_HEAD_IM_h_FFUSramErr_2        11
#define FM10000_FH_HEAD_IM_l_FFUSramErr_3        12
#define FM10000_FH_HEAD_IM_h_FFUSramErr_3        13
#define FM10000_FH_HEAD_IM_l_FFUSramErr_4        14
#define FM10000_FH_HEAD_IM_h_FFUSramErr_4        15
#define FM10000_FH_HEAD_IM_l_FFUSramErr_5        16
#define FM10000_FH_HEAD_IM_h_FFUSramErr_5        17
#define FM10000_FH_HEAD_IM_l_FFUSramErr_6        18
#define FM10000_FH_HEAD_IM_h_FFUSramErr_6        19
#define FM10000_FH_HEAD_IM_l_FFUSramErr_7        20
#define FM10000_FH_HEAD_IM_h_FFUSramErr_7        21
#define FM10000_FH_HEAD_IM_l_ArpSramErr          22
#define FM10000_FH_HEAD_IM_h_ArpSramErr          23
#define FM10000_FH_HEAD_IM_l_VlanSramErr         24
#define FM10000_FH_HEAD_IM_h_VlanSramErr         25
#define FM10000_FH_HEAD_IM_l_MaTableSramErr_0    26
#define FM10000_FH_HEAD_IM_h_MaTableSramErr_0    27
#define FM10000_FH_HEAD_IM_l_MaTableSramErr_1    28
#define FM10000_FH_HEAD_IM_h_MaTableSramErr_1    29
#define FM10000_FH_HEAD_IM_l_FGLSramErr          30
#define FM10000_FH_HEAD_IM_h_FGLSramErr          31
#define FM10000_FH_HEAD_IM_l_GlortRamSramErr     32
#define FM10000_FH_HEAD_IM_h_GlortRamSramErr     33
#define FM10000_FH_HEAD_IM_l_GlortTableSramErr   34
#define FM10000_FH_HEAD_IM_h_GlortTableSramErr   35
#define FM10000_FH_HEAD_IM_l_FhHeadOutputFifoSramErr 36
#define FM10000_FH_HEAD_IM_h_FhHeadOutputFifoSramErr 37
#define FM10000_FH_HEAD_IM_l_FFUSramErr          6
#define FM10000_FH_HEAD_IM_h_FFUSramErr          21
#define FM10000_FH_HEAD_IM_s_FFUSramErr          2
#define FM10000_FH_HEAD_IM_l_MaTableSramErr      26
#define FM10000_FH_HEAD_IM_h_MaTableSramErr      29
#define FM10000_FH_HEAD_IM_s_MaTableSramErr      2

#define FM10000_PARSER_EARLY_SRAM_CTRL_b_CErr    2
#define FM10000_PARSER_EARLY_SRAM_CTRL_b_UErr    3

#define FM10000_PARSER_LATE_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_PARSER_LATE_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_PARSER_LATE_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_PARSER_LATE_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_PARSER_LATE_SRAM_CTRL_b_CErr_0   4
#define FM10000_PARSER_LATE_SRAM_CTRL_b_CErr_1   5
#define FM10000_PARSER_LATE_SRAM_CTRL_b_UErr_0   6
#define FM10000_PARSER_LATE_SRAM_CTRL_b_UErr_1   7
#define FM10000_PARSER_LATE_SRAM_CTRL_b_BistDonePass_0 8
#define FM10000_PARSER_LATE_SRAM_CTRL_b_BistDonePass_1 9
#define FM10000_PARSER_LATE_SRAM_CTRL_b_BistDoneFail_0 10
#define FM10000_PARSER_LATE_SRAM_CTRL_b_BistDoneFail_1 11
#define FM10000_PARSER_LATE_SRAM_CTRL_l_CErr     4
#define FM10000_PARSER_LATE_SRAM_CTRL_h_CErr     5
#define FM10000_PARSER_LATE_SRAM_CTRL_s_CErr     1
#define FM10000_PARSER_LATE_SRAM_CTRL_l_UErr     6
#define FM10000_PARSER_LATE_SRAM_CTRL_h_UErr     7
#define FM10000_PARSER_LATE_SRAM_CTRL_s_UErr     1

#define FM10000_MAPPER_SRAM_CTRL_b_CErr          2
#define FM10000_MAPPER_SRAM_CTRL_b_UErr          3

#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_0       0
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_0       1
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_1       2
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_1       3
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_2       4
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_2       5
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_3       6
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_3       7
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_4       8
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_4       9
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_5       10
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_5       11
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_6       12
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_6       13
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_7       14
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_7       15
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_8       16
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_8       17
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_9       18
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_9       19
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_10      20
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_10      21
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_11      22
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_11      23
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_12      24
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_12      25
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_13      26
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_13      27
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_14      28
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_14      29
#define FM10000_FFU_SRAM_CTRL_l_ErrWrite_15      30
#define FM10000_FFU_SRAM_CTRL_h_ErrWrite_15      31
#define FM10000_FFU_SRAM_CTRL_b_CErr_0           32
#define FM10000_FFU_SRAM_CTRL_b_CErr_1           33
#define FM10000_FFU_SRAM_CTRL_b_CErr_2           34
#define FM10000_FFU_SRAM_CTRL_b_CErr_3           35
#define FM10000_FFU_SRAM_CTRL_b_CErr_4           36
#define FM10000_FFU_SRAM_CTRL_b_CErr_5           37
#define FM10000_FFU_SRAM_CTRL_b_CErr_6           38
#define FM10000_FFU_SRAM_CTRL_b_CErr_7           39
#define FM10000_FFU_SRAM_CTRL_b_CErr_8           40
#define FM10000_FFU_SRAM_CTRL_b_CErr_9           41
#define FM10000_FFU_SRAM_CTRL_b_CErr_10          42
#define FM10000_FFU_SRAM_CTRL_b_CErr_11          43
#define FM10000_FFU_SRAM_CTRL_b_CErr_12          44
#define FM10000_FFU_SRAM_CTRL_b_CErr_13          45
#define FM10000_FFU_SRAM_CTRL_b_CErr_14          46
#define FM10000_FFU_SRAM_CTRL_b_CErr_15          47
#define FM10000_FFU_SRAM_CTRL_b_UErr_0           48
#define FM10000_FFU_SRAM_CTRL_b_UErr_1           49
#define FM10000_FFU_SRAM_CTRL_b_UErr_2           50
#define FM10000_FFU_SRAM_CTRL_b_UErr_3           51
#define FM10000_FFU_SRAM_CTRL_b_UErr_4           52
#define FM10000_FFU_SRAM_CTRL_b_UErr_5           53
#define FM10000_FFU_SRAM_CTRL_b_UErr_6           54
#define FM10000_FFU_SRAM_CTRL_b_UErr_7           55
#define FM10000_FFU_SRAM_CTRL_b_UErr_8           56
#define FM10000_FFU_SRAM_CTRL_b_UErr_9           57
#define FM10000_FFU_SRAM_CTRL_b_UErr_10          58
#define FM10000_FFU_SRAM_CTRL_b_UErr_11          59
#define FM10000_FFU_SRAM_CTRL_b_UErr_12          60
#define FM10000_FFU_SRAM_CTRL_b_UErr_13          61
#define FM10000_FFU_SRAM_CTRL_b_UErr_14          62
#define FM10000_FFU_SRAM_CTRL_b_UErr_15          63
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_0   64
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_1   65
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_2   66
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_3   67
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_4   68
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_5   69
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_6   70
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_7   71
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_8   72
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_9   73
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_10  74
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_11  75
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_12  76
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_13  77
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_14  78
#define FM10000_FFU_SRAM_CTRL_b_BistDonePass_15  79
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_0   80
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_1   81
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_2   82
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_3   83
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_4   84
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_5   85
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_6   86
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_7   87
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_8   88
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_9   89
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_10  90
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_11  91
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_12  92
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_13  93
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_14  94
#define FM10000_FFU_SRAM_CTRL_b_BistDoneFail_15  95
#define FM10000_FFU_SRAM_CTRL_l_CErr             32
#define FM10000_FFU_SRAM_CTRL_h_CErr             47
#define FM10000_FFU_SRAM_CTRL_s_CErr             1
#define FM10000_FFU_SRAM_CTRL_l_UErr             48
#define FM10000_FFU_SRAM_CTRL_h_UErr             63
#define FM10000_FFU_SRAM_CTRL_s_UErr             1

#define FM10000_ARP_SRAM_CTRL_l_ErrWrite_0       0
#define FM10000_ARP_SRAM_CTRL_h_ErrWrite_0       1
#define FM10000_ARP_SRAM_CTRL_l_ErrWrite_1       2
#define FM10000_ARP_SRAM_CTRL_h_ErrWrite_1       3
#define FM10000_ARP_SRAM_CTRL_l_ErrWrite_2       4
#define FM10000_ARP_SRAM_CTRL_h_ErrWrite_2       5
#define FM10000_ARP_SRAM_CTRL_l_ErrWrite_3       6
#define FM10000_ARP_SRAM_CTRL_h_ErrWrite_3       7
#define FM10000_ARP_SRAM_CTRL_l_ErrWrite_4       8
#define FM10000_ARP_SRAM_CTRL_h_ErrWrite_4       9
#define FM10000_ARP_SRAM_CTRL_b_CErr_0           10
#define FM10000_ARP_SRAM_CTRL_b_CErr_1           11
#define FM10000_ARP_SRAM_CTRL_b_CErr_2           12
#define FM10000_ARP_SRAM_CTRL_b_CErr_3           13
#define FM10000_ARP_SRAM_CTRL_b_CErr_4           14
#define FM10000_ARP_SRAM_CTRL_b_UErr_0           15
#define FM10000_ARP_SRAM_CTRL_b_UErr_1           16
#define FM10000_ARP_SRAM_CTRL_b_UErr_2           17
#define FM10000_ARP_SRAM_CTRL_b_UErr_3           18
#define FM10000_ARP_SRAM_CTRL_b_UErr_4           19
#define FM10000_ARP_SRAM_CTRL_b_BistDonePass_0   20
#define FM10000_ARP_SRAM_CTRL_b_BistDonePass_1   21
#define FM10000_ARP_SRAM_CTRL_b_BistDonePass_2   22
#define FM10000_ARP_SRAM_CTRL_b_BistDonePass_3   23
#define FM10000_ARP_SRAM_CTRL_b_BistDonePass_4   24
#define FM10000_ARP_SRAM_CTRL_b_BistDoneFail_0   25
#define FM10000_ARP_SRAM_CTRL_b_BistDoneFail_1   26
#define FM10000_ARP_SRAM_CTRL_b_BistDoneFail_2   27
#define FM10000_ARP_SRAM_CTRL_b_BistDoneFail_3   28
#define FM10000_ARP_SRAM_CTRL_b_BistDoneFail_4   29
#define FM10000_ARP_SRAM_CTRL_l_CErr             10
#define FM10000_ARP_SRAM_CTRL_h_CErr             14
#define FM10000_ARP_SRAM_CTRL_s_CErr             1
#define FM10000_ARP_SRAM_CTRL_l_UErr             15
#define FM10000_ARP_SRAM_CTRL_h_UErr             19
#define FM10000_ARP_SRAM_CTRL_s_UErr             1

#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_CErr_0   8
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_CErr_1   9
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_CErr_2   10
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_CErr_3   11
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_UErr_0   12
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_UErr_1   13
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_UErr_2   14
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_UErr_3   15
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDonePass_0 16
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDonePass_1 17
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDonePass_2 18
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDonePass_3 19
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDoneFail_0 20
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDoneFail_1 21
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDoneFail_2 22
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_b_BistDoneFail_3 23
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_CErr     8
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_CErr     11
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_s_CErr     1
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_l_UErr     12
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_h_UErr     15
#define FM10000_VLAN_LOOKUP_SRAM_CTRL_s_UErr     1

#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_0  0
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_0  1
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_1  2
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_1  3
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_2  4
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_2  5
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_3  6
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_3  7
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_4  8
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_4  9
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_5  10
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_5  11
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_6  12
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_6  13
#define FM10000_MA_TABLE_SRAM_CTRL_l_ErrWrite_7  14
#define FM10000_MA_TABLE_SRAM_CTRL_h_ErrWrite_7  15
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_0      16
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_1      17
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_2      18
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_3      19
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_4      20
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_5      21
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_6      22
#define FM10000_MA_TABLE_SRAM_CTRL_b_CErr_7      23
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_0      24
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_1      25
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_2      26
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_3      27
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_4      28
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_5      29
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_6      30
#define FM10000_MA_TABLE_SRAM_CTRL_b_UErr_7      31
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_0 32
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_1 33
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_2 34
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_3 35
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_4 36
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_5 37
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_6 38
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDonePass_7 39
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_0 40
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_1 41
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_2 42
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_3 43
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_4 44
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_5 45
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_6 46
#define FM10000_MA_TABLE_SRAM_CTRL_b_BistDoneFail_7 47
#define FM10000_MA_TABLE_SRAM_CTRL_l_CErr        16
#define FM10000_MA_TABLE_SRAM_CTRL_h_CErr        23
#define FM10000_MA_TABLE_SRAM_CTRL_s_CErr        1
#define FM10000_MA_TABLE_SRAM_CTRL_l_UErr        24
#define FM10000_MA_TABLE_SRAM_CTRL_h_UErr        31
#define FM10000_MA_TABLE_SRAM_CTRL_s_UErr        1

#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_0 12
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_1 13
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_2 14
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_3 15
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_4 16
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_CErr_5 17
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_0 18
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_1 19
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_2 20
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_3 21
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_4 22
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_UErr_5 23
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_0 24
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_1 25
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_2 26
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_3 27
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_4 28
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDonePass_5 29
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_0 30
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_1 31
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_2 32
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_3 33
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_4 34
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_b_BistDoneFail_5 35
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_CErr 12
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_CErr 17
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_s_CErr 1
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_l_UErr 18
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_h_UErr 23
#define FM10000_FID_GLORT_LOOKUP_SRAM_CTRL_s_UErr 1

#define FM10000_GLORT_RAM_SRAM_CTRL_b_CErr       2
#define FM10000_GLORT_RAM_SRAM_CTRL_b_UErr       3

#define FM10000_GLORT_TABLE_SRAM_CTRL_b_CErr     2
#define FM10000_GLORT_TABLE_SRAM_CTRL_b_UErr     3

#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_CErr_0 10
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_CErr_1 11
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_CErr_2 12
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_CErr_3 13
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_CErr_4 14
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_UErr_0 15
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_UErr_1 16
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_UErr_2 17
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_UErr_3 18
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_UErr_4 19
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDonePass_0 20
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDonePass_1 21
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDonePass_2 22
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDonePass_3 23
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDonePass_4 24
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDoneFail_0 25
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDoneFail_1 26
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDoneFail_2 27
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDoneFail_3 28
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_b_BistDoneFail_4 29
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_CErr 10
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_CErr 14
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_s_CErr 1
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_l_UErr 15
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_h_UErr 19
#define FM10000_FH_HEAD_OUTPUT_FIFO_SRAM_CTRL_s_UErr 1

#define FM10000_POLICER_APPLY_CFG_4K_b_CommittedAction 0
#define FM10000_POLICER_APPLY_CFG_4K_b_ExcessAction 1

#define FM10000_POLICER_DSCP_DOWN_MAP_l_NewDSCP  0
#define FM10000_POLICER_DSCP_DOWN_MAP_h_NewDSCP  5

#define FM10000_POLICER_SWPRI_DOWN_MAP_l_NewSwitchPriority 0
#define FM10000_POLICER_SWPRI_DOWN_MAP_h_NewSwitchPriority 3

#define FM10000_TRIGGER_CONDITION_CFG_l_MatchSA  0
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchSA  1
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchDA  2
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchDA  3
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchHitSA 4
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchHitSA 5
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchHitDA 6
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchHitDA 7
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchHitSADA 8
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchHitSADA 9
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchVlan 10
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchVlan 11
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchFFU 12
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchFFU 13
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchSwitchPri 14
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchSwitchPri 15
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchEtherType 16
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchEtherType 17
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchDestGlort 18
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchDestGlort 19
#define FM10000_TRIGGER_CONDITION_CFG_b_MatchByPrecedence 20
#define FM10000_TRIGGER_CONDITION_CFG_b_MatchRandomNumber 21
#define FM10000_TRIGGER_CONDITION_CFG_b_MatchRandomIfLess 22
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchRandomThreshold 23
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchRandomThreshold 27
#define FM10000_TRIGGER_CONDITION_CFG_l_MatchTx  28
#define FM10000_TRIGGER_CONDITION_CFG_h_MatchTx  29

#define FM10000_TRIGGER_CONDITION_PARAM_l_SA_ID  0
#define FM10000_TRIGGER_CONDITION_PARAM_h_SA_ID  5
#define FM10000_TRIGGER_CONDITION_PARAM_l_DA_ID  6
#define FM10000_TRIGGER_CONDITION_PARAM_h_DA_ID  11
#define FM10000_TRIGGER_CONDITION_PARAM_l_VID_ID 12
#define FM10000_TRIGGER_CONDITION_PARAM_h_VID_ID 17
#define FM10000_TRIGGER_CONDITION_PARAM_l_SwitchPri 18
#define FM10000_TRIGGER_CONDITION_PARAM_h_SwitchPri 21
#define FM10000_TRIGGER_CONDITION_PARAM_l_FrameClassMask 22
#define FM10000_TRIGGER_CONDITION_PARAM_h_FrameClassMask 24
#define FM10000_TRIGGER_CONDITION_PARAM_l_RoutedMask 25
#define FM10000_TRIGGER_CONDITION_PARAM_h_RoutedMask 26
#define FM10000_TRIGGER_CONDITION_PARAM_l_FtypeMask 27
#define FM10000_TRIGGER_CONDITION_PARAM_h_FtypeMask 30

#define FM10000_TRIGGER_CONDITION_FFU_l_FFU_ID   0
#define FM10000_TRIGGER_CONDITION_FFU_h_FFU_ID   7
#define FM10000_TRIGGER_CONDITION_FFU_l_FFU_Mask 8
#define FM10000_TRIGGER_CONDITION_FFU_h_FFU_Mask 15

#define FM10000_TRIGGER_CONDITION_TYPE_l_EtherType 0
#define FM10000_TRIGGER_CONDITION_TYPE_h_EtherType 15
#define FM10000_TRIGGER_CONDITION_TYPE_l_EtherTypeMask 16
#define FM10000_TRIGGER_CONDITION_TYPE_h_EtherTypeMask 31

#define FM10000_TRIGGER_CONDITION_GLORT_l_DestGlort 0
#define FM10000_TRIGGER_CONDITION_GLORT_h_DestGlort 15
#define FM10000_TRIGGER_CONDITION_GLORT_l_GlortMask 16
#define FM10000_TRIGGER_CONDITION_GLORT_h_GlortMask 31

#define FM10000_TRIGGER_ACTION_CFG_1_l_ForwardingAction 0
#define FM10000_TRIGGER_ACTION_CFG_1_h_ForwardingAction 1
#define FM10000_TRIGGER_ACTION_CFG_1_l_TrapAction 2
#define FM10000_TRIGGER_ACTION_CFG_1_h_TrapAction 3
#define FM10000_TRIGGER_ACTION_CFG_1_b_MirroringAction 4
#define FM10000_TRIGGER_ACTION_CFG_1_b_SwitchPriAction 5
#define FM10000_TRIGGER_ACTION_CFG_1_b_VlanAction 6
#define FM10000_TRIGGER_ACTION_CFG_1_l_LearningAction 7
#define FM10000_TRIGGER_ACTION_CFG_1_h_LearningAction 8
#define FM10000_TRIGGER_ACTION_CFG_1_b_RateLimitAction 9

#define FM10000_TRIGGER_ACTION_CFG_2_l_NewSwitchPri 0
#define FM10000_TRIGGER_ACTION_CFG_2_h_NewSwitchPri 3
#define FM10000_TRIGGER_ACTION_CFG_2_l_NewEVID   4
#define FM10000_TRIGGER_ACTION_CFG_2_h_NewEVID   15
#define FM10000_TRIGGER_ACTION_CFG_2_l_RateLimitNum 16
#define FM10000_TRIGGER_ACTION_CFG_2_h_RateLimitNum 19

#define FM10000_TRIGGER_ACTION_GLORT_l_NewDestGlort 0
#define FM10000_TRIGGER_ACTION_GLORT_h_NewDestGlort 15
#define FM10000_TRIGGER_ACTION_GLORT_l_NewDestGlortMask 16
#define FM10000_TRIGGER_ACTION_GLORT_h_NewDestGlortMask 31

#define FM10000_TRIGGER_ACTION_DMASK_b_FilterDestMask 48

#define FM10000_TRIGGER_ACTION_MIRROR_b_MirrorSelect 0
#define FM10000_TRIGGER_ACTION_MIRROR_l_MirrorProfileIndex 1
#define FM10000_TRIGGER_ACTION_MIRROR_h_MirrorProfileIndex 6

#define FM10000_LAG_CFG_l_LagSize                0
#define FM10000_LAG_CFG_h_LagSize                3
#define FM10000_LAG_CFG_l_Index                  4
#define FM10000_LAG_CFG_h_Index                  7
#define FM10000_LAG_CFG_b_HashRotation           8
#define FM10000_LAG_CFG_b_InLAG                  9

#define FM10000_CANONICAL_GLORT_CAM_l_LagGlort   0
#define FM10000_CANONICAL_GLORT_CAM_h_LagGlort   15
#define FM10000_CANONICAL_GLORT_CAM_l_MaskSize   16
#define FM10000_CANONICAL_GLORT_CAM_h_MaskSize   19
#define FM10000_CANONICAL_GLORT_CAM_l_PortFieldSize 20
#define FM10000_CANONICAL_GLORT_CAM_h_PortFieldSize 22

#define FM10000_FFU_MAP_VLAN_l_MAP_VLAN          0
#define FM10000_FFU_MAP_VLAN_h_MAP_VLAN          11
#define FM10000_FFU_MAP_VLAN_b_Routable          12

#define FM10000_FFU_MAP_SRC_l_MAP_SRC            0
#define FM10000_FFU_MAP_SRC_h_MAP_SRC            3
#define FM10000_FFU_MAP_SRC_b_Routable           4

#define FM10000_FFU_MAP_MAC_l_MAC                0
#define FM10000_FFU_MAP_MAC_h_MAC                47
#define FM10000_FFU_MAP_MAC_l_IgnoreLength       48
#define FM10000_FFU_MAP_MAC_h_IgnoreLength       53
#define FM10000_FFU_MAP_MAC_b_validSMAC          54
#define FM10000_FFU_MAP_MAC_b_validDMAC          55
#define FM10000_FFU_MAP_MAC_l_MAP_MAC            56
#define FM10000_FFU_MAP_MAC_h_MAP_MAC            59
#define FM10000_FFU_MAP_MAC_b_Router             60

#define FM10000_FFU_MAP_TYPE_l_TYPE_XXX          0
#define FM10000_FFU_MAP_TYPE_h_TYPE_XXX          15
#define FM10000_FFU_MAP_TYPE_l_MAP_TYPE          16
#define FM10000_FFU_MAP_TYPE_h_MAP_TYPE          19

#define FM10000_FFU_MAP_LENGTH_l_LENGTH          0
#define FM10000_FFU_MAP_LENGTH_h_LENGTH          15
#define FM10000_FFU_MAP_LENGTH_l_MAP_LENGTH      16
#define FM10000_FFU_MAP_LENGTH_h_MAP_LENGTH      19

#define FM10000_FFU_MAP_IP_CFG_l_IgnoreLength    0
#define FM10000_FFU_MAP_IP_CFG_h_IgnoreLength    7
#define FM10000_FFU_MAP_IP_CFG_b_validSIP        8
#define FM10000_FFU_MAP_IP_CFG_b_validDIP        9
#define FM10000_FFU_MAP_IP_CFG_l_MAP_IP          10
#define FM10000_FFU_MAP_IP_CFG_h_MAP_IP          13

#define FM10000_FFU_MAP_PROT_l_PROT              0
#define FM10000_FFU_MAP_PROT_h_PROT              7
#define FM10000_FFU_MAP_PROT_l_MAP_PROT          8
#define FM10000_FFU_MAP_PROT_h_MAP_PROT          10

#define FM10000_FFU_MAP_L4_SRC_l_L4SRC           0
#define FM10000_FFU_MAP_L4_SRC_h_L4SRC           15
#define FM10000_FFU_MAP_L4_SRC_l_MAP_PROT        16
#define FM10000_FFU_MAP_L4_SRC_h_MAP_PROT        18
#define FM10000_FFU_MAP_L4_SRC_b_VALID           19
#define FM10000_FFU_MAP_L4_SRC_l_MAP_L4SRC       32
#define FM10000_FFU_MAP_L4_SRC_h_MAP_L4SRC       47

#define FM10000_FFU_EGRESS_CHUNK_VALID_l_Valid   0
#define FM10000_FFU_EGRESS_CHUNK_VALID_h_Valid   31

#define FM10000_FFU_EGRESS_CHUNK_CFG_b_StartCascade 0

#define FM10000_RX_STATS_CFG_l_PerFrameAdjustment 0
#define FM10000_RX_STATS_CFG_h_PerFrameAdjustment 7
#define FM10000_RX_STATS_CFG_l_EnableMask        8
#define FM10000_RX_STATS_CFG_h_EnableMask        13
#define FM10000_RX_STATS_CFG_b_PrioritySelect    14

#define FM10000_SAF_MATRIX_l_EnableSNF           0
#define FM10000_SAF_MATRIX_h_EnableSNF           47
#define FM10000_SAF_MATRIX_l_CutThruMode         48
#define FM10000_SAF_MATRIX_h_CutThruMode         49

#define FM10000_FRAME_TIME_OUT_l_timeoutMult     0
#define FM10000_FRAME_TIME_OUT_h_timeoutMult     23

#define FM10000_SAF_SRAM_CTRL_l_ErrWrite_0       0
#define FM10000_SAF_SRAM_CTRL_h_ErrWrite_0       1
#define FM10000_SAF_SRAM_CTRL_l_ErrWrite_1       2
#define FM10000_SAF_SRAM_CTRL_h_ErrWrite_1       3
#define FM10000_SAF_SRAM_CTRL_l_ErrWrite_2       4
#define FM10000_SAF_SRAM_CTRL_h_ErrWrite_2       5
#define FM10000_SAF_SRAM_CTRL_l_ErrWrite_3       6
#define FM10000_SAF_SRAM_CTRL_h_ErrWrite_3       7
#define FM10000_SAF_SRAM_CTRL_b_CErr_0           8
#define FM10000_SAF_SRAM_CTRL_b_CErr_1           9
#define FM10000_SAF_SRAM_CTRL_b_CErr_2           10
#define FM10000_SAF_SRAM_CTRL_b_CErr_3           11
#define FM10000_SAF_SRAM_CTRL_b_UErr_0           12
#define FM10000_SAF_SRAM_CTRL_b_UErr_1           13
#define FM10000_SAF_SRAM_CTRL_b_UErr_2           14
#define FM10000_SAF_SRAM_CTRL_b_UErr_3           15
#define FM10000_SAF_SRAM_CTRL_b_BistDonePass_0   16
#define FM10000_SAF_SRAM_CTRL_b_BistDonePass_1   17
#define FM10000_SAF_SRAM_CTRL_b_BistDonePass_2   18
#define FM10000_SAF_SRAM_CTRL_b_BistDonePass_3   19
#define FM10000_SAF_SRAM_CTRL_b_BistDoneFail_0   20
#define FM10000_SAF_SRAM_CTRL_b_BistDoneFail_1   21
#define FM10000_SAF_SRAM_CTRL_b_BistDoneFail_2   22
#define FM10000_SAF_SRAM_CTRL_b_BistDoneFail_3   23
#define FM10000_SAF_SRAM_CTRL_l_CErr             8
#define FM10000_SAF_SRAM_CTRL_h_CErr             11
#define FM10000_SAF_SRAM_CTRL_s_CErr             1
#define FM10000_SAF_SRAM_CTRL_l_UErr             12
#define FM10000_SAF_SRAM_CTRL_h_UErr             15
#define FM10000_SAF_SRAM_CTRL_s_UErr             1

#define FM10000_EGRESS_PAUSE_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_CErr_0  4
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_CErr_1  5
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_UErr_0  6
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_UErr_1  7
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_BistDonePass_0 8
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_BistDonePass_1 9
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_BistDoneFail_0 10
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_b_BistDoneFail_1 11
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_l_CErr    4
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_h_CErr    5
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_s_CErr    1
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_l_UErr    6
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_h_UErr    7
#define FM10000_EGRESS_PAUSE_SRAM_CTRL_s_UErr    1

#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_0  0
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_0  1
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_1  2
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_1  3
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_2  4
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_2  5
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_3  6
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_3  7
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_4  8
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_4  9
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_5  10
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_5  11
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_6  12
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_6  13
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_7  14
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_7  15
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_8  16
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_8  17
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_9  18
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_9  19
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_10 20
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_10 21
#define FM10000_RX_STATS_SRAM_CTRL_l_ErrWrite_11 22
#define FM10000_RX_STATS_SRAM_CTRL_h_ErrWrite_11 23
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_0      24
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_1      25
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_2      26
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_3      27
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_4      28
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_5      29
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_6      30
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_7      31
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_8      32
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_9      33
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_10     34
#define FM10000_RX_STATS_SRAM_CTRL_b_CErr_11     35
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_0      36
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_1      37
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_2      38
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_3      39
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_4      40
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_5      41
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_6      42
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_7      43
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_8      44
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_9      45
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_10     46
#define FM10000_RX_STATS_SRAM_CTRL_b_UErr_11     47
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_0 48
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_1 49
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_2 50
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_3 51
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_4 52
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_5 53
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_6 54
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_7 55
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_8 56
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_9 57
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_10 58
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDonePass_11 59
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_0 60
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_1 61
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_2 62
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_3 63
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_4 64
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_5 65
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_6 66
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_7 67
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_8 68
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_9 69
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_10 70
#define FM10000_RX_STATS_SRAM_CTRL_b_BistDoneFail_11 71
#define FM10000_RX_STATS_SRAM_CTRL_l_CErr        24
#define FM10000_RX_STATS_SRAM_CTRL_h_CErr        35
#define FM10000_RX_STATS_SRAM_CTRL_s_CErr        1
#define FM10000_RX_STATS_SRAM_CTRL_l_UErr        36
#define FM10000_RX_STATS_SRAM_CTRL_h_UErr        47
#define FM10000_RX_STATS_SRAM_CTRL_s_UErr        1

#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_6 12
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_6 13
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_7 14
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_7 15
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_8 16
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_8 17
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_9 18
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_9 19
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_10 20
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_10 21
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_ErrWrite_11 22
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_ErrWrite_11 23
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_0 24
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_1 25
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_2 26
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_3 27
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_4 28
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_5 29
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_6 30
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_7 31
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_8 32
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_9 33
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_10 34
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_CErr_11 35
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_0 36
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_1 37
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_2 38
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_3 39
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_4 40
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_5 41
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_6 42
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_7 43
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_8 44
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_9 45
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_10 46
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_UErr_11 47
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_0 48
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_1 49
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_2 50
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_3 51
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_4 52
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_5 53
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_6 54
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_7 55
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_8 56
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_9 57
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_10 58
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDonePass_11 59
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_0 60
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_1 61
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_2 62
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_3 63
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_4 64
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_5 65
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_6 66
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_7 67
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_8 68
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_9 69
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_10 70
#define FM10000_POLICER_USAGE_SRAM_CTRL_b_BistDoneFail_11 71
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_CErr   24
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_CErr   35
#define FM10000_POLICER_USAGE_SRAM_CTRL_s_CErr   1
#define FM10000_POLICER_USAGE_SRAM_CTRL_l_UErr   36
#define FM10000_POLICER_USAGE_SRAM_CTRL_h_UErr   47
#define FM10000_POLICER_USAGE_SRAM_CTRL_s_UErr   1

#define FM10000_TCN_SRAM_CTRL_b_CErr             2
#define FM10000_TCN_SRAM_CTRL_b_UErr             3

#define FM10000_FH_TAIL_IP_l_SafSramErr          0
#define FM10000_FH_TAIL_IP_h_SafSramErr          1
#define FM10000_FH_TAIL_IP_l_EgressPauseSramErr  2
#define FM10000_FH_TAIL_IP_h_EgressPauseSramErr  3
#define FM10000_FH_TAIL_IP_l_RxStatsSramErr      4
#define FM10000_FH_TAIL_IP_h_RxStatsSramErr      5
#define FM10000_FH_TAIL_IP_l_PolicerUsageSramErr 6
#define FM10000_FH_TAIL_IP_h_PolicerUsageSramErr 7
#define FM10000_FH_TAIL_IP_l_TcnSramErr          8
#define FM10000_FH_TAIL_IP_h_TcnSramErr          9
#define FM10000_FH_TAIL_IP_b_TCN                 10

#define FM10000_FH_TAIL_IM_l_SafSramErr          0
#define FM10000_FH_TAIL_IM_h_SafSramErr          1
#define FM10000_FH_TAIL_IM_l_EgressPauseSramErr  2
#define FM10000_FH_TAIL_IM_h_EgressPauseSramErr  3
#define FM10000_FH_TAIL_IM_l_RxStatsSramErr      4
#define FM10000_FH_TAIL_IM_h_RxStatsSramErr      5
#define FM10000_FH_TAIL_IM_l_PolicerUsageSramErr 6
#define FM10000_FH_TAIL_IM_h_PolicerUsageSramErr 7
#define FM10000_FH_TAIL_IM_l_TcnSramErr          8
#define FM10000_FH_TAIL_IM_h_TcnSramErr          9
#define FM10000_FH_TAIL_IM_b_TCN                 10

#define FM10000_POLICER_CFG_4K_l_Committed       0
#define FM10000_POLICER_CFG_4K_h_Committed       17
#define FM10000_POLICER_CFG_4K_l_Excess          32
#define FM10000_POLICER_CFG_4K_h_Excess          49

#define FM10000_POLICER_STATE_4K_l_Count1        0
#define FM10000_POLICER_STATE_4K_h_Count1        63
#define FM10000_POLICER_STATE_4K_l_Count2        64
#define FM10000_POLICER_STATE_4K_h_Count2        127

#define FM10000_POLICER_CFG_l_IndexLastPolicer   0
#define FM10000_POLICER_CFG_h_IndexLastPolicer   11
#define FM10000_POLICER_CFG_l_IngressColorSource 12
#define FM10000_POLICER_CFG_h_IngressColorSource 13
#define FM10000_POLICER_CFG_b_MarkDSCP           14
#define FM10000_POLICER_CFG_b_MarkSwitchPri      15

#define FM10000_POLICER_SWEEPER_PERIOD_CFG_l_Period 0
#define FM10000_POLICER_SWEEPER_PERIOD_CFG_h_Period 19
#define FM10000_POLICER_SWEEPER_PERIOD_CFG_b_SweeperEnable 20

#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_0 0
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_0 2
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_1 3
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_1 5
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_2 6
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_2 8
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_3 9
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_3 11
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_4 12
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_4 14
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_5 15
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_5 17
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_6 18
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_6 20
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_7 21
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_7 23
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_8 24
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_8 26
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_9 27
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_9 29
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_10 30
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_10 32
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_11 33
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_11 35
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_12 36
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_12 38
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_13 39
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_13 41
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_14 42
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_14 44
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc_15 45
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc_15 47
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_l_tc 0
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_h_tc 47
#define FM10000_CM_SWEEPER_SWITCH_PRI_TO_TC_s_tc 3

#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_0     0
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_1     1
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_2     2
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_3     3
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_4     4
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_5     5
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_6     6
#define FM10000_CM_SWEEPER_TC_TO_SMP_b_smp_7     7

#define FM10000_CM_TX_TC_PRIVATE_WM_l_watermark  0
#define FM10000_CM_TX_TC_PRIVATE_WM_h_watermark  14

#define FM10000_CM_TX_TC_HOG_WM_l_watermark      0
#define FM10000_CM_TX_TC_HOG_WM_h_watermark      14

#define FM10000_CM_RX_SMP_PAUSE_WM_l_PauseOn     0
#define FM10000_CM_RX_SMP_PAUSE_WM_h_PauseOn     14
#define FM10000_CM_RX_SMP_PAUSE_WM_l_PauseOff    16
#define FM10000_CM_RX_SMP_PAUSE_WM_h_PauseOff    30

#define FM10000_CM_RX_SMP_PRIVATE_WM_l_watermark 0
#define FM10000_CM_RX_SMP_PRIVATE_WM_h_watermark 14

#define FM10000_CM_RX_SMP_HOG_WM_l_watermark     0
#define FM10000_CM_RX_SMP_HOG_WM_h_watermark     14

#define FM10000_CM_PAUSE_RESEND_INTERVAL_l_INTERVAL 0
#define FM10000_CM_PAUSE_RESEND_INTERVAL_h_INTERVAL 15

#define FM10000_CM_PAUSE_BASE_FREQ_l_M           0
#define FM10000_CM_PAUSE_BASE_FREQ_h_M           9
#define FM10000_CM_PAUSE_BASE_FREQ_l_N           10
#define FM10000_CM_PAUSE_BASE_FREQ_h_N           19

#define FM10000_CM_PAUSE_CFG_l_PauseMask         0
#define FM10000_CM_PAUSE_CFG_h_PauseMask         7
#define FM10000_CM_PAUSE_CFG_l_PauseQuantaMultiplier 8
#define FM10000_CM_PAUSE_CFG_h_PauseQuantaMultiplier 23
#define FM10000_CM_PAUSE_CFG_l_PauseQuantaDivisor 24
#define FM10000_CM_PAUSE_CFG_h_PauseQuantaDivisor 28

#define FM10000_CM_SHARED_WM_l_watermark         0
#define FM10000_CM_SHARED_WM_h_watermark         14

#define FM10000_CM_SHARED_SMP_PAUSE_WM_l_PauseOn 0
#define FM10000_CM_SHARED_SMP_PAUSE_WM_h_PauseOn 14
#define FM10000_CM_SHARED_SMP_PAUSE_WM_l_PauseOff 16
#define FM10000_CM_SHARED_SMP_PAUSE_WM_h_PauseOff 30

#define FM10000_CM_GLOBAL_WM_l_watermark         0
#define FM10000_CM_GLOBAL_WM_h_watermark         14

#define FM10000_CM_GLOBAL_CFG_l_ifgPenalty       0
#define FM10000_CM_GLOBAL_CFG_h_ifgPenalty       7
#define FM10000_CM_GLOBAL_CFG_b_WmSweeperEnable  10
#define FM10000_CM_GLOBAL_CFG_b_PauseGenSweeperEnable 11
#define FM10000_CM_GLOBAL_CFG_b_PauseRecSweeperEnable 12
#define FM10000_CM_GLOBAL_CFG_l_NumSweeperPorts  13
#define FM10000_CM_GLOBAL_CFG_h_NumSweeperPorts  18

#define FM10000_CM_TC_PC_MAP_l_PauseClass_0      0
#define FM10000_CM_TC_PC_MAP_h_PauseClass_0      2
#define FM10000_CM_TC_PC_MAP_l_PauseClass_1      3
#define FM10000_CM_TC_PC_MAP_h_PauseClass_1      5
#define FM10000_CM_TC_PC_MAP_l_PauseClass_2      6
#define FM10000_CM_TC_PC_MAP_h_PauseClass_2      8
#define FM10000_CM_TC_PC_MAP_l_PauseClass_3      9
#define FM10000_CM_TC_PC_MAP_h_PauseClass_3      11
#define FM10000_CM_TC_PC_MAP_l_PauseClass_4      12
#define FM10000_CM_TC_PC_MAP_h_PauseClass_4      14
#define FM10000_CM_TC_PC_MAP_l_PauseClass_5      15
#define FM10000_CM_TC_PC_MAP_h_PauseClass_5      17
#define FM10000_CM_TC_PC_MAP_l_PauseClass_6      18
#define FM10000_CM_TC_PC_MAP_h_PauseClass_6      20
#define FM10000_CM_TC_PC_MAP_l_PauseClass_7      21
#define FM10000_CM_TC_PC_MAP_h_PauseClass_7      23
#define FM10000_CM_TC_PC_MAP_l_PauseClass        0
#define FM10000_CM_TC_PC_MAP_h_PauseClass        23
#define FM10000_CM_TC_PC_MAP_s_PauseClass        3

#define FM10000_CM_PC_SMP_MAP_l_SMP_0            0
#define FM10000_CM_PC_SMP_MAP_h_SMP_0            3
#define FM10000_CM_PC_SMP_MAP_l_SMP_1            4
#define FM10000_CM_PC_SMP_MAP_h_SMP_1            7
#define FM10000_CM_PC_SMP_MAP_l_SMP_2            8
#define FM10000_CM_PC_SMP_MAP_h_SMP_2            11
#define FM10000_CM_PC_SMP_MAP_l_SMP_3            12
#define FM10000_CM_PC_SMP_MAP_h_SMP_3            15
#define FM10000_CM_PC_SMP_MAP_l_SMP_4            16
#define FM10000_CM_PC_SMP_MAP_h_SMP_4            19
#define FM10000_CM_PC_SMP_MAP_l_SMP_5            20
#define FM10000_CM_PC_SMP_MAP_h_SMP_5            23
#define FM10000_CM_PC_SMP_MAP_l_SMP_6            24
#define FM10000_CM_PC_SMP_MAP_h_SMP_6            27
#define FM10000_CM_PC_SMP_MAP_l_SMP_7            28
#define FM10000_CM_PC_SMP_MAP_h_SMP_7            31
#define FM10000_CM_PC_SMP_MAP_l_SMP              0
#define FM10000_CM_PC_SMP_MAP_h_SMP              31
#define FM10000_CM_PC_SMP_MAP_s_SMP              4

#define FM10000_CM_SOFTDROP_WM_l_SoftDropSegmentLimit 0
#define FM10000_CM_SOFTDROP_WM_h_SoftDropSegmentLimit 14
#define FM10000_CM_SOFTDROP_WM_l_HogSegmentLimit 16
#define FM10000_CM_SOFTDROP_WM_h_HogSegmentLimit 30

#define FM10000_TX_RATE_LIM_CFG_l_Capacity       0
#define FM10000_TX_RATE_LIM_CFG_h_Capacity       12
#define FM10000_TX_RATE_LIM_CFG_l_RateFrac       13
#define FM10000_TX_RATE_LIM_CFG_h_RateFrac       20
#define FM10000_TX_RATE_LIM_CFG_l_RateUnit       21
#define FM10000_TX_RATE_LIM_CFG_h_RateUnit       31

#define FM10000_TX_RATE_LIM_USAGE_l_Units        8
#define FM10000_TX_RATE_LIM_USAGE_h_Units        31

#define FM10000_CM_BSG_MAP_l_BSG_0               0
#define FM10000_CM_BSG_MAP_h_BSG_0               3
#define FM10000_CM_BSG_MAP_l_BSG_1               4
#define FM10000_CM_BSG_MAP_h_BSG_1               7
#define FM10000_CM_BSG_MAP_l_BSG_2               8
#define FM10000_CM_BSG_MAP_h_BSG_2               11
#define FM10000_CM_BSG_MAP_l_BSG_3               12
#define FM10000_CM_BSG_MAP_h_BSG_3               15
#define FM10000_CM_BSG_MAP_l_BSG_4               16
#define FM10000_CM_BSG_MAP_h_BSG_4               19
#define FM10000_CM_BSG_MAP_l_BSG_5               20
#define FM10000_CM_BSG_MAP_h_BSG_5               23
#define FM10000_CM_BSG_MAP_l_BSG_6               24
#define FM10000_CM_BSG_MAP_h_BSG_6               27
#define FM10000_CM_BSG_MAP_l_BSG_7               28
#define FM10000_CM_BSG_MAP_h_BSG_7               31
#define FM10000_CM_BSG_MAP_l_BSG                 0
#define FM10000_CM_BSG_MAP_h_BSG                 31
#define FM10000_CM_BSG_MAP_s_BSG                 4

#define FM10000_CM_TX_TC_USAGE_l_count           0
#define FM10000_CM_TX_TC_USAGE_h_count           15

#define FM10000_CM_RX_SMP_USAGE_l_count          0
#define FM10000_CM_RX_SMP_USAGE_h_count          15

#define FM10000_CM_SHARED_SMP_USAGE_l_count      0
#define FM10000_CM_SHARED_SMP_USAGE_h_count      15

#define FM10000_CM_SMP_USAGE_l_count             0
#define FM10000_CM_SMP_USAGE_h_count             15

#define FM10000_CM_GLOBAL_USAGE_l_count          0
#define FM10000_CM_GLOBAL_USAGE_h_count          15

#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_0 0
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_0 15
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_1 16
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_1 31
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_2 32
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_2 47
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_3 48
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_3 63
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_4 64
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_4 79
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_5 80
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_5 95
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_6 96
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_6 111
#define FM10000_CM_PAUSE_RCV_STATE_l_PauseTime_7 112
#define FM10000_CM_PAUSE_RCV_STATE_h_PauseTime_7 127

#define FM10000_MA_TCN_DEQUEUE_l_MACAddress      0
#define FM10000_MA_TCN_DEQUEUE_h_MACAddress      47
#define FM10000_MA_TCN_DEQUEUE_l_VID             48
#define FM10000_MA_TCN_DEQUEUE_h_VID             59
#define FM10000_MA_TCN_DEQUEUE_l_srcGlort        60
#define FM10000_MA_TCN_DEQUEUE_h_srcGlort        75
#define FM10000_MA_TCN_DEQUEUE_l_Index           76
#define FM10000_MA_TCN_DEQUEUE_h_Index           89
#define FM10000_MA_TCN_DEQUEUE_l_Port            90
#define FM10000_MA_TCN_DEQUEUE_h_Port            95
#define FM10000_MA_TCN_DEQUEUE_b_EntryType       96
#define FM10000_MA_TCN_DEQUEUE_b_Valid           97
#define FM10000_MA_TCN_DEQUEUE_b_U_err           98

#define FM10000_MA_TCN_PTR_HEAD_l_Head           0
#define FM10000_MA_TCN_PTR_HEAD_h_Head           8

#define FM10000_MA_TCN_PTR_TAIL_l_Tail           0
#define FM10000_MA_TCN_PTR_TAIL_h_Tail           8

#define FM10000_MA_TCN_WM_l_Wm                   0
#define FM10000_MA_TCN_WM_h_Wm                   8

#define FM10000_MA_TCN_IP_b_PendingEvents        0
#define FM10000_MA_TCN_IP_b_TCN_Overflow         1

#define FM10000_MA_TCN_IM_b_PendingEvents        0
#define FM10000_MA_TCN_IM_b_TCN_Overflow         1

#define FM10000_TRIGGER_RATE_LIM_CFG_1_l_Capacity 0
#define FM10000_TRIGGER_RATE_LIM_CFG_1_h_Capacity 11
#define FM10000_TRIGGER_RATE_LIM_CFG_1_l_RateMantissa 12
#define FM10000_TRIGGER_RATE_LIM_CFG_1_h_RateMantissa 23
#define FM10000_TRIGGER_RATE_LIM_CFG_1_l_RateExponent 24
#define FM10000_TRIGGER_RATE_LIM_CFG_1_h_RateExponent 25

#define FM10000_MOD_IP_b_HeadStorage_CERR        0
#define FM10000_MOD_IP_b_HeadStorage_UERR        1
#define FM10000_MOD_IP_b_McVlanTable_CERR        2
#define FM10000_MOD_IP_b_McVlanTable_UERR        3
#define FM10000_MOD_IP_b_PerPortCfg1_CERR        4
#define FM10000_MOD_IP_b_PerPortCfg1_UERR        5
#define FM10000_MOD_IP_b_PerPortCfg2_CERR        6
#define FM10000_MOD_IP_b_PerPortCfg2_UERR        7
#define FM10000_MOD_IP_b_Vpri1Map_CERR           8
#define FM10000_MOD_IP_b_Vpri1Map_UERR           9
#define FM10000_MOD_IP_b_Vpri2Map_CERR           10
#define FM10000_MOD_IP_b_Vpri2Map_UERR           11
#define FM10000_MOD_IP_b_MirProfTable_CERR       12
#define FM10000_MOD_IP_b_MirProfTable_UERR       13
#define FM10000_MOD_IP_b_VtagVid1Map_CERR        14
#define FM10000_MOD_IP_b_VtagVid1Map_UERR        15
#define FM10000_MOD_IP_b_Vid2Map_CERR            16
#define FM10000_MOD_IP_b_Vid2Map_UERR            17
#define FM10000_MOD_IP_b_Ctrl2DpFifo0_CERR       18
#define FM10000_MOD_IP_b_Ctrl2DpFifo0_UERR       19
#define FM10000_MOD_IP_b_Ctrl2DpFifo1_CERR       20
#define FM10000_MOD_IP_b_Ctrl2DpFifo1_UERR       21
#define FM10000_MOD_IP_b_Ctrl2DpFifo2_CERR       22
#define FM10000_MOD_IP_b_Ctrl2DpFifo2_UERR       23
#define FM10000_MOD_IP_b_Ctrl2DpFifo3_CERR       24
#define FM10000_MOD_IP_b_Ctrl2DpFifo3_UERR       25
#define FM10000_MOD_IP_b_StatsFrameCnt0_CERR     26
#define FM10000_MOD_IP_b_StatsFrameCnt0_UERR     27
#define FM10000_MOD_IP_b_StatsFrameCnt1_CERR     28
#define FM10000_MOD_IP_b_StatsFrameCnt1_UERR     29
#define FM10000_MOD_IP_b_StatsByteCnt0_CERR      30
#define FM10000_MOD_IP_b_StatsByteCnt0_UERR      31
#define FM10000_MOD_IP_b_StatsByteCnt1_CERR      32
#define FM10000_MOD_IP_b_StatsByteCnt1_UERR      33
#define FM10000_MOD_IP_b_Refcount_CERR           34
#define FM10000_MOD_IP_b_Refcount_UERR           35
#define FM10000_MOD_IP_b_EschedTxInfoFifo_CERR   36
#define FM10000_MOD_IP_b_EschedTxInfoFifo_UERR   37
#define FM10000_MOD_IP_b_CmTxInfoFifo_CERR       38
#define FM10000_MOD_IP_b_CmTxInfoFifo_UERR       39
#define FM10000_MOD_IP_b_MgmtRdFifo_CERR         40
#define FM10000_MOD_IP_b_MgmtRdFifo_UERR         41

#define FM10000_MOD_IM_b_HeadStorage_CERR        0
#define FM10000_MOD_IM_b_HeadStorage_UERR        1
#define FM10000_MOD_IM_b_McVlanTable_CERR        2
#define FM10000_MOD_IM_b_McVlanTable_UERR        3
#define FM10000_MOD_IM_b_PerPortCfg1_CERR        4
#define FM10000_MOD_IM_b_PerPortCfg1_UERR        5
#define FM10000_MOD_IM_b_PerPortCfg2_CERR        6
#define FM10000_MOD_IM_b_PerPortCfg2_UERR        7
#define FM10000_MOD_IM_b_Vpri1Map_CERR           8
#define FM10000_MOD_IM_b_Vpri1Map_UERR           9
#define FM10000_MOD_IM_b_Vpri2Map_CERR           10
#define FM10000_MOD_IM_b_Vpri2Map_UERR           11
#define FM10000_MOD_IM_b_MirProfTable_CERR       12
#define FM10000_MOD_IM_b_MirProfTable_UERR       13
#define FM10000_MOD_IM_b_VtagVid1Map_CERR        14
#define FM10000_MOD_IM_b_VtagVid1Map_UERR        15
#define FM10000_MOD_IM_b_Vid2Map_CERR            16
#define FM10000_MOD_IM_b_Vid2Map_UERR            17
#define FM10000_MOD_IM_b_Ctrl2DpFifo0_CERR       18
#define FM10000_MOD_IM_b_Ctrl2DpFifo0_UERR       19
#define FM10000_MOD_IM_b_Ctrl2DpFifo1_CERR       20
#define FM10000_MOD_IM_b_Ctrl2DpFifo1_UERR       21
#define FM10000_MOD_IM_b_Ctrl2DpFifo2_CERR       22
#define FM10000_MOD_IM_b_Ctrl2DpFifo2_UERR       23
#define FM10000_MOD_IM_b_Ctrl2DpFifo3_CERR       24
#define FM10000_MOD_IM_b_Ctrl2DpFifo3_UERR       25
#define FM10000_MOD_IM_b_StatsFrameCnt0_CERR     26
#define FM10000_MOD_IM_b_StatsFrameCnt0_UERR     27
#define FM10000_MOD_IM_b_StatsFrameCnt1_CERR     28
#define FM10000_MOD_IM_b_StatsFrameCnt1_UERR     29
#define FM10000_MOD_IM_b_StatsByteCnt0_CERR      30
#define FM10000_MOD_IM_b_StatsByteCnt0_UERR      31
#define FM10000_MOD_IM_b_StatsByteCnt1_CERR      32
#define FM10000_MOD_IM_b_StatsByteCnt1_UERR      33
#define FM10000_MOD_IM_b_Refcount_CERR           34
#define FM10000_MOD_IM_b_Refcount_UERR           35
#define FM10000_MOD_IM_b_EschedTxInfoFifo_CERR   36
#define FM10000_MOD_IM_b_EschedTxInfoFifo_UERR   37
#define FM10000_MOD_IM_b_CmTxInfoFifo_CERR       38
#define FM10000_MOD_IM_b_CmTxInfoFifo_UERR       39
#define FM10000_MOD_IM_b_MgmtRdFifo_CERR         40
#define FM10000_MOD_IM_b_MgmtRdFifo_UERR         41

#define FM10000_MOD_PAUSE_SMAC_l_SMAC            0
#define FM10000_MOD_PAUSE_SMAC_h_SMAC            47

#define FM10000_MOD_MCAST_VLAN_TABLE_l_VID       0
#define FM10000_MOD_MCAST_VLAN_TABLE_h_VID       11
#define FM10000_MOD_MCAST_VLAN_TABLE_l_DGLORT    12
#define FM10000_MOD_MCAST_VLAN_TABLE_h_DGLORT    27
#define FM10000_MOD_MCAST_VLAN_TABLE_b_ReplaceVID 28
#define FM10000_MOD_MCAST_VLAN_TABLE_b_ReplaceDGLORT 29

#define FM10000_MOD_VLAN_TAG_VID1_MAP_l_Tag      0
#define FM10000_MOD_VLAN_TAG_VID1_MAP_h_Tag      47
#define FM10000_MOD_VLAN_TAG_VID1_MAP_l_VID      48
#define FM10000_MOD_VLAN_TAG_VID1_MAP_h_VID      59

#define FM10000_MOD_VID2_MAP_l_VID               0
#define FM10000_MOD_VID2_MAP_h_VID               11

#define FM10000_MOD_MIRROR_PROFILE_TABLE_l_GLORT 0
#define FM10000_MOD_MIRROR_PROFILE_TABLE_h_GLORT 15
#define FM10000_MOD_MIRROR_PROFILE_TABLE_b_TRUNC 16
#define FM10000_MOD_MIRROR_PROFILE_TABLE_l_VID   17
#define FM10000_MOD_MIRROR_PROFILE_TABLE_h_VID   28
#define FM10000_MOD_MIRROR_PROFILE_TABLE_l_VPRI  29
#define FM10000_MOD_MIRROR_PROFILE_TABLE_h_VPRI  32

#define FM10000_MOD_PER_PORT_CFG_1_l_LoopbackSuppressGlort 0
#define FM10000_MOD_PER_PORT_CFG_1_h_LoopbackSuppressGlort 15
#define FM10000_MOD_PER_PORT_CFG_1_l_LoopbackSuppressMask 16
#define FM10000_MOD_PER_PORT_CFG_1_h_LoopbackSuppressMask 31
#define FM10000_MOD_PER_PORT_CFG_1_b_EnableVLANUpdate 34

#define FM10000_MOD_PER_PORT_CFG_2_l_MirrorTruncationLen 0
#define FM10000_MOD_PER_PORT_CFG_2_h_MirrorTruncationLen 5
#define FM10000_MOD_PER_PORT_CFG_2_b_EnablePcp1Update 6
#define FM10000_MOD_PER_PORT_CFG_2_b_EnablePcp2Update 7
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableDei1Update 8
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableDei2Update 9
#define FM10000_MOD_PER_PORT_CFG_2_l_VLAN1_EType 10
#define FM10000_MOD_PER_PORT_CFG_2_h_VLAN1_EType 11
#define FM10000_MOD_PER_PORT_CFG_2_l_VLAN2_EType 12
#define FM10000_MOD_PER_PORT_CFG_2_h_VLAN2_EType 13
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableDMACRouting 14
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableSMACRouting 15
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableTTLDecrement 16
#define FM10000_MOD_PER_PORT_CFG_2_b_EnableDSCPModification 17
#define FM10000_MOD_PER_PORT_CFG_2_b_FTAG        18
#define FM10000_MOD_PER_PORT_CFG_2_b_VID2First   19
#define FM10000_MOD_PER_PORT_CFG_2_l_VlanTagging 20
#define FM10000_MOD_PER_PORT_CFG_2_h_VlanTagging 22
#define FM10000_MOD_PER_PORT_CFG_2_l_TxPausePriEnVec 23
#define FM10000_MOD_PER_PORT_CFG_2_h_TxPausePriEnVec 30
#define FM10000_MOD_PER_PORT_CFG_2_b_TxPauseType 31
#define FM10000_MOD_PER_PORT_CFG_2_l_TxPauseValue 32
#define FM10000_MOD_PER_PORT_CFG_2_h_TxPauseValue 47

#define FM10000_MOD_VPRI1_MAP_l_VPRI_0           0
#define FM10000_MOD_VPRI1_MAP_h_VPRI_0           3
#define FM10000_MOD_VPRI1_MAP_l_VPRI_1           4
#define FM10000_MOD_VPRI1_MAP_h_VPRI_1           7
#define FM10000_MOD_VPRI1_MAP_l_VPRI_2           8
#define FM10000_MOD_VPRI1_MAP_h_VPRI_2           11
#define FM10000_MOD_VPRI1_MAP_l_VPRI_3           12
#define FM10000_MOD_VPRI1_MAP_h_VPRI_3           15
#define FM10000_MOD_VPRI1_MAP_l_VPRI_4           16
#define FM10000_MOD_VPRI1_MAP_h_VPRI_4           19
#define FM10000_MOD_VPRI1_MAP_l_VPRI_5           20
#define FM10000_MOD_VPRI1_MAP_h_VPRI_5           23
#define FM10000_MOD_VPRI1_MAP_l_VPRI_6           24
#define FM10000_MOD_VPRI1_MAP_h_VPRI_6           27
#define FM10000_MOD_VPRI1_MAP_l_VPRI_7           28
#define FM10000_MOD_VPRI1_MAP_h_VPRI_7           31
#define FM10000_MOD_VPRI1_MAP_l_VPRI_8           32
#define FM10000_MOD_VPRI1_MAP_h_VPRI_8           35
#define FM10000_MOD_VPRI1_MAP_l_VPRI_9           36
#define FM10000_MOD_VPRI1_MAP_h_VPRI_9           39
#define FM10000_MOD_VPRI1_MAP_l_VPRI_10          40
#define FM10000_MOD_VPRI1_MAP_h_VPRI_10          43
#define FM10000_MOD_VPRI1_MAP_l_VPRI_11          44
#define FM10000_MOD_VPRI1_MAP_h_VPRI_11          47
#define FM10000_MOD_VPRI1_MAP_l_VPRI_12          48
#define FM10000_MOD_VPRI1_MAP_h_VPRI_12          51
#define FM10000_MOD_VPRI1_MAP_l_VPRI_13          52
#define FM10000_MOD_VPRI1_MAP_h_VPRI_13          55
#define FM10000_MOD_VPRI1_MAP_l_VPRI_14          56
#define FM10000_MOD_VPRI1_MAP_h_VPRI_14          59
#define FM10000_MOD_VPRI1_MAP_l_VPRI_15          60
#define FM10000_MOD_VPRI1_MAP_h_VPRI_15          63

#define FM10000_MOD_VPRI2_MAP_l_VPRI_0           0
#define FM10000_MOD_VPRI2_MAP_h_VPRI_0           3
#define FM10000_MOD_VPRI2_MAP_l_VPRI_1           4
#define FM10000_MOD_VPRI2_MAP_h_VPRI_1           7
#define FM10000_MOD_VPRI2_MAP_l_VPRI_2           8
#define FM10000_MOD_VPRI2_MAP_h_VPRI_2           11
#define FM10000_MOD_VPRI2_MAP_l_VPRI_3           12
#define FM10000_MOD_VPRI2_MAP_h_VPRI_3           15
#define FM10000_MOD_VPRI2_MAP_l_VPRI_4           16
#define FM10000_MOD_VPRI2_MAP_h_VPRI_4           19
#define FM10000_MOD_VPRI2_MAP_l_VPRI_5           20
#define FM10000_MOD_VPRI2_MAP_h_VPRI_5           23
#define FM10000_MOD_VPRI2_MAP_l_VPRI_6           24
#define FM10000_MOD_VPRI2_MAP_h_VPRI_6           27
#define FM10000_MOD_VPRI2_MAP_l_VPRI_7           28
#define FM10000_MOD_VPRI2_MAP_h_VPRI_7           31
#define FM10000_MOD_VPRI2_MAP_l_VPRI_8           32
#define FM10000_MOD_VPRI2_MAP_h_VPRI_8           35
#define FM10000_MOD_VPRI2_MAP_l_VPRI_9           36
#define FM10000_MOD_VPRI2_MAP_h_VPRI_9           39
#define FM10000_MOD_VPRI2_MAP_l_VPRI_10          40
#define FM10000_MOD_VPRI2_MAP_h_VPRI_10          43
#define FM10000_MOD_VPRI2_MAP_l_VPRI_11          44
#define FM10000_MOD_VPRI2_MAP_h_VPRI_11          47
#define FM10000_MOD_VPRI2_MAP_l_VPRI_12          48
#define FM10000_MOD_VPRI2_MAP_h_VPRI_12          51
#define FM10000_MOD_VPRI2_MAP_l_VPRI_13          52
#define FM10000_MOD_VPRI2_MAP_h_VPRI_13          55
#define FM10000_MOD_VPRI2_MAP_l_VPRI_14          56
#define FM10000_MOD_VPRI2_MAP_h_VPRI_14          59
#define FM10000_MOD_VPRI2_MAP_l_VPRI_15          60
#define FM10000_MOD_VPRI2_MAP_h_VPRI_15          63

#define FM10000_MOD_VLAN_ETYPE_l_TagType         0
#define FM10000_MOD_VLAN_ETYPE_h_TagType         15

#define FM10000_MOD_STATS_CFG_b_EnableGroup7     0
#define FM10000_MOD_STATS_CFG_b_EnableGroup8     1

#define FM10000_SCHED_RX_SCHEDULE_l_PhysPort     0
#define FM10000_SCHED_RX_SCHEDULE_h_PhysPort     7
#define FM10000_SCHED_RX_SCHEDULE_l_Port         8
#define FM10000_SCHED_RX_SCHEDULE_h_Port         13
#define FM10000_SCHED_RX_SCHEDULE_b_Quad         14
#define FM10000_SCHED_RX_SCHEDULE_b_Color        15
#define FM10000_SCHED_RX_SCHEDULE_b_Idle         16

#define FM10000_SCHED_TX_SCHEDULE_l_PhysPort     0
#define FM10000_SCHED_TX_SCHEDULE_h_PhysPort     7
#define FM10000_SCHED_TX_SCHEDULE_l_Port         8
#define FM10000_SCHED_TX_SCHEDULE_h_Port         13
#define FM10000_SCHED_TX_SCHEDULE_b_Quad         14
#define FM10000_SCHED_TX_SCHEDULE_b_Color        15
#define FM10000_SCHED_TX_SCHEDULE_b_Idle         16

#define FM10000_SCHED_SCHEDULE_CTRL_b_RxEnable   0
#define FM10000_SCHED_SCHEDULE_CTRL_b_RxPage     1
#define FM10000_SCHED_SCHEDULE_CTRL_l_RxMaxIndex 2
#define FM10000_SCHED_SCHEDULE_CTRL_h_RxMaxIndex 10
#define FM10000_SCHED_SCHEDULE_CTRL_b_TxEnable   11
#define FM10000_SCHED_SCHEDULE_CTRL_b_TxPage     12
#define FM10000_SCHED_SCHEDULE_CTRL_l_TxMaxIndex 13
#define FM10000_SCHED_SCHEDULE_CTRL_h_TxMaxIndex 21

#define FM10000_SCHED_CONFIG_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_CONFIG_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_CONFIG_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_CONFIG_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_CErr_0  4
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_CErr_1  5
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_UErr_0  6
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_UErr_1  7
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_BistDonePass_0 8
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_BistDonePass_1 9
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_BistDoneFail_0 10
#define FM10000_SCHED_CONFIG_SRAM_CTRL_b_BistDoneFail_1 11
#define FM10000_SCHED_CONFIG_SRAM_CTRL_l_CErr    4
#define FM10000_SCHED_CONFIG_SRAM_CTRL_h_CErr    5
#define FM10000_SCHED_CONFIG_SRAM_CTRL_s_CErr    1
#define FM10000_SCHED_CONFIG_SRAM_CTRL_l_UErr    6
#define FM10000_SCHED_CONFIG_SRAM_CTRL_h_UErr    7
#define FM10000_SCHED_CONFIG_SRAM_CTRL_s_UErr    1

#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_CErr_0  8
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_CErr_1  9
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_CErr_2  10
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_CErr_3  11
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_UErr_0  12
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_UErr_1  13
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_UErr_2  14
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_UErr_3  15
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDonePass_0 16
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDonePass_1 17
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDonePass_2 18
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDonePass_3 19
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDoneFail_0 20
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDoneFail_1 21
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDoneFail_2 22
#define FM10000_SCHED_SSCHED_SRAM_CTRL_b_BistDoneFail_3 23
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_CErr    8
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_CErr    11
#define FM10000_SCHED_SSCHED_SRAM_CTRL_s_CErr    1
#define FM10000_SCHED_SSCHED_SRAM_CTRL_l_UErr    12
#define FM10000_SCHED_SSCHED_SRAM_CTRL_h_UErr    15
#define FM10000_SCHED_SSCHED_SRAM_CTRL_s_UErr    1

#define FM10000_SCHED_ESCHED_CFG_1_l_PrioritySetBoundary 0
#define FM10000_SCHED_ESCHED_CFG_1_h_PrioritySetBoundary 7
#define FM10000_SCHED_ESCHED_CFG_1_l_TcGroupBoundary 8
#define FM10000_SCHED_ESCHED_CFG_1_h_TcGroupBoundary 15

#define FM10000_SCHED_ESCHED_CFG_2_l_StrictPriority 0
#define FM10000_SCHED_ESCHED_CFG_2_h_StrictPriority 7
#define FM10000_SCHED_ESCHED_CFG_2_l_TcEnable    8
#define FM10000_SCHED_ESCHED_CFG_2_h_TcEnable    15

#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_ErrWrite_6 12
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_ErrWrite_6 13
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_0  14
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_1  15
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_2  16
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_3  17
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_4  18
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_5  19
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_CErr_6  20
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_0  21
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_1  22
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_2  23
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_3  24
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_4  25
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_5  26
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_UErr_6  27
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_0 28
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_1 29
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_2 30
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_3 31
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_4 32
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_5 33
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDonePass_6 34
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_0 35
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_1 36
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_2 37
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_3 38
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_4 39
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_5 40
#define FM10000_SCHED_ESCHED_SRAM_CTRL_b_BistDoneFail_6 41
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_CErr    14
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_CErr    20
#define FM10000_SCHED_ESCHED_SRAM_CTRL_s_CErr    1
#define FM10000_SCHED_ESCHED_SRAM_CTRL_l_UErr    21
#define FM10000_SCHED_ESCHED_SRAM_CTRL_h_UErr    27
#define FM10000_SCHED_ESCHED_SRAM_CTRL_s_UErr    1

#define FM10000_SCHED_FREELIST_SRAM_CTRL_b_CErr  2
#define FM10000_SCHED_FREELIST_SRAM_CTRL_b_UErr  3

#define FM10000_SCHED_MONITOR_DRR_Q_PERQ_l_q     0
#define FM10000_SCHED_MONITOR_DRR_Q_PERQ_h_q     23

#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_l_zeroLength 0
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_h_zeroLength 7
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_l_groupBoundary 8
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_h_groupBoundary 15
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_l_ifgPenalty 16
#define FM10000_SCHED_MONITOR_DRR_CFG_PERPORT_h_ifgPenalty 23

#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_CErr_0 8
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_CErr_1 9
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_CErr_2 10
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_CErr_3 11
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_UErr_0 12
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_UErr_1 13
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_UErr_2 14
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_UErr_3 15
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDonePass_0 16
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDonePass_1 17
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDonePass_2 18
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDonePass_3 19
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDoneFail_0 20
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDoneFail_1 21
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDoneFail_2 22
#define FM10000_SCHED_MONITOR_SRAM_CTRL_b_BistDoneFail_3 23
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_CErr   8
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_CErr   11
#define FM10000_SCHED_MONITOR_SRAM_CTRL_s_CErr   1
#define FM10000_SCHED_MONITOR_SRAM_CTRL_l_UErr   12
#define FM10000_SCHED_MONITOR_SRAM_CTRL_h_UErr   15
#define FM10000_SCHED_MONITOR_SRAM_CTRL_s_UErr   1

#define FM10000_SCHED_MCAST_LEN_TABLE_l_L3_McastIdx 0
#define FM10000_SCHED_MCAST_LEN_TABLE_h_L3_McastIdx 14
#define FM10000_SCHED_MCAST_LEN_TABLE_l_L3_Repcnt 15
#define FM10000_SCHED_MCAST_LEN_TABLE_h_L3_Repcnt 26

#define FM10000_SCHED_MCAST_DEST_TABLE_l_PortMask 0
#define FM10000_SCHED_MCAST_DEST_TABLE_h_PortMask 47
#define FM10000_SCHED_MCAST_DEST_TABLE_l_LenTableIdx 48
#define FM10000_SCHED_MCAST_DEST_TABLE_h_LenTableIdx 61

#define FM10000_SCHED_RXQ_STORAGE_POINTERS_l_HeadPage 0
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_h_HeadPage 9
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_l_TailPage 10
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_h_TailPage 19
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_l_HeadIdx 20
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_h_HeadIdx 24
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_l_TailIdx 25
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_h_TailIdx 29
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_l_NextPage 30
#define FM10000_SCHED_RXQ_STORAGE_POINTERS_h_NextPage 39

#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_ErrWrite_6 12
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_ErrWrite_6 13
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_0     14
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_1     15
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_2     16
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_3     17
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_4     18
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_5     19
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_CErr_6     20
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_0     21
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_1     22
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_2     23
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_3     24
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_4     25
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_5     26
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_UErr_6     27
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_0 28
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_1 29
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_2 30
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_3 31
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_4 32
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_5 33
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDonePass_6 34
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_0 35
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_1 36
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_2 37
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_3 38
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_4 39
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_5 40
#define FM10000_SCHED_RXQ_SRAM_CTRL_b_BistDoneFail_6 41
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_CErr       14
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_CErr       20
#define FM10000_SCHED_RXQ_SRAM_CTRL_s_CErr       1
#define FM10000_SCHED_RXQ_SRAM_CTRL_l_UErr       21
#define FM10000_SCHED_RXQ_SRAM_CTRL_h_UErr       27
#define FM10000_SCHED_RXQ_SRAM_CTRL_s_UErr       1

#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_ErrWrite_6 12
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_ErrWrite_6 13
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_0     14
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_1     15
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_2     16
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_3     17
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_4     18
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_5     19
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_CErr_6     20
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_0     21
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_1     22
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_2     23
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_3     24
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_4     25
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_5     26
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_UErr_6     27
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_0 28
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_1 29
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_2 30
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_3 31
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_4 32
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_5 33
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDonePass_6 34
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_0 35
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_1 36
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_2 37
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_3 38
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_4 39
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_5 40
#define FM10000_SCHED_TXQ_SRAM_CTRL_b_BistDoneFail_6 41
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_CErr       14
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_CErr       20
#define FM10000_SCHED_TXQ_SRAM_CTRL_s_CErr       1
#define FM10000_SCHED_TXQ_SRAM_CTRL_l_UErr       21
#define FM10000_SCHED_TXQ_SRAM_CTRL_h_UErr       27
#define FM10000_SCHED_TXQ_SRAM_CTRL_s_UErr       1

#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_0 0
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_0 1
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_1 2
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_1 3
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_2 4
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_2 5
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_3 6
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_3 7
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_4 8
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_4 9
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_5 10
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_5 11
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_ErrWrite_6 12
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_ErrWrite_6 13
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_0    14
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_1    15
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_2    16
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_3    17
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_4    18
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_5    19
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_CErr_6    20
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_0    21
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_1    22
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_2    23
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_3    24
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_4    25
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_5    26
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_UErr_6    27
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_0 28
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_1 29
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_2 30
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_3 31
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_4 32
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_5 33
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDonePass_6 34
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_0 35
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_1 36
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_2 37
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_3 38
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_4 39
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_5 40
#define FM10000_SCHED_FIFO_SRAM_CTRL_b_BistDoneFail_6 41
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_CErr      14
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_CErr      20
#define FM10000_SCHED_FIFO_SRAM_CTRL_s_CErr      1
#define FM10000_SCHED_FIFO_SRAM_CTRL_l_UErr      21
#define FM10000_SCHED_FIFO_SRAM_CTRL_h_UErr      27
#define FM10000_SCHED_FIFO_SRAM_CTRL_s_UErr      1

#define FM10000_SCHED_IP_l_SchedConfigSramErr    0
#define FM10000_SCHED_IP_h_SchedConfigSramErr    1
#define FM10000_SCHED_IP_l_FreelistSramErr       2
#define FM10000_SCHED_IP_h_FreelistSramErr       3
#define FM10000_SCHED_IP_l_SschedSramErr         4
#define FM10000_SCHED_IP_h_SschedSramErr         5
#define FM10000_SCHED_IP_l_MonitorSramErr        6
#define FM10000_SCHED_IP_h_MonitorSramErr        7
#define FM10000_SCHED_IP_l_EschedSramErr         8
#define FM10000_SCHED_IP_h_EschedSramErr         9
#define FM10000_SCHED_IP_l_TxqSramErr            10
#define FM10000_SCHED_IP_h_TxqSramErr            11
#define FM10000_SCHED_IP_l_RxqMcastSramErr       12
#define FM10000_SCHED_IP_h_RxqMcastSramErr       13
#define FM10000_SCHED_IP_l_FifoSramErr           14
#define FM10000_SCHED_IP_h_FifoSramErr           15

#define FM10000_SCHED_IM_l_SchedConfigSramErr    0
#define FM10000_SCHED_IM_h_SchedConfigSramErr    1
#define FM10000_SCHED_IM_l_FreelistSramErr       2
#define FM10000_SCHED_IM_h_FreelistSramErr       3
#define FM10000_SCHED_IM_l_SschedSramErr         4
#define FM10000_SCHED_IM_h_SschedSramErr         5
#define FM10000_SCHED_IM_l_MonitorSramErr        6
#define FM10000_SCHED_IM_h_MonitorSramErr        7
#define FM10000_SCHED_IM_l_EschedSramErr         8
#define FM10000_SCHED_IM_h_EschedSramErr         9
#define FM10000_SCHED_IM_l_TxqSramErr            10
#define FM10000_SCHED_IM_h_TxqSramErr            11
#define FM10000_SCHED_IM_l_RxqMcastSramErr       12
#define FM10000_SCHED_IM_h_RxqMcastSramErr       13
#define FM10000_SCHED_IM_l_FifoSramErr           14
#define FM10000_SCHED_IM_h_FifoSramErr           15


/*** Register Structure fields ***/
#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_WIDTH   1
#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_l_ArpIndex 0
#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_h_ArpIndex 15
#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_l_ArpCount 16
#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_h_ArpCount 19
#define FM10000_FFU_SLICE_SRAM_ROUTE_ARP_b_ArpType 20

#define FM10000_FFU_SLICE_SRAM_ROUTE_GLORT_WIDTH 1
#define FM10000_FFU_SLICE_SRAM_ROUTE_GLORT_l_DGlort 0
#define FM10000_FFU_SLICE_SRAM_ROUTE_GLORT_h_DGlort 15
#define FM10000_FFU_SLICE_SRAM_ROUTE_GLORT_b_FloodSet 20

#define FM10000_FFU_SLICE_SRAM_SET_BITS_WIDTH    1
#define FM10000_FFU_SLICE_SRAM_SET_BITS_l_ByteMask 0
#define FM10000_FFU_SLICE_SRAM_SET_BITS_h_ByteMask 7
#define FM10000_FFU_SLICE_SRAM_SET_BITS_l_ByteData 8
#define FM10000_FFU_SLICE_SRAM_SET_BITS_h_ByteData 15
#define FM10000_FFU_SLICE_SRAM_SET_BITS_l_SubCommand 16
#define FM10000_FFU_SLICE_SRAM_SET_BITS_h_SubCommand 20

#define FM10000_FFU_SLICE_SRAM_SET_VLAN_WIDTH    1
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_l_VLAN   0
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_h_VLAN   11
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_l_PRI    12
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_h_PRI    15
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_l_TxTag  16
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_h_TxTag  17
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_b_SetVPRI 18
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_b_SetPRI 19
#define FM10000_FFU_SLICE_SRAM_SET_VLAN_b_SubCommand 20

#define FM10000_FFU_SLICE_SRAM_SET_PRI_WIDTH     1
#define FM10000_FFU_SLICE_SRAM_SET_PRI_l_DSCP    0
#define FM10000_FFU_SLICE_SRAM_SET_PRI_h_DSCP    5
#define FM10000_FFU_SLICE_SRAM_SET_PRI_l_PRI     12
#define FM10000_FFU_SLICE_SRAM_SET_PRI_h_PRI     15
#define FM10000_FFU_SLICE_SRAM_SET_PRI_b_SetDSCP 17
#define FM10000_FFU_SLICE_SRAM_SET_PRI_b_SetVPRI 18
#define FM10000_FFU_SLICE_SRAM_SET_PRI_b_SetPRI  19
#define FM10000_FFU_SLICE_SRAM_SET_PRI_b_SubCommand 20

#define FM10000_ARP_ENTRY_DMAC_WIDTH             2
#define FM10000_ARP_ENTRY_DMAC_l_DMAC            0
#define FM10000_ARP_ENTRY_DMAC_h_DMAC            47
#define FM10000_ARP_ENTRY_DMAC_l_EVID            48
#define FM10000_ARP_ENTRY_DMAC_h_EVID            59
#define FM10000_ARP_ENTRY_DMAC_l_RouterId        60
#define FM10000_ARP_ENTRY_DMAC_h_RouterId        63

#define FM10000_ARP_ENTRY_GLORT_WIDTH            2
#define FM10000_ARP_ENTRY_GLORT_l_DGLORT         0
#define FM10000_ARP_ENTRY_GLORT_h_DGLORT         15
#define FM10000_ARP_ENTRY_GLORT_l_MTU_Index      16
#define FM10000_ARP_ENTRY_GLORT_h_MTU_Index      18
#define FM10000_ARP_ENTRY_GLORT_b_markRouted     19
#define FM10000_ARP_ENTRY_GLORT_b_IPv6Entry      43
#define FM10000_ARP_ENTRY_GLORT_l_RouterIdGlort  44
#define FM10000_ARP_ENTRY_GLORT_h_RouterIdGlort  47
#define FM10000_ARP_ENTRY_GLORT_l_EVID           48
#define FM10000_ARP_ENTRY_GLORT_h_EVID           59

#define FM10000_POLICER_CFG_ENTRY_WIDTH          1
#define FM10000_POLICER_CFG_ENTRY_l_RateMantissa 0
#define FM10000_POLICER_CFG_ENTRY_h_RateMantissa 3
#define FM10000_POLICER_CFG_ENTRY_l_RateExponent 4
#define FM10000_POLICER_CFG_ENTRY_h_RateExponent 8
#define FM10000_POLICER_CFG_ENTRY_l_CapacityMantissa 9
#define FM10000_POLICER_CFG_ENTRY_h_CapacityMantissa 12
#define FM10000_POLICER_CFG_ENTRY_l_CapacityExponent 13
#define FM10000_POLICER_CFG_ENTRY_h_CapacityExponent 17

#endif  /* __FM_FM10000_API_REGS_INT_H */

