Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 20 22:00:53 2022
| Host         : DESKTOP-6CAVDAS running 64-bit major release  (build 9200)
| Command      : report_methodology -file pipeline_vote_counter_core_methodology_drc_routed.rpt -pb pipeline_vote_counter_core_methodology_drc_routed.pb -rpx pipeline_vote_counter_core_methodology_drc_routed.rpx
| Design       : pipeline_vote_counter_core
| Device       : xc7a100tftg256-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_pipeline_vote_counter_core
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 1          |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin pc_state_machine/addr_out_reg/C is not reached by a timing clock
Related violations: <none>


