5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (task2.vcd) 2 -o (task2.cdd) 2 -v (task2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 task2.v 1 32 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 5 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 task2.v 0 9 1
2 2 3b 6 10011 1 5002 0 0 1 18 0 1 0 0 0 0 delay_for_awhile
2 3 0 7 50008 1 21004 0 0 1 16 0 0
2 4 1 7 10001 0 1410 0 0 1 1 a
2 5 37 7 10008 1 16 3 4
2 6 0 8 20003 1 1008 0 0 32 48 a 0
2 7 2c 8 10003 2 900a 6 0 32 18 0 ffffffff 0 0 0 0
4 2 6 1 11 5 0 2
4 5 7 1 0 7 7 2
4 7 8 1 0 0 0 2
3 1 main.$u1 "main.$u1" 0 task2.v 0 18 1
3 3 main.delay_for_awhile "main.delay_for_awhile" 0 task2.v 20 30 1
2 8 3d 24 4 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 b 2 22 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 8 24 0 11 0 0 8
3 1 main.delay_for_awhile.$u2 "main.delay_for_awhile.$u2" 0 task2.v 0 28 1
2 9 0 25 60009 1 21004 0 0 1 16 0 0
2 10 1 25 20002 0 1410 0 0 1 1 b
2 11 37 25 20009 1 16 9 10
2 12 0 26 30004 1 1008 0 0 32 48 a 0
2 13 2c 26 20004 2 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 0 27 60009 1 21008 0 0 1 16 1 0
2 15 1 27 20002 0 1410 0 0 1 1 b
2 16 37 27 20009 1 1a 14 15
4 11 25 2 11 13 13 11
4 13 26 2 0 16 0 11
4 16 27 2 0 0 0 11
