/**
 * dtsi file for Hisilicon Hi1616 EVB
 *
 * Copyright (C) 2016 Hisilicon Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * publishhed by the Free Software Foundation.
 *
 */

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "hisilicon,hi1616";
	interrupt-parent = <&gic0>;

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};

				core1 {
					cpu = <&CPU1>;
				};

				core2 {
					cpu = <&CPU2>;
				};

				core3 {
					cpu = <&CPU3>;
				};

				core4 {
					cpu = <&CPU4>;
				};

				core5 {
					cpu = <&CPU5>;
				};

				core6 {
					cpu = <&CPU6>;
				};

				core7 {
					cpu = <&CPU7>;
				};

				core8 {
					cpu = <&CPU8>;
				};

				core9 {
					cpu = <&CPU9>;
				};

				core10 {
					cpu = <&CPU10>;
				};

				core11 {
					cpu = <&CPU11>;
				};

				core12 {
					cpu = <&CPU12>;
				};

				core13 {
					cpu = <&CPU13>;
				};

				core14 {
					cpu = <&CPU14>;
				};

				core15 {
					cpu = <&CPU15>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&CPU16>;
				};

				core1 {
					cpu = <&CPU17>;
				};

				core2 {
					cpu = <&CPU18>;
				};

				core3 {
					cpu = <&CPU19>;
				};

				core4 {
					cpu = <&CPU20>;
				};

				core5 {
					cpu = <&CPU21>;
				};

				core6 {
					cpu = <&CPU22>;
				};

				core7 {
					cpu = <&CPU23>;
				};

				core8 {
					cpu = <&CPU24>;
				};

				core9 {
					cpu = <&CPU25>;
				};

				core10 {
					cpu = <&CPU26>;
				};

				core11 {
					cpu = <&CPU27>;
				};

				core12 {
					cpu = <&CPU28>;
				};

				core13 {
					cpu = <&CPU29>;
				};

				core14 {
					cpu = <&CPU30>;
				};

				core15 {
					cpu = <&CPU31>;
				};
			};

			cluster2 {
				core0 {
					cpu = <&CPU32>;
				};

				core1 {
					cpu = <&CPU33>;
				};

				core2 {
					cpu = <&CPU34>;
				};

				core3 {
					cpu = <&CPU35>;
				};

				core4 {
					cpu = <&CPU36>;
				};

				core5 {
					cpu = <&CPU37>;
				};

				core6 {
					cpu = <&CPU38>;
				};

				core7 {
					cpu = <&CPU39>;
				};

				core8 {
					cpu = <&CPU40>;
				};

				core9 {
					cpu = <&CPU41>;
				};

				core10 {
					cpu = <&CPU42>;
				};

				core11 {
					cpu = <&CPU43>;
				};

				core12 {
					cpu = <&CPU44>;
				};

				core13 {
					cpu = <&CPU45>;
				};

				core14 {
					cpu = <&CPU46>;
				};

				core15 {
					cpu = <&CPU47>;
				};
			};

			cluster3 {
				core0 {
					cpu = <&CPU48>;
				};

				core1 {
					cpu = <&CPU49>;
				};

				core2 {
					cpu = <&CPU50>;
				};

				core3 {
					cpu = <&CPU51>;
				};

				core4 {
					cpu = <&CPU52>;
				};

				core5 {
					cpu = <&CPU53>;
				};

				core6 {
					cpu = <&CPU54>;
				};

				core7 {
					cpu = <&CPU55>;
				};

				core8 {
					cpu = <&CPU56>;
				};

				core9 {
					cpu = <&CPU57>;
				};

				core10 {
					cpu = <&CPU58>;
				};

				core11 {
					cpu = <&CPU59>;
				};

				core12 {
					cpu = <&CPU60>;
				};

				core13 {
					cpu = <&CPU61>;
				};

				core14 {
					cpu = <&CPU62>;
				};

				core15 {
					cpu = <&CPU63>;
				};
			};
		};

		CPU0: cpu@10000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10000>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU1: cpu@10001 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10001>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU2: cpu@10002 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10002>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU3: cpu@10003 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10003>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU4: cpu@10100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10100>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU5: cpu@10101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10101>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU6: cpu@10102 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10102>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU7: cpu@10103 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10103>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU8: cpu@10200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10200>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU9: cpu@10201 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10201>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU10: cpu@10202 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10202>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU11: cpu@10203 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10203>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU12: cpu@10300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10300>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU13: cpu@10301 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10301>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU14: cpu@10302 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10302>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU15: cpu@10303 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10303>;
			enable-method = "psci";
			numa-node-id = <0>;
		};

		CPU16: cpu@30000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30000>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU17: cpu@30001 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30001>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU18: cpu@30002 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30002>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU19: cpu@30003 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30003>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU20: cpu@30100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30100>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU21: cpu@30101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30101>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU22: cpu@30102 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30102>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU23: cpu@30103 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30103>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU24: cpu@30200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30200>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU25: cpu@30201 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30201>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU26: cpu@30202 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30202>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU27: cpu@30203 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30203>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU28: cpu@30300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30300>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU29: cpu@30301 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30301>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU30: cpu@30302 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30302>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU31: cpu@30303 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x30303>;
			enable-method = "psci";
			numa-node-id = <1>;
		};

		CPU32: cpu@50000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50000>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU33: cpu@50001 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50001>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU34: cpu@50002 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50002>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU35: cpu@50003 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50003>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU36: cpu@50100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50100>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU37: cpu@50101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50101>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU38: cpu@50102 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50102>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU39: cpu@50103 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50103>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU40: cpu@50200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50200>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU41: cpu@50201 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50201>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU42: cpu@50202 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50202>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU43: cpu@50203 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50203>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU44: cpu@50300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50300>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU45: cpu@50301 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50301>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU46: cpu@50302 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50302>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU47: cpu@50303 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50303>;
			enable-method = "psci";
			numa-node-id = <2>;
		};

		CPU48: cpu@70000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70000>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU49: cpu@70001 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70001>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU50: cpu@70002 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70002>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU51: cpu@70003 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70003>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU52: cpu@70100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70100>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU53: cpu@70101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70101>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU54: cpu@70102 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70102>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU55: cpu@70103 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70103>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU56: cpu@70200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70200>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU57: cpu@70201 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70201>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU58: cpu@70202 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70202>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU59: cpu@70203 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70203>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU60: cpu@70300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70300>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU61: cpu@70301 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70301>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU62: cpu@70302 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70302>;
			enable-method = "psci";
			numa-node-id = <3>;
		};

		CPU63: cpu@70303 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x70303>;
			enable-method = "psci";
			numa-node-id = <3>;
		};
	};

	distance-map {
		compatible = "numa-distance-map-v1";
		distance-matrix = <0 1 15>, <2 3 15>;
	};

	gic0: interrupt-controller@4d000000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		status-clear-fixup;
		interrupt-controller;
		#redistributor-regions = <4>;
		redistributor-stride = <0x0 0x40000>;
		reg = <0x0 0x4d000000 0x0 0x10000>,	/* P0 GICD A*/
		      <0x0 0x4d100000 0x0 0x400000>,	/* P0 GICR A*/
		      <0x0 0x6d100000 0x0 0x400000>,	/* P0 GICR B*/
		      <0x400 0x4d100000 0x0 0x400000>,	/* P1 GICR A*/
		      <0x400 0x6d100000 0x0 0x400000>,	/* P1 GICR B*/
		      <0x0 0xfe000000 0x0 0x10000>,	/* GICC */
		      <0x0 0xfe010000 0x0 0x10000>,     /* GICH */
		      <0x0 0xfe020000 0x0 0x10000>;     /* GICV */
		interrupts = <1 9 0xff04>;

		p0_its_peri_a: interrupt-controller@0x4c000000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x0 0x4c000000 0x0 0x1000000>;
		};

		p0_its_peri_b: interrupt-controller@0x6c000000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x0 0x6c000000 0x0 0x1000000>;
		};

		p0_its_dsa_a: interrupt-controller@0xc6000000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x0 0xc6000000 0x0 0x1000000>;
		};

		p0_its_dsa_b: interrupt-controller@0x8c6000000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x8 0xc6000000 0x0 0x1000000>;
		};

		p1_its_peri_a: interrupt-controller@0x4004c000000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x400 0x4c000000 0x0 0x1000000>;
		};

		p1_its_peri_b: interrupt-controller@0x4006c000000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x400 0x6c000000 0x0 0x1000000>;
		};

		p1_its_dsa_a: interrupt-controller@0x400c6000000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x400 0xc6000000 0x0 0x1000000>;
		};

		p1_its_dsa_b: interrupt-controller@0x408c6000000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x408 0xc6000000 0x0 0x1000000>;
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <1 13 4>,
			     <1 14 4>,
			     <1 11 4>,
			     <1 10 4>;
		hisi,erratum-totem-v2;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <1 7 4>;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		refclk200mhz: refclk200mhz {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <200000000>;
		};

		uart@602b0000 {
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x0 0x602b0000 0x0 0x1000>;
			interrupt-parent = <&p0_mbigen_peri_b>;
			interrupts = <0x120c7 1 103 6>;
			clocks = <&refclk200mhz>;
			clock-names = "apb_pclk";
		};

		p0_mbigen_peri_a: interrupt-controller@40080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_peri_a>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			reg = <0x0 0x40080000 0x0 0x10000>;
		};

		p0_mbigen_peri_b: interrupt-controller@60080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_peri_b>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			reg = <0x0 0x60080000 0x0 0x10000>;
		};

		p0_mbigen_pcie_a: interrupt-controller@a0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa_a>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x0 0xa0080000 0x0 0x10000>;
		};

		p0_mbigen_dsa_a: interrupt-controller@c0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa_a>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x0 0xc0080000 0x0 0x10000>;
		};

		p0_mbigen_alg_a: interrupt-controller@d0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa_a>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x0 0xd0080000 0x0 0x10000>;
		};

		p0_mbigen_pcie_b: interrupt-controller@8a0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa_b>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x8 0xa0080000 0x0 0x10000>;
		};

		p0_mbigen_dsa_b: interrupt-controller@8c0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa_b>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x8 0xc0080000 0x0 0x10000>;
		};

		p0_mbigen_alg_b: interrupt-controller@8d0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa_b>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x8 0xd0080000 0x0 0x10000>;
		};

		p0_peri_c_subctrl: sub_ctrl_c@60000000 {
			compatible = "hisilicon,peri-c-subctrl", "syscon";
			reg = <0 0x60000000 0 0x10000>;
		};

		p0_io_wrap_ctrl: wrap_ctrl@a0100000 {
			compatible = "hisilicon,io-wrap-ctrl", "syscon";
			reg = <0 0xa0100000 0 0x10000>;
		};

		p0_mdio@603c0000 {
			compatible = "hisilicon,hi1616-mdio";
			reg = <0x0 0x603c0000 0x0 0x1000>;
			subctrl_vbase = <&p0_peri_c_subctrl>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			phy0: ethernet-phy@6 {
				compatible = "ethernet-phy-ieee802.3-c22";
				reg = <0>;
			};
		};

		p0_mdio@a0160000 {
			compatible = "hisilicon,hi1616-mdio";
			reg = <0x0 0xa0160000 0x0 0x1000>;
			subctrl_vbase = <&p0_io_wrap_ctrl>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			phy1: ethernet-phy@7 {
				compatible = "ethernet-phy-ieee802.3-c22";
				reg = <1>;
			};
		};

		p1_mbigen_peri_a: interrupt-controller@40040080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p1_its_peri_a>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			reg = <0x400 0x40080000 0x0 0x10000>;
		};

		p1_mbigen_peri_b: interrupt-controller@40060080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p1_its_peri_b>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			reg = <0x400 0x60080000 0x0 0x10000>;
		};

		p1_mbigen_pcie_a: interrupt-controller@400a0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p1_its_dsa_a>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x400 0xa0080000 0x0 0x10000>;
		};

		p1_mbigen_dsa_a: interrupt-controller@400c0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p1_its_dsa_a>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x400 0xc0080000 0x0 0x10000>;
		};

		p1_mbigen_alg_a: interrupt-controller@400d0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p1_its_dsa_a>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x400 0xd0080000 0x0 0x10000>;
		};

		p1_mbigen_pcie_b: interrupt-controller@408a0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p1_its_dsa_b>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x408 0xa0080000 0x0 0x10000>;
		};

		p1_mbigen_dsa_b: interrupt-controller@408c0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p1_its_dsa_b>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x408 0xc0080000 0x0 0x10000>;
		};

		p1_mbigen_alg_b: interrupt-controller@408d0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p1_its_dsa_b>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x408 0xd0080000 0x0 0x10000>;
		};

		/* djtag in p0 cpu die */
		p0_totem_sysctrl_a: system-controller@40010000 {
			compatible = "hisilicon,hi1616-sysctrl", "syscon";
			reg = <0x0 0x40010000 0x0 0x10000>;
		};

		p0_totem_sysctrl_b: system-controller@60010000 {
			compatible = "hisilicon,hi1616-sysctrl", "syscon";
			reg = <0x0 0x60010000 0x0 0x10000>;
		};

		p0_djtag0: djtag@p0_0 {
			compatible = "hisilicon,hi1382-djtag";
			syscon = <&p0_totem_sysctrl_a>;
		};

		p0_djtag1: djtag@p0_1 {
			compatible = "hisilicon,hi1382-djtag";
			syscon = <&p0_totem_sysctrl_b>;
		};

		/* djtag in p0 io die */
		p0_nimbus_sysctrl_a: system-controller@d0000000 {
			compatible = "hisilicon,hi1616-io-sysctrl", "syscon";
			reg = <0x0 0xD0000000 0x0 0x10000>;
		};

		p0_nimbus_sysctrl_b: system-controller@8d0000000 {
			compatible = "hisilicon,hi1616-io-sysctrl", "syscon";
			reg = <0x8 0xD0000000 0x0 0x10000>;
		};

		p0_djtag2: djtag@p0_2 {
			compatible = "hisilicon,hi1382-djtag";
			syscon = <&p0_nimbus_sysctrl_a>;
		};

		p0_djtag3: djtag@p0_3 {
			compatible = "hisilicon,hi1382-djtag";
			syscon = <&p0_nimbus_sysctrl_b>;
		};

		/* djtag in p1 cpu die */
		p1_totem_sysctrl_a: system-controller@40040010000 {
			compatible = "hisilicon,hi1616-sysctrl", "syscon";
			reg = <0x400 0x40010000 0x0 0x10000>;
		};

		p1_totem_sysctrl_b: system-controller@40060010000 {
			compatible = "hisilicon,hi1616-sysctrl", "syscon";
			reg = <0x400 0x60010000 0x0 0x10000>;
		};

		p1_djtag0: djtag@p1_0 {
			compatible = "hisilicon,hi1382-djtag";
			syscon = <&p1_totem_sysctrl_a>;
		};

		p1_djtag1: djtag@p1_1 {
			compatible = "hisilicon,hi1382-djtag";
			syscon = <&p1_totem_sysctrl_b>;
		};

		/* djtag in p1 io die */
		p1_nimbus_sysctrl_a: system-controller@400d0000000 {
			compatible = "hisilicon,hi1616-io-sysctrl", "syscon";
			reg = <0x400 0xD0000000 0x0 0x10000>;
		};

		p1_nimbus_sysctrl_b: system-controller@408d0000000 {
			compatible = "hisilicon,hi1616-io-sysctrl", "syscon";
			reg = <0x408 0xD0000000 0x0 0x10000>;
		};

		p1_djtag2: djtag@p1_2 {
			compatible = "hisilicon,hi1382-djtag";
			syscon = <&p1_nimbus_sysctrl_a>;
		};

		p1_djtag3: djtag@p1_3 {
			compatible = "hisilicon,hi1382-djtag";
			syscon = <&p1_nimbus_sysctrl_b>;
		};
	};

	soc0: soc@000000000 {
		#address-cells = <2>;
		#size-cells = <2>;
		device_type = "soc";
		compatible = "simple-bus";
		ranges;
		chip-id = <0>;

		/* dsa info */
		soc0_dsa: dsa@c0000000 {
			compatible = "hisilicon,hns-dsaf-v2";
			phy-handle = <0 0 0 0 0 0 &phy0 &phy1>;
			mode = "6port-16rss";
			media-type = "fiber", "fiber", "fiber", "fiber",
				"fiber", "fiber", "copper", "copper";

			reg = <0x0 0xC0000000 0x0 0x420000
					0x0 0xC2000000 0x0 0x300000
					0x0 0xc5000000 0x0 0x890000
					0x0 0xc7000000 0x0 0x60000>;

			desc-num = <0x400>;
			buf-size = <0x1000>;
			m3-enable = <0>;
			interrupt-parent  = <&p0_mbigen_dsa_a>;
			interrupts = <0x40800 409 0 5>,
						<0x40800 409 1 5>,
						<0x40800 409 2 5>,
						<0x40800 409 3 5>,
						<0x40800 409 4 5>,
						<0x40800 409 5 5>,
						<0x40800 409 6 5>,
						<0x40800 409 7 5>,
						<0x40800 409 8 5>,
						<0x40800 409 9 5>,
						<0x40800 409 10 5>,
						<0x40800 409 11 5>,
						<0x40800 409 12 5>,
						<0x40800 409 0 7>,
						<0x40800 409 1 7>,
						<0x40800 409 2 7>,
						<0x40800 409 3 7>,
						<0x40800 409 4 7>,
						<0x40800 409 5 7>,
						<0x40800 409 6 7>,
						<0x40800 409 7 7>,
						<0x40800 409 8 7>,
						<0x40800 409 9 7>,
						<0x40800 409 10 7>,
						<0x40800 409 11 7>,
						<0x40800 409 0 8>,
						<0x40800 409 1 8>,
						<0x40800 409 2 8>,
						<0x40800 409 3 8>,
						<0x40800 409 4 8>,
						<0x40800 409 5 8>,
						<0x40800 409 6 8>,
						<0x40800 409 7 8>,
						<0x40800 409 8 8>,
						<0x40800 409 9 8>,
						<0x40800 409 10 8>,
						<0x40800 409 11 8>,
						<0x40800 409 12 8>,
						<0x40800 409 13 8>,
						<0x40800 409 14 8>,
						<0x40800 409 15 8>,
						<0x40800 409 16 8>,
						<0x40800 409 17 8>,
						<0x40800 409 18 8>,
						<0x40800 409 19 8>,
						<0x40800 409 20 8>,
						<0x40800 409 21 8>,
						<0x40800 409 22 8>,
						<0x40800 409 23 8>,
						<0x40800 409 24 8>,
						<0x40800 409 25 8>,
						<0x40800 409 26 8>,
						<0x40800 409 27 8>,
						<0x40800 409 28 8>,
						<0x40800 409 29 8>,
						<0x40800 409 30 8>,
						<0x40800 409 31 8>,
						<0x40800 409 32 8>,
						<0x40800 409 33 8>,
						<0x40800 409 34 8>,
						<0x40800 409 35 8>,
						<0x40800 409 36 8>,
						<0x40800 409 37 8>,
						<0x40800 409 38 8>,
						<0x40800 409 39 8>,
						<0x40800 409 40 8>,
						<0x40800 409 41 8>,
						<0x40800 409 42 8>,
						<0x40800 409 43 8>,
						<0x40800 409 44 8>,
						<0x40800 409 45 8>,
						<0x40800 409 46 8>,
						<0x40800 409 47 8>,
						<0x40800 409 48 8>,
						<0x40800 409 49 8>,
						<0x40800 409 50 8>,
						<0x40800 409 51 8>,
						<0x40800 409 52 8>,
						<0x40800 409 53 8>,
						<0x40800 409 54 8>,
						<0x40800 409 55 8>,
						<0x40800 409 56 8>,
						<0x40800 409 57 8>,
						<0x40800 409 58 8>,
						<0x40800 409 59 8>,
						<0x40800 409 60 8>,
						<0x40800 409 61 8>,
						<0x40800 409 62 8>,
						<0x40800 409 63 8>,
						<0x40800 409 64 8>,
						<0x40800 409 65 8>,
						<0x40800 409 66 8>,
						<0x40800 409 67 8>,
						<0x40800 409 68 8>,
						<0x40800 409 69 8>,
						<0x40800 409 70 8>,
						<0x40800 409 71 8>,
						<0x40800 409 72 8>,
						<0x40800 409 73 8>,
						<0x40800 409 74 8>,
						<0x40800 409 75 8>,
						<0x40800 409 76 8>,
						<0x40800 409 77 8>,
						<0x40800 409 78 8>,
						<0x40800 409 79 8>,
						<0x40800 409 80 8>,
						<0x40800 409 81 8>,
						<0x40800 409 82 8>,
						<0x40800 409 83 8>,
						<0x40800 409 84 8>,
						<0x40800 409 85 8>,
						<0x40800 409 86 8>,
						<0x40800 409 87 8>,
						<0x40800 409 88 8>,
						<0x40800 409 89 8>,
						<0x40800 409 90 8>,
						<0x40800 409 91 8>,
						<0x40800 409 92 8>,
						<0x40800 409 93 8>,
						<0x40800 409 94 8>,
						<0x40800 409 95 8>,
						<0x40800 409 96 8>,
						<0x40800 409 97 8>,
						<0x40800 409 98 8>,
						<0x40800 409 99 8>,
						<0x40800 409 100 8>,
						<0x40800 409 101 8>,
						<0x40800 409 102 8>,
						<0x40800 409 103 8>,
						<0x40800 409 104 8>,
						<0x40800 409 105 8>,
						<0x40800 409 106 8>,
						<0x40800 409 107 8>,
						<0x40800 409 108 8>,
						<0x40800 409 109 8>,
						<0x40800 409 110 8>,
						<0x40800 409 111 8>,
						<0x40800 409 112 8>,
						<0x40800 409 113 8>,
						<0x40800 409 114 8>,
						<0x40800 409 115 8>,
						<0x40800 409 116 8>,
						<0x40800 409 117 8>,
						<0x40800 409 118 8>,
						<0x40800 409 119 8>,
						<0x40800 409 120 8>,
						<0x40800 409 121 8>,
						<0x40800 409 122 8>,
						<0x40800 409 123 8>,
						<0x40800 409 124 8>,
						<0x40800 409 125 8>,
						<0x40800 409 126 8>,
						<0x40800 409 127 8>,
						<0x40800 409 0 9>,
						<0x40800 409 1 9>,
						<0x40800 409 2 9>,
						<0x40800 409 3 9>,
						<0x40800 409 4 9>,
						<0x40800 409 5 9>,
						<0x40800 409 6 9>,
						<0x40800 409 7 9>,
						<0x40800 409 8 9>,
						<0x40800 409 9 9>,
						<0x40800 409 10 9>,
						<0x40800 409 11 9>,
						<0x40800 409 12 9>,
						<0x40800 409 13 9>,
						<0x40800 409 14 9>,
						<0x40800 409 15 9>,
						<0x40800 409 16 9>,
						<0x40800 409 17 9>,
						<0x40800 409 18 9>,
						<0x40800 409 19 9>,
						<0x40800 409 20 9>,
						<0x40800 409 21 9>,
						<0x40800 409 22 9>,
						<0x40800 409 23 9>,
						<0x40800 409 24 9>,
						<0x40800 409 25 9>,
						<0x40800 409 26 9>,
						<0x40800 409 27 9>,
						<0x40800 409 28 9>,
						<0x40800 409 29 9>,
						<0x40800 409 30 9>,
						<0x40800 409 31 9>,
						<0x40800 409 32 9>,
						<0x40800 409 33 9>,
						<0x40800 409 34 9>,
						<0x40800 409 35 9>,
						<0x40800 409 36 9>,
						<0x40800 409 37 9>,
						<0x40800 409 38 9>,
						<0x40800 409 39 9>,
						<0x40800 409 40 9>,
						<0x40800 409 41 9>,
						<0x40800 409 42 9>,
						<0x40800 409 43 9>,
						<0x40800 409 44 9>,
						<0x40800 409 45 9>,
						<0x40800 409 46 9>,
						<0x40800 409 47 9>,
						<0x40800 409 48 9>,
						<0x40800 409 49 9>,
						<0x40800 409 50 9>,
						<0x40800 409 51 9>,
						<0x40800 409 52 9>,
						<0x40800 409 53 9>,
						<0x40800 409 54 9>,
						<0x40800 409 55 9>,
						<0x40800 409 56 9>,
						<0x40800 409 57 9>,
						<0x40800 409 58 9>,
						<0x40800 409 59 9>,
						<0x40800 409 60 9>,
						<0x40800 409 61 9>,
						<0x40800 409 62 9>,
						<0x40800 409 63 9>,
						<0x40800 409 64 9>,
						<0x40800 409 65 9>,
						<0x40800 409 66 9>,
						<0x40800 409 67 9>,
						<0x40800 409 68 9>,
						<0x40800 409 69 9>,
						<0x40800 409 70 9>,
						<0x40800 409 71 9>,
						<0x40800 409 72 9>,
						<0x40800 409 73 9>,
						<0x40800 409 74 9>,
						<0x40800 409 75 9>,
						<0x40800 409 76 9>,
						<0x40800 409 77 9>,
						<0x40800 409 78 9>,
						<0x40800 409 79 9>,
						<0x40800 409 80 9>,
						<0x40800 409 81 9>,
						<0x40800 409 82 9>,
						<0x40800 409 83 9>,
						<0x40800 409 84 9>,
						<0x40800 409 85 9>,
						<0x40800 409 86 9>,
						<0x40800 409 87 9>,
						<0x40800 409 88 9>,
						<0x40800 409 89 9>,
						<0x40800 409 90 9>,
						<0x40800 409 91 9>,
						<0x40800 409 92 9>,
						<0x40800 409 93 9>,
						<0x40800 409 94 9>,
						<0x40800 409 95 9>,
						<0x40800 409 96 9>,
						<0x40800 409 97 9>,
						<0x40800 409 98 9>,
						<0x40800 409 99 9>,
						<0x40800 409 100 9>,
						<0x40800 409 101 9>,
						<0x40800 409 102 9>,
						<0x40800 409 103 9>,
						<0x40800 409 104 9>,
						<0x40800 409 105 9>,
						<0x40800 409 106 9>,
						<0x40800 409 107 9>,
						<0x40800 409 108 9>,
						<0x40800 409 109 9>,
						<0x40800 409 110 9>,
						<0x40800 409 111 9>,
						<0x40800 409 112 9>,
						<0x40800 409 113 9>,
						<0x40800 409 114 9>,
						<0x40800 409 115 9>,
						<0x40800 409 116 9>,
						<0x40800 409 117 9>,
						<0x40800 409 118 9>,
						<0x40800 409 119 9>,
						<0x40800 409 120 9>,
						<0x40800 409 121 9>,
						<0x40800 409 122 9>,
						<0x40800 409 123 9>,
						<0x40800 409 124 9>,
						<0x40800 409 125 9>,
						<0x40800 409 126 9>,
						<0x40800 409 127 9>,
						<0x40800 409 0 10>,
						<0x40800 409 1 10>,
						<0x40800 409 2 10>,
						<0x40800 409 3 10>,
						<0x40800 409 4 10>,
						<0x40800 409 5 10>,
						<0x40800 409 6 10>,
						<0x40800 409 7 10>,
						<0x40800 409 8 10>,
						<0x40800 409 9 10>,
						<0x40800 409 10 10>,
						<0x40800 409 11 10>,
						<0x40800 409 12 10>,
						<0x40800 409 13 10>,
						<0x40800 409 14 10>,
						<0x40800 409 15 10>,
						<0x40800 409 16 10>,
						<0x40800 409 17 10>,
						<0x40800 409 18 10>,
						<0x40800 409 19 10>,
						<0x40800 409 20 10>,
						<0x40800 409 21 10>,
						<0x40800 409 22 10>,
						<0x40800 409 23 10>,
						<0x40800 409 24 10>,
						<0x40800 409 25 10>,
						<0x40800 409 26 10>,
						<0x40800 409 27 10>,
						<0x40800 409 28 10>,
						<0x40800 409 29 10>,
						<0x40800 409 30 10>,
						<0x40800 409 31 10>,
						<0x40800 409 32 10>,
						<0x40800 409 33 10>,
						<0x40800 409 34 10>,
						<0x40800 409 35 10>,
						<0x40800 409 36 10>,
						<0x40800 409 37 10>,
						<0x40800 409 38 10>,
						<0x40800 409 39 10>,
						<0x40800 409 40 10>,
						<0x40800 409 41 10>,
						<0x40800 409 42 10>,
						<0x40800 409 43 10>,
						<0x40800 409 44 10>,
						<0x40800 409 45 10>,
						<0x40800 409 46 10>,
						<0x40800 409 47 10>,
						<0x40800 409 48 10>,
						<0x40800 409 49 10>,
						<0x40800 409 50 10>,
						<0x40800 409 51 10>,
						<0x40800 409 52 10>,
						<0x40800 409 53 10>,
						<0x40800 409 54 10>,
						<0x40800 409 55 10>,
						<0x40800 409 56 10>,
						<0x40800 409 57 10>,
						<0x40800 409 58 10>,
						<0x40800 409 59 10>,
						<0x40800 409 60 10>,
						<0x40800 409 61 10>,
						<0x40800 409 62 10>,
						<0x40800 409 63 10>,
						<0x40800 409 64 10>,
						<0x40800 409 65 10>,
						<0x40800 409 66 10>,
						<0x40800 409 67 10>,
						<0x40800 409 68 10>,
						<0x40800 409 69 10>,
						<0x40800 409 70 10>,
						<0x40800 409 71 10>,
						<0x40800 409 72 10>,
						<0x40800 409 73 10>,
						<0x40800 409 74 10>,
						<0x40800 409 75 10>,
						<0x40800 409 76 10>,
						<0x40800 409 77 10>,
						<0x40800 409 78 10>,
						<0x40800 409 79 10>,
						<0x40800 409 80 10>,
						<0x40800 409 81 10>,
						<0x40800 409 82 10>,
						<0x40800 409 83 10>,
						<0x40800 409 84 10>,
						<0x40800 409 85 10>,
						<0x40800 409 86 10>,
						<0x40800 409 87 10>,
						<0x40800 409 88 10>,
						<0x40800 409 89 10>,
						<0x40800 409 90 10>,
						<0x40800 409 91 10>,
						<0x40800 409 92 10>,
						<0x40800 409 93 10>,
						<0x40800 409 94 10>,
						<0x40800 409 95 10>,
						<0x40800 409 96 10>,
						<0x40800 409 97 10>,
						<0x40800 409 98 10>,
						<0x40800 409 99 10>,
						<0x40800 409 100 10>,
						<0x40800 409 101 10>,
						<0x40800 409 102 10>,
						<0x40800 409 103 10>,
						<0x40800 409 104 10>,
						<0x40800 409 105 10>,
						<0x40800 409 106 10>,
						<0x40800 409 107 10>,
						<0x40800 409 108 10>,
						<0x40800 409 109 10>,
						<0x40800 409 110 10>,
						<0x40800 409 111 10>,
						<0x40800 409 112 10>,
						<0x40800 409 113 10>,
						<0x40800 409 114 10>,
						<0x40800 409 115 10>,
						<0x40800 409 116 10>,
						<0x40800 409 117 10>,
						<0x40800 409 118 10>,
						<0x40800 409 119 10>,
						<0x40800 409 120 10>,
						<0x40800 409 121 10>,
						<0x40800 409 122 10>,
						<0x40800 409 123 10>,
						<0x40800 409 124 10>,
						<0x40800 409 125 10>,
						<0x40800 409 126 10>,
						<0x40800 409 127 10>,
						<0x40b1c 9 0 6>,
						<0x40b1c 9 1 6>,
						<0x40b1c 9 2 6>,
						<0x40b1c 9 3 6>,
						<0x40b1c 9 4 6>,
						<0x40b1c 9 5 6>,
						<0x40b1c 9 6 6>,
						<0x40b1c 9 7 6>,
						<0x40b1c 9 8 6>,
						<0x40b1d 9 9 6>,
						<0x40b1d 9 10 6>,
						<0x40b1d 9 11 6>,
						<0x40b1d 9 12 6>,
						<0x40b1d 9 13 6>,
						<0x40b1d 9 14 6>,
						<0x40b1d 9 15 6>,
						<0x40b1d 9 16 6>,
						<0x40b1d 9 17 6>,
						<0x40b1f 18 51 6>,
						<0x40b1f 18 52 6>,
						<0x40b1f 18 53 6>,
						<0x40b1f 18 54 6>,
						<0x40b1f 18 55 6>,
						<0x40b1f 18 56 6>,
						<0x40b1f 18 57 6>,
						<0x40b1f 18 58 6>,
						<0x40b1f 18 59 6>,
						<0x40b1f 18 60 6>,
						<0x40b1f 18 61 6>,
						<0x40b1f 18 62 6>,
						<0x40b1f 18 63 6>,
						<0x40b1f 18 64 6>,
						<0x40b1f 18 65 6>,
						<0x40b1f 18 66 6>,
						<0x40b1f 18 67 6>,
						<0x40b1f 18 68 6>,
						<0x40881 12 13 5>,
						<0x40881 12 14 5>,
						<0x40881 12 15 5>,
						<0x40881 12 16 5>,
						<0x40881 12 17 5>,
						<0x40881 12 18 5>,
						<0x40881 12 19 5>,
						<0x40881 12 20 5>,
						<0x40881 12 21 5>,
						<0x40881 12 22 5>,
						<0x40881 12 23 5>,
						<0x40881 12 24 5>;
			dma-coherent;
		};

		eth0:ethernet@0 {
				compatible = "hisilicon,hns-nic-v2";
				ae-handle = <&soc0_dsa>;
				port-id = <2>;
				local-mac-address = [00 00 00 01 00 50];
				dma-coherent;
		};

		eth1:ethernet@1 {
				compatible = "hisilicon,hns-nic-v2";
				ae-handle = <&soc0_dsa>;
				port-id = <3>;
				local-mac-address = [00 00 00 01 00 51];
				dma-coherent;
		};

		eth2:ethernet@2 {
				compatible = "hisilicon,hns-nic-v2";
				ae-handle = <&soc0_dsa>;
				port-id = <4>;
				local-mac-address = [00 00 00 01 00 52];
				dma-coherent;
		};

		eth3:ethernet@3 {
				compatible = "hisilicon,hns-nic-v2";
				ae-handle = <&soc0_dsa>;
				port-id = <5>;
				local-mac-address = [00 00 00 01 00 53];
				dma-coherent;
		};

		eth4:ethernet@4 {
				compatible = "hisilicon,hns-nic-v2";
				ae-handle = <&soc0_dsa>;
				port-id = <7>;
				local-mac-address = [00 00 00 01 00 54];
				dma-coherent;
		};

		eth5:ethernet@5 {
				compatible = "hisilicon,hns-nic-v2";
				ae-handle = <&soc0_dsa>;
				port-id = <6>;
				local-mac-address = [00 00 00 01 00 55];
				dma-coherent;
		};

		ethernet@6 {
				compatible = "hisilicon,hns-nic-v2";
				ae-handle = <&soc0_dsa>;
				port-id = <0>;
				local-mac-address = [00 00 00 01 00 56];
				dma-coherent;
		};

		ethernet@7 {
				compatible = "hisilicon,hns-nic-v2";
				ae-handle = <&soc0_dsa>;
				port-id = <1>;
				local-mac-address = [00 00 00 01 00 57];
				dma-coherent;
		};

		infiniband@c4000000 {
			compatible = "hisilicon,hns-roce-v1";
			reg = <0x0 0xc4000000 0x0 0x100000>;
			dma-coherent;
			eth-handle = <&eth0 &eth1 &eth2 &eth3 &eth5 &eth4>;
			dsaf-handle = <&soc0_dsa>;
			#address-cells = <2>;
			#size-cells = <2>;
			interrupt-parent = <&p0_mbigen_dsa_a>;
			interrupts = <0x40B1E 34 18 6>,
				<0x40B1E 34 19 6>,
				<0x40B1E 34 20 6>,
				<0x40B1E 34 21 6>,
				<0x40B1E 34 22 6>,
				<0x40B1E 34 23 6>,
				<0x40B1E 34 24 6>,
				<0x40B1E 34 25 6>,
				<0x40B1E 34 26 6>,
				<0x40B1E 34 27 6>,
				<0x40B1E 34 28 6>,
				<0x40B1E 34 29 6>,
				<0x40B1E 34 30 6>,
				<0x40B1E 34 31 6>,
				<0x40B1E 34 32 6>,
				<0x40B1E 34 33 6>,
				<0x40B1E 34 34 6>,
				<0x40B1E 34 35 6>,
				<0x40B1E 34 36 6>,
				<0x40B1E 34 37 6>,
				<0x40B1E 34 38 6>,
				<0x40B1E 34 39 6>,
				<0x40B1E 34 40 6>,
				<0x40B1E 34 41 6>,
				<0x40B1E 34 42 6>,
				<0x40B1E 34 43 6>,
				<0x40B1E 34 44 6>,
				<0x40B1E 34 45 6>,
				<0x40B1E 34 46 6>,
				<0x40B1E 34 47 6>,
				<0x40B1E 34 48 6>,
				<0x40B1E 34 49 6>,
				<0x40B1E 34 50 6>,
				<0x40B1E 34 81 6>;
			interrupt-names = "hns-roce-comp-0",
				"hns-roce-comp-1",
				"hns-roce-comp-2",
				"hns-roce-comp-3",
				"hns-roce-comp-4",
				"hns-roce-comp-5",
				"hns-roce-comp-6",
				"hns-roce-comp-7",
				"hns-roce-comp-8",
				"hns-roce-comp-9",
				"hns-roce-comp-10",
				"hns-roce-comp-11",
				"hns-roce-comp-12",
				"hns-roce-comp-13",
				"hns-roce-comp-14",
				"hns-roce-comp-15",
				"hns-roce-comp-16",
				"hns-roce-comp-17",
				"hns-roce-comp-18",
				"hns-roce-comp-19",
				"hns-roce-comp-20",
				"hns-roce-comp-21",
				"hns-roce-comp-22",
				"hns-roce-comp-23",
				"hns-roce-comp-24",
				"hns-roce-comp-25",
				"hns-roce-comp-26",
				"hns-roce-comp-27",
				"hns-roce-comp-28",
				"hns-roce-comp-29",
				"hns-roce-comp-30",
				"hns-roce-comp-31",
				"hns-roce-async",
				"hns-roce-common";
			};
	}; /* soc0 */

	/include/ "hi1616_sas_evb_p0_na.dtsi"
	/include/ "hi1616_sas_evb_p0_nb.dtsi"
	/include/ "hi1616_2p_evb_pcie.dtsi"
	/include/ "hi1616_2p_serdes.dtsi"
};
