{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744432515767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744432515768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 11:35:15 2025 " "Processing started: Sat Apr 12 11:35:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744432515768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744432515768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744432515768 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1744432517147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/altera/13.0sp1/project/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744432517172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744432517172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744432517173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744432517173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu.sv(140) " "Verilog HDL information at lsu.sv(140): always construct contains both blocking and non-blocking assignments" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1744432517175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744432517175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744432517175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744432517176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744432517176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744432517177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744432517177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "D:/altera/13.0sp1/project/control_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744432517179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744432517179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "brc.sv" "" { Text "D:/altera/13.0sp1/project/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744432517180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744432517180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/altera/13.0sp1/project/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744432517181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744432517181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singlecycle " "Elaborating entity \"singlecycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1744432517201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "singlecycle.sv" "CU" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744432517215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "singlecycle.sv" "DP" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744432517222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:DP\|regfile:RF " "Elaborating entity \"regfile\" for hierarchy \"datapath:DP\|regfile:RF\"" {  } { { "datapath.sv" "RF" { Text "D:/altera/13.0sp1/project/datapath.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744432517225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen datapath:DP\|immgen:IG " "Elaborating entity \"immgen\" for hierarchy \"datapath:DP\|immgen:IG\"" {  } { { "datapath.sv" "IG" { Text "D:/altera/13.0sp1/project/datapath.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744432517226 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_imm immgen.sv(11) " "Verilog HDL Always Construct warning at immgen.sv(11): inferring latch(es) for variable \"o_imm\", which holds its previous value in one or more paths through the always construct" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1744432517227 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[0\] immgen.sv(11) " "Inferred latch for \"o_imm\[0\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517227 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[1\] immgen.sv(11) " "Inferred latch for \"o_imm\[1\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517227 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[2\] immgen.sv(11) " "Inferred latch for \"o_imm\[2\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517227 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[3\] immgen.sv(11) " "Inferred latch for \"o_imm\[3\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517227 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[4\] immgen.sv(11) " "Inferred latch for \"o_imm\[4\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517227 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[5\] immgen.sv(11) " "Inferred latch for \"o_imm\[5\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517227 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[6\] immgen.sv(11) " "Inferred latch for \"o_imm\[6\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517227 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[7\] immgen.sv(11) " "Inferred latch for \"o_imm\[7\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517227 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[8\] immgen.sv(11) " "Inferred latch for \"o_imm\[8\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[9\] immgen.sv(11) " "Inferred latch for \"o_imm\[9\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[10\] immgen.sv(11) " "Inferred latch for \"o_imm\[10\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[11\] immgen.sv(11) " "Inferred latch for \"o_imm\[11\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[12\] immgen.sv(11) " "Inferred latch for \"o_imm\[12\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[13\] immgen.sv(11) " "Inferred latch for \"o_imm\[13\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[14\] immgen.sv(11) " "Inferred latch for \"o_imm\[14\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[15\] immgen.sv(11) " "Inferred latch for \"o_imm\[15\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[16\] immgen.sv(11) " "Inferred latch for \"o_imm\[16\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[17\] immgen.sv(11) " "Inferred latch for \"o_imm\[17\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[18\] immgen.sv(11) " "Inferred latch for \"o_imm\[18\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[19\] immgen.sv(11) " "Inferred latch for \"o_imm\[19\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[20\] immgen.sv(11) " "Inferred latch for \"o_imm\[20\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[21\] immgen.sv(11) " "Inferred latch for \"o_imm\[21\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[22\] immgen.sv(11) " "Inferred latch for \"o_imm\[22\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[23\] immgen.sv(11) " "Inferred latch for \"o_imm\[23\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[24\] immgen.sv(11) " "Inferred latch for \"o_imm\[24\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[25\] immgen.sv(11) " "Inferred latch for \"o_imm\[25\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[26\] immgen.sv(11) " "Inferred latch for \"o_imm\[26\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[27\] immgen.sv(11) " "Inferred latch for \"o_imm\[27\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[28\] immgen.sv(11) " "Inferred latch for \"o_imm\[28\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[29\] immgen.sv(11) " "Inferred latch for \"o_imm\[29\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[30\] immgen.sv(11) " "Inferred latch for \"o_imm\[30\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[31\] immgen.sv(11) " "Inferred latch for \"o_imm\[31\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517228 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc datapath:DP\|brc:BR " "Elaborating entity \"brc\" for hierarchy \"datapath:DP\|brc:BR\"" {  } { { "datapath.sv" "BR" { Text "D:/altera/13.0sp1/project/datapath.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744432517230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:DP\|alu:AL " "Elaborating entity \"alu\" for hierarchy \"datapath:DP\|alu:AL\"" {  } { { "datapath.sv" "AL" { Text "D:/altera/13.0sp1/project/datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744432517231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu datapath:DP\|lsu:LS " "Elaborating entity \"lsu\" for hierarchy \"datapath:DP\|lsu:LS\"" {  } { { "datapath.sv" "LS" { Text "D:/altera/13.0sp1/project/datapath.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744432517233 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "io_buffer lsu.sv(43) " "Verilog HDL warning at lsu.sv(43): initial value for variable io_buffer should be constant" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 43 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(186) " "Verilog HDL Always Construct warning at lsu.sv(186): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(190) " "Verilog HDL Always Construct warning at lsu.sv(190): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(191) " "Verilog HDL Always Construct warning at lsu.sv(191): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(194) " "Verilog HDL Always Construct warning at lsu.sv(194): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(195) " "Verilog HDL Always Construct warning at lsu.sv(195): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(201) " "Verilog HDL Always Construct warning at lsu.sv(201): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(202) " "Verilog HDL Always Construct warning at lsu.sv(202): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(205) " "Verilog HDL Always Construct warning at lsu.sv(205): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(206) " "Verilog HDL Always Construct warning at lsu.sv(206): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(209) " "Verilog HDL Always Construct warning at lsu.sv(209): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(210) " "Verilog HDL Always Construct warning at lsu.sv(210): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(213) " "Verilog HDL Always Construct warning at lsu.sv(213): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(214) " "Verilog HDL Always Construct warning at lsu.sv(214): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_ld_data lsu.sv(140) " "Verilog HDL Always Construct warning at lsu.sv(140): inferring latch(es) for variable \"o_ld_data\", which holds its previous value in one or more paths through the always construct" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[0\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[0\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[1\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[1\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[2\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[2\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[3\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[3\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[4\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[4\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[5\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[5\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[6\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[6\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[7\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[7\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[8\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[8\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517344 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[9\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[9\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[10\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[10\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[11\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[11\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[12\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[12\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[13\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[13\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[14\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[14\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[15\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[15\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[16\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[16\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[17\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[17\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[18\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[18\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[19\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[19\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[20\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[20\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[21\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[21\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[22\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[22\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[23\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[23\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[24\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[24\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[25\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[25\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[26\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[26\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[27\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[27\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[28\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[28\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[29\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[29\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[30\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[30\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[31\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[31\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744432517345 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:DP\|regfile:RF\|regfile_mem " "RAM logic \"datapath:DP\|regfile:RF\|regfile_mem\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "regfile_mem" { Text "D:/altera/13.0sp1/project/regfile.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1744432527015 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1744432527015 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/altera/13.0sp1/project/db/singlecycle.ram31_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/altera/13.0sp1/project/db/singlecycle.ram31_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1744432542124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[4\] " "Latch datapath:DP\|immgen:IG\|o_imm\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551051 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[3\] " "Latch datapath:DP\|immgen:IG\|o_imm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551051 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[2\] " "Latch datapath:DP\|immgen:IG\|o_imm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551051 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[1\] " "Latch datapath:DP\|immgen:IG\|o_imm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551051 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[0\] " "Latch datapath:DP\|immgen:IG\|o_imm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551051 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[31\] " "Latch datapath:DP\|immgen:IG\|o_imm\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551051 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[30\] " "Latch datapath:DP\|immgen:IG\|o_imm\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551051 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[29\] " "Latch datapath:DP\|immgen:IG\|o_imm\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551051 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[28\] " "Latch datapath:DP\|immgen:IG\|o_imm\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551051 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[27\] " "Latch datapath:DP\|immgen:IG\|o_imm\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[26\] " "Latch datapath:DP\|immgen:IG\|o_imm\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[25\] " "Latch datapath:DP\|immgen:IG\|o_imm\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[24\] " "Latch datapath:DP\|immgen:IG\|o_imm\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[23\] " "Latch datapath:DP\|immgen:IG\|o_imm\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[22\] " "Latch datapath:DP\|immgen:IG\|o_imm\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[21\] " "Latch datapath:DP\|immgen:IG\|o_imm\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[20\] " "Latch datapath:DP\|immgen:IG\|o_imm\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[19\] " "Latch datapath:DP\|immgen:IG\|o_imm\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[18\] " "Latch datapath:DP\|immgen:IG\|o_imm\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[17\] " "Latch datapath:DP\|immgen:IG\|o_imm\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[16\] " "Latch datapath:DP\|immgen:IG\|o_imm\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[15\] " "Latch datapath:DP\|immgen:IG\|o_imm\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551052 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[14\] " "Latch datapath:DP\|immgen:IG\|o_imm\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551053 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[13\] " "Latch datapath:DP\|immgen:IG\|o_imm\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551053 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[12\] " "Latch datapath:DP\|immgen:IG\|o_imm\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551053 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[11\] " "Latch datapath:DP\|immgen:IG\|o_imm\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551053 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[10\] " "Latch datapath:DP\|immgen:IG\|o_imm\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551053 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[9\] " "Latch datapath:DP\|immgen:IG\|o_imm\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551053 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[8\] " "Latch datapath:DP\|immgen:IG\|o_imm\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551053 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[7\] " "Latch datapath:DP\|immgen:IG\|o_imm\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551053 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[6\] " "Latch datapath:DP\|immgen:IG\|o_imm\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551053 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[5\] " "Latch datapath:DP\|immgen:IG\|o_imm\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551053 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[4\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551053 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[3\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551054 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[2\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551054 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[1\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551054 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[0\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551054 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[31\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551054 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[30\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551054 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[29\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551054 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[28\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551054 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[27\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551054 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[26\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551054 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[25\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551054 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[24\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551055 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[23\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551055 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[22\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551055 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[21\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551055 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[20\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551055 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[19\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551055 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[18\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551055 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[17\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551055 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[16\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551055 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[15\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551055 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[14\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551055 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[13\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551056 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[12\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551056 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[11\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551056 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[10\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551056 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[9\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551056 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[8\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551056 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[7\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[16\]~12 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[16\]~12" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551056 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[6\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551056 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[5\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744432551056 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744432551056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/13.0sp1/project/output_files/singlecycle.map.smsg " "Generated suppressed messages file D:/altera/13.0sp1/project/output_files/singlecycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1744432572025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1744432572759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744432572759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19384 " "Implemented 19384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1744432573810 ""} { "Info" "ICUT_CUT_TM_OPINS" "185 " "Implemented 185 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1744432573810 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19165 " "Implemented 19165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1744432573810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1744432573810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744432573867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 11:36:13 2025 " "Processing ended: Sat Apr 12 11:36:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744432573867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744432573867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744432573867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744432573867 ""}
