/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [5:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_2z[6] ^ celloutsig_1_7z[2];
  assign celloutsig_0_10z = celloutsig_0_1z ^ celloutsig_0_7z;
  assign celloutsig_0_32z = ~(celloutsig_0_1z ^ celloutsig_0_15z);
  assign celloutsig_0_18z = ~(celloutsig_0_1z ^ _00_);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= 7'h7f;
  reg [5:0] _09_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 6'h00;
    else _09_ <= celloutsig_0_12z[5:0];
  assign { _02_[5:2], _00_, _02_[0] } = _09_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 8'h00;
    else _03_ <= { _00_, _02_[0], celloutsig_0_11z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z } & { celloutsig_1_2z[13], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_7z = in_data[89:85] > celloutsig_0_2z[11:7];
  assign celloutsig_1_1z = { in_data[183:181], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <= { in_data[177:173], celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[61:59], celloutsig_0_0z } <= in_data[72:69];
  assign celloutsig_0_0z = in_data[63:58] || in_data[69:64];
  assign celloutsig_1_4z = { celloutsig_1_2z[9:4], celloutsig_1_0z } || { celloutsig_1_2z[9:5], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_2z[8:5], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } || { in_data[53:52], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = { in_data[115:114], celloutsig_1_10z } || _01_[5:3];
  assign celloutsig_0_16z = 1'h1 || { celloutsig_0_15z, celloutsig_0_3z, _02_[5:2], _00_, _02_[0] };
  assign celloutsig_0_4z = celloutsig_0_0z & ~(celloutsig_0_2z[8]);
  assign celloutsig_1_10z = celloutsig_1_9z & ~(celloutsig_1_8z);
  assign celloutsig_1_19z = - { in_data[101:96], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_6z = in_data[31] & celloutsig_0_0z;
  assign celloutsig_0_3z = | { celloutsig_0_2z[6], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[143:141];
  assign celloutsig_1_3z = | in_data[141:128];
  assign celloutsig_1_8z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, in_data[143:128] };
  assign celloutsig_0_31z = { celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_20z } <<< { celloutsig_0_11z[5:1], celloutsig_0_10z, celloutsig_0_8z[5:1], 1'h0, celloutsig_0_8z[5:1], 1'h0, celloutsig_0_3z };
  assign celloutsig_0_11z = in_data[63:58] <<< { celloutsig_0_8z[5:1], 1'h0 };
  assign celloutsig_0_20z = { celloutsig_0_18z, _03_, celloutsig_0_8z[5:1], 1'h0, celloutsig_0_15z, celloutsig_0_16z } <<< { in_data[15:3], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_2z[13:1], celloutsig_0_1z } ~^ in_data[94:81];
  assign celloutsig_1_7z = celloutsig_1_2z[8:4] ^ in_data[185:181];
  assign celloutsig_0_15z = ~((in_data[73] & in_data[80]) | (_02_[4] & celloutsig_0_8z[1]));
  assign celloutsig_0_2z[13:1] = in_data[78:66] ^ in_data[84:72];
  assign { celloutsig_0_8z[2:1], celloutsig_0_8z[5:3] } = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z[8:6] } ^ { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z };
  assign { celloutsig_1_2z[1], celloutsig_1_2z[2], celloutsig_1_2z[14:3] } = { celloutsig_1_1z, celloutsig_1_1z, in_data[153:142] } ~^ { celloutsig_1_0z, in_data[135], in_data[147:136] };
  assign _02_[1] = _00_;
  assign celloutsig_0_2z[0] = 1'h0;
  assign celloutsig_0_8z[0] = 1'h0;
  assign celloutsig_1_2z[0] = 1'h1;
  assign { out_data[128], out_data[103:96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
