<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1135" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1135{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1135{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1135{left:669px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1135{left:284px;bottom:1088px;letter-spacing:-0.11px;}
#t5_1135{left:284px;bottom:1069px;letter-spacing:-0.11px;}
#t6_1135{left:771px;bottom:1076px;}
#t7_1135{left:311px;bottom:1051px;letter-spacing:-0.12px;word-spacing:1.1px;}
#t8_1135{left:284px;bottom:1033px;letter-spacing:-0.07px;}
#t9_1135{left:284px;bottom:1014px;letter-spacing:-0.13px;}
#ta_1135{left:228px;bottom:996px;letter-spacing:-0.07px;}
#tb_1135{left:173px;bottom:978px;letter-spacing:-0.07px;}
#tc_1135{left:118px;bottom:961px;letter-spacing:-0.07px;}
#td_1135{left:70px;bottom:943px;letter-spacing:-0.12px;}
#te_1135{left:91px;bottom:924px;letter-spacing:-0.13px;}
#tf_1135{left:70px;bottom:906px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tg_1135{left:91px;bottom:888px;letter-spacing:-0.13px;}
#th_1135{left:91px;bottom:869px;letter-spacing:-0.12px;}
#ti_1135{left:70px;bottom:851px;letter-spacing:-0.11px;}
#tj_1135{left:70px;bottom:811px;letter-spacing:0.13px;word-spacing:0.02px;}
#tk_1135{left:70px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_1135{left:70px;bottom:750px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tm_1135{left:70px;bottom:729px;letter-spacing:-0.16px;}
#tn_1135{left:211px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_1135{left:211px;bottom:707px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tp_1135{left:211px;bottom:686px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#tq_1135{left:211px;bottom:669px;letter-spacing:-0.13px;}
#tr_1135{left:211px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_1135{left:211px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_1135{left:211px;bottom:605px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#tu_1135{left:211px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tv_1135{left:70px;bottom:567px;letter-spacing:-0.15px;}
#tw_1135{left:211px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_1135{left:70px;bottom:545px;letter-spacing:-0.16px;}
#ty_1135{left:211px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_1135{left:211px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_1135{left:70px;bottom:503px;letter-spacing:-0.2px;}
#t11_1135{left:211px;bottom:503px;letter-spacing:-0.24px;word-spacing:-0.36px;}
#t12_1135{left:211px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t13_1135{left:70px;bottom:441px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t14_1135{left:70px;bottom:420px;letter-spacing:-0.2px;}
#t15_1135{left:211px;bottom:420px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t16_1135{left:70px;bottom:380px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t17_1135{left:70px;bottom:359px;letter-spacing:-0.21px;}
#t18_1135{left:211px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_1135{left:70px;bottom:319px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1a_1135{left:70px;bottom:298px;letter-spacing:-0.2px;}
#t1b_1135{left:211px;bottom:298px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_1135{left:70px;bottom:258px;letter-spacing:0.14px;word-spacing:-0.08px;}
#t1d_1135{left:70px;bottom:237px;letter-spacing:-0.16px;}
#t1e_1135{left:211px;bottom:237px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_1135{left:211px;bottom:215px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1g_1135{left:211px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t1h_1135{left:211px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1i_1135{left:70px;bottom:133px;letter-spacing:-0.13px;}
#t1j_1135{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_1135{left:92px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_1135{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1135{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1135{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1135{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s5_1135{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1135{font-size:14px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1135" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1135Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1135" style="-webkit-user-select: none;"><object width="935" height="1210" data="1135/1135.svg" type="image/svg+xml" id="pdf1135" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1135" class="t s1_1135">Vol. 3C </span><span id="t2_1135" class="t s1_1135">31-29 </span>
<span id="t3_1135" class="t s2_1135">VMX INSTRUCTION REFERENCE </span>
<span id="t4_1135" class="t s3_1135">clear address-range monitoring; </span>
<span id="t5_1135" class="t s3_1135">IF the processor supports Intel PT but does not allow it to be used in VMX operation </span>
<span id="t6_1135" class="t s4_1135">1 </span>
<span id="t7_1135" class="t s3_1135">THEN IA32_RTIT_CTL.TraceEn := 0; </span>
<span id="t8_1135" class="t s3_1135">FI; </span>
<span id="t9_1135" class="t s3_1135">VMsucceed; </span>
<span id="ta_1135" class="t s3_1135">FI; </span>
<span id="tb_1135" class="t s3_1135">FI; </span>
<span id="tc_1135" class="t s3_1135">FI; </span>
<span id="td_1135" class="t s3_1135">ELSIF in VMX non-root operation </span>
<span id="te_1135" class="t s3_1135">THEN VMexit; </span>
<span id="tf_1135" class="t s3_1135">ELSIF CPL &gt; 0 </span>
<span id="tg_1135" class="t s3_1135">THEN #GP(0); </span>
<span id="th_1135" class="t s3_1135">ELSE VMfail(“VMXON executed in VMX root operation”); </span>
<span id="ti_1135" class="t s3_1135">FI; </span>
<span id="tj_1135" class="t s5_1135">Flags Affected </span>
<span id="tk_1135" class="t s6_1135">See the operation section and Section 31.2. </span>
<span id="tl_1135" class="t s5_1135">Protected Mode Exceptions </span>
<span id="tm_1135" class="t s6_1135">#GP(0) </span><span id="tn_1135" class="t s6_1135">If executed outside VMX operation with CPL&gt;0 or with invalid CR0 or CR4 fixed bits. </span>
<span id="to_1135" class="t s6_1135">If executed in A20M mode. </span>
<span id="tp_1135" class="t s6_1135">If the memory source operand effective address is outside the CS, DS, ES, FS, or GS segment </span>
<span id="tq_1135" class="t s6_1135">limit. </span>
<span id="tr_1135" class="t s6_1135">If the DS, ES, FS, or GS register contains an unusable segment. </span>
<span id="ts_1135" class="t s6_1135">If the source operand is located in an execute-only code segment. </span>
<span id="tt_1135" class="t s6_1135">If the value of the IA32_FEATURE_CONTROL MSR does not support entry to VMX operation in </span>
<span id="tu_1135" class="t s6_1135">the current processor mode. </span>
<span id="tv_1135" class="t s6_1135">#PF(fault-code) </span><span id="tw_1135" class="t s6_1135">If a page fault occurs in accessing the memory source operand. </span>
<span id="tx_1135" class="t s6_1135">#SS(0) </span><span id="ty_1135" class="t s6_1135">If the memory source operand effective address is outside the SS segment limit. </span>
<span id="tz_1135" class="t s6_1135">If the SS register contains an unusable segment. </span>
<span id="t10_1135" class="t s6_1135">#UD </span><span id="t11_1135" class="t s6_1135">If operand is a register. </span>
<span id="t12_1135" class="t s6_1135">If executed with CR4.VMXE = 0. </span>
<span id="t13_1135" class="t s5_1135">Real-Address Mode Exceptions </span>
<span id="t14_1135" class="t s6_1135">#UD </span><span id="t15_1135" class="t s6_1135">The VMXON instruction is not recognized in real-address mode. </span>
<span id="t16_1135" class="t s5_1135">Virtual-8086 Mode Exceptions </span>
<span id="t17_1135" class="t s6_1135">#UD </span><span id="t18_1135" class="t s6_1135">The VMXON instruction is not recognized in virtual-8086 mode. </span>
<span id="t19_1135" class="t s5_1135">Compatibility Mode Exceptions </span>
<span id="t1a_1135" class="t s6_1135">#UD </span><span id="t1b_1135" class="t s6_1135">The VMXON instruction is not recognized in compatibility mode. </span>
<span id="t1c_1135" class="t s5_1135">64-Bit Mode Exceptions </span>
<span id="t1d_1135" class="t s6_1135">#GP(0) </span><span id="t1e_1135" class="t s6_1135">If executed outside VMX operation with CPL &gt; 0 or with invalid CR0 or CR4 fixed bits. </span>
<span id="t1f_1135" class="t s6_1135">If executed in A20M mode. </span>
<span id="t1g_1135" class="t s6_1135">If the source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in </span>
<span id="t1h_1135" class="t s6_1135">a non-canonical form. </span>
<span id="t1i_1135" class="t s3_1135">1. </span><span id="t1j_1135" class="t s3_1135">Software should read the VMX capability MSR IA32_VMX_MISC to determine whether the processor allows Intel PT to be used in </span>
<span id="t1k_1135" class="t s3_1135">VMX operation (see Appendix A.6). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
