Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 22:02:21 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/kernel_seidel_2d_optimized_timing_synth.rpt
| Design       : kernel_seidel_2d_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.477ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_206/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.646ns (21.846%)  route 2.311ns (78.154%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3030, unset)         0.672     0.672    grp_int_57_div9_fu_206/ap_clk
                         FDRE                                         r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 f  grp_int_57_div9_fu_206/ap_CS_fsm_reg[43]/Q
                         net (fo=9, unplaced)         0.699     1.652    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[57][20]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.805 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_15/O
                         net (fo=5, unplaced)         0.368     2.173    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_15_n_2
                         LUT4 (Prop_lut4_I0_O)        0.053     2.226 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_23/O
                         net (fo=2, unplaced)         0.532     2.758    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.053     2.811 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10/O
                         net (fo=1, unplaced)         0.340     3.151    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10_n_2
                         LUT6 (Prop_lut6_I1_O)        0.053     3.204 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=6, unplaced)         0.372     3.576    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/d_chunk_V_27_reg_634_reg[1][0]
                         LUT6 (Prop_lut6_I1_O)        0.053     3.629 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3/O
                         net (fo=1, unplaced)         0.000     3.629    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3_n_2
                         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3030, unset)         0.638     3.138    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/ap_clk
                         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
                         FDRE (Setup_fdre_C_D)        0.049     3.152    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.629    
  -------------------------------------------------------------------
                         slack                                 -0.477    




