
---------- Begin Simulation Statistics ----------
simSeconds                                   1.118960                       # Number of seconds simulated (Second)
simTicks                                 1118959531979                       # Number of ticks simulated (Tick)
finalTick                                1118959531979                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    595.04                       # Real time elapsed on the host (Second)
hostTickRate                               1880491998                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8654520                       # Number of bytes of host memory used (Byte)
simInsts                                    129452232                       # Number of instructions simulated (Count)
simOps                                      205085879                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   217554                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     344662                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         83924064                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.648301                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.542492                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       287096243                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   137793                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      259543669                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1534800                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             82148146                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         162128383                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                6076                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            83889597                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.093872                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.675356                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  22457498     26.77%     26.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   7231557      8.62%     35.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  10468426     12.48%     47.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   8775273     10.46%     58.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   8511638     10.15%     68.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   6695006      7.98%     76.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   7443223      8.87%     85.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   5587287      6.66%     91.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   6719689      8.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              83889597                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 3725263     64.48%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                     89      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     13      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    165      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      2      0.00%     64.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    346      0.01%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    34      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   57      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult               18      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     64.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1464583     25.35%     89.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                270341      4.68%     94.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            296719      5.14%     99.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            19733      0.34%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       625270      0.24%      0.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     193172162     74.43%     74.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      6816919      2.63%     77.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       3391578      1.31%     78.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10542      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1690      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7720      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        18276      0.01%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           64      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        17114      0.01%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        21380      0.01%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         4031      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          214      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt          189      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv           34      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult          133      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt           11      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     34723435     13.38%     92.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     13148168      5.07%     97.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      4202075      1.62%     98.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3382664      1.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      259543669                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.092601                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             5777363                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.022260                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                594529305                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               354262346                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       244227778                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  15759793                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 15154094                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          6869378                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   256706879                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      7988883                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   5151167                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            6509                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           34467                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       42942104                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      21015841                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      7725513                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      6850283                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2233      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        280496      0.99%      1.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       304842      1.08%      2.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1509      0.01%      2.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     26331004     92.92%     95.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1399434      4.94%     99.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        18631      0.07%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       28338149                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1938      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        85738      0.67%      0.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       110697      0.86%      1.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          891      0.01%      1.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     12059158     93.61%     95.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       612058      4.75%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        11566      0.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      12882046                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          482      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          272      0.02%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         2531      0.15%      0.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          253      0.02%      0.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1629694     99.63%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1043      0.06%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1510      0.09%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1635785                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          295      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       194757      1.26%      1.26% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       194144      1.26%      2.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          618      0.00%      2.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     14271846     92.34%     94.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       787376      5.09%     99.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         7065      0.05%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     15456101                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          295      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return          254      0.02%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         1604      0.10%      0.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          220      0.01%      0.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1559394     99.73%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          480      0.03%     99.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1386      0.09%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1563633                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     11072290     39.07%     39.07% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     16977932     59.91%     98.98% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       280492      0.99%     99.97% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         7435      0.03%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     28338149                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       607445     38.82%     38.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       957075     61.16%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          272      0.02%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          164      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1564956                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          26333237                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     15293471                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1635785                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           4799                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       635785                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       1000000                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             28338149                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               633268                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                27054803                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.954713                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            6001                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           20140                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7435                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            12705                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2233      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       280496      0.99%      1.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       304842      1.08%      2.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1509      0.01%      2.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     26331004     92.92%     95.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1399434      4.94%     99.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        18631      0.07%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     28338149                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          501      0.04%      0.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       280198     21.83%     21.87% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         4391      0.34%     22.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1509      0.12%     22.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       975836     76.04%     98.37% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         2280      0.18%     98.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        18631      1.45%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1283346                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         2531      0.40%      0.40% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.40% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       629694     99.44%     99.84% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1043      0.16%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       633268                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         2531      0.40%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       629694     99.44%     99.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1043      0.16%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       633268                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        20140                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         7435                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        12705                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1763                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        21903                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               392089                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 392084                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             197326                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 194757                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              194503                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect               254                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        82121630                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          131717                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1632264                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     72783475                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.817753                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.051450                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        24646214     33.86%     33.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        12006866     16.50%     50.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         6351620      8.73%     59.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         5572501      7.66%     66.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         4871330      6.69%     73.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1302112      1.79%     75.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1218235      1.67%     76.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         4163796      5.72%     82.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        12650801     17.38%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     72783475                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       87134                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                194762                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       449367      0.22%      0.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    156352273     76.24%     76.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      6741819      3.29%     79.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      2805241      1.37%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         8413      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1616      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6742      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13647      0.01%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           30      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14036      0.01%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        19325      0.01%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1870      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd          202      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          162      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           24      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult          133      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt           11      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     23921910     11.66%     92.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9761903      4.76%     97.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2474488      1.21%     98.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2512667      1.23%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    205085879                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      12650801                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            129452232                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              205085879                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      129452232                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        205085879                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.648301                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.542492                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           38670968                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            5058364                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         203821931                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         26396398                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        12274570                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       449367      0.22%      0.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    156352273     76.24%     76.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      6741819      3.29%     79.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      2805241      1.37%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         8413      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1616      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6742      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        13647      0.01%     81.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           30      0.00%     81.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        14036      0.01%     81.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        19325      0.01%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1870      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd          202      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          162      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           24      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult          133      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt           11      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     23921910     11.66%     92.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      9761903      4.76%     97.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      2474488      1.21%     98.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      2512667      1.23%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    205085879                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     15456101                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     15253366                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       202440                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     14271846                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1183960                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       194762                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       194757                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  9329615                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              31141916                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  28785197                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              12969556                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1663313                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             15541668                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3940                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              319002029                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 19408                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           254392502                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         18047509                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        37058672                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       15656960                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.031222                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      107812315                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     127981618                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        3353676                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       3887627                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     335781791                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    206486674                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          52715632                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     90785029                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          909                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           17265859                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      79854987                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3334214                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  355                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3278                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  22502845                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 19646                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           83889597                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.138566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.486483                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 27890295     33.25%     33.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2147669      2.56%     35.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  5937637      7.08%     42.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2177160      2.60%     45.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  3047757      3.63%     49.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  4615573      5.50%     54.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  4321968      5.15%     59.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  4584783      5.47%     65.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 29166755     34.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             83889597                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             219482656                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.615253                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           28338149                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.337664                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      2363869                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1663313                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   10685160                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1654233                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              287234036                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                16799                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 42942104                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                21015841                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 46608                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     55727                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1546327                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          35194                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1090168                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       743997                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1834165                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                253187932                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               251097156                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 198739334                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 315828374                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.991957                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.629264                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          46084333                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             46084333                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         46084333                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            46084333                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         1581927                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            1581927                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        1581934                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           1581934                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 428826931585                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  428826931585                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 428826931585                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 428826931585                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      47666260                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         47666260                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     47666267                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        47666267                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.033188                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.033188                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.033188                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.033188                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 271078.837130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 271078.837130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 271077.637616                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 271077.637616                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs         139075                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           33                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs          43838                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.172476                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        8.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          799820                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               799820                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        799253                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           799253                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       799253                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          799253                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       782674                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         782674                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       782681                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher      1702956                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       2485637                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 212735147358                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 212735147358                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 212737493966                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher 492137216067                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 704874710033                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.016420                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.016420                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.016420                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.052147                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 271805.563182                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 271805.563182                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 271806.130424                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 288989.977467                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 283579.102674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   2485705                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher      1702956                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total      1702956                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher 492137216067                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total 492137216067                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 288989.977467                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 288989.977467                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data        43416                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total        43416                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data          151                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total          151                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     39119022                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     39119022                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data        43567                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total        43567                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.003466                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.003466                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 259066.370861                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 259066.370861                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data          151                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total          151                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data   3582323773                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total   3582323773                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.003466                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.003466                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 23723998.496689                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 23723998.496689                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data        43567                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total        43567                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data        43567                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total        43567                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        34188088                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           34188088                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       1246443                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          1246443                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 347990500020                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 347990500020                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     35434531                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       35434531                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.035176                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.035176                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 279186.854128                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 279186.854128                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       771091                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         771091                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       475352                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       475352                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 138669759837                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 138669759837                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.013415                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.013415                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 291720.156509                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 291720.156509                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.misses::cpu.data            7                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.misses::total              7                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.accesses::cpu.data            7                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.accesses::total            7                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.missRate::cpu.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMisses::cpu.data            7                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMisses::total            7                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMissLatency::cpu.data      2346608                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissLatency::total      2346608                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissRate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMissRate::total            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::cpu.data 335229.714286                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::total 335229.714286                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       11896245                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          11896245                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       335484                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          335484                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  80836431565                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  80836431565                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     12231729                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      12231729                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.027427                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.027427                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 240954.655259                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 240954.655259                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        28162                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         28162                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       307322                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       307322                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  74065387521                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  74065387521                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.025125                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.025125                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 241002.556019                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 241002.556019                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses       782674                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued            3106338                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused            1006136                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful             630472                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            4                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.202963                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.446148                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache         989916                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR          411648                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB              1818                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate              1403382                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified        4323945                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit          635969                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand        66951                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull          5820                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage           101147                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage        27007                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999631                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                48656840                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               2485705                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 19.574664                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 599985                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    20.567748                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    43.431884                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.321371                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.678623                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999994                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           37                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           27                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0              26                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.578125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.421875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              97992571                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             97992571                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          22377206                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             22377206                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         22377206                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            22377206                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          125639                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             125639                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         125639                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            125639                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  27072003183                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   27072003183                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  27072003183                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  27072003183                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      22502845                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         22502845                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     22502845                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        22502845                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.005583                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.005583                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.005583                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.005583                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 215474.519719                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 215474.519719                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 215474.519719                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 215474.519719                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         36582                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            36582                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        36582                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           36582                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        89057                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          89057                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        89057                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher       171008                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        260065                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  23295230938                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  23295230938                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  23295230938                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher  52250424949                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  75545655887                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.003958                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.003958                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.003958                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.011557                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 261576.641230                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 261576.641230                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 261576.641230                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 305543.746193                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 290487.593052                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    259980                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher       171008                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total       171008                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher  52250424949                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total  52250424949                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 305543.746193                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 305543.746193                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst        22377206                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           22377206                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        125639                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           125639                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  27072003183                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  27072003183                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     22502845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       22502845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.005583                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.005583                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 215474.519719                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 215474.519719                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        36582                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          36582                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        89057                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        89057                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  23295230938                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  23295230938                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.003958                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.003958                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 261576.641230                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 261576.641230                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses        89057                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued             322784                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused              99077                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful              37634                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.116592                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.297053                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache         116204                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR           34628                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB               944                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate               151776                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified         324774                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit              89                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand          706                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage             1772                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage          384                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.997372                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                22636308                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                259998                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 87.063393                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    16.050298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    47.947075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.250786                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.749173                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999959                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           41                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           23                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0              20                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::1              15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::2               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.640625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.359375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              45265752                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             45265752                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1439674                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                16545705                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  915                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               35194                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                8741270                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   91                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  35888                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           26396398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.178312                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.501601                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               25437357     96.37%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               395111      1.50%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               316461      1.20%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               168845      0.64%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                60025      0.23%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                14710      0.06%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3120      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  535      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  191      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   43      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               97                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             26396398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                36922823                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                15657835                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      9860                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     13893                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                22503234                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       861                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1663313                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 14021729                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                13250228                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14627                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  36260521                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              18679179                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              308042579                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                132882                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               11367201                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1645329                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2254120                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          111438                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           657610822                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1184384819                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                413680735                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   5690139                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             454923899                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                202686915                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     992                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 977                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  51934691                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        347322620                       # The number of ROB reads (Count)
system.cpu.rob.writes                       585567478                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                129452232                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  205085879                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   301                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples    730732.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     89051.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    665241.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples   1613784.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples    170993.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.003161526794                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         40757                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         40757                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              6131298                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              691720                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2745816                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      799820                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2745816                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    799820                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  206747                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  69088                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.30                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2745816                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                799820                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1515211                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   787278                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   203185                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    21825                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     6939                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     3149                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      880                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      382                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      162                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       43                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   37602                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   39459                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   40533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   40916                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   40983                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   40964                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   40930                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   40904                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   40861                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   40853                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   40841                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   40785                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   40788                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   40778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   40771                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   40770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   40773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   40771                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     344                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      77                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        40757                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       62.294747                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      47.019075                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     130.599276                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511          40569     99.54%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023          125      0.31%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535           27      0.07%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047           15      0.04%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559            8      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071            7      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14848-15359            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          40757                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        40757                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.928479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.920038                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.538864                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              2141      5.25%      5.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               863      2.12%      7.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             35692     87.57%     94.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              1912      4.69%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               132      0.32%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                15      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          40757                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 13231808                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                175732224                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              51188480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               157049668.89124104                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               45746498.00736554                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1118959385316                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      315587.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst      5699264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     42575424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher    103282176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher     10943552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     46765504                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 5093360.248623326421                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 38049118.652844212949                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 92301976.120024994016                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 9780114.192910224199                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 41793740.223375357687                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        89053                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       782813                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher      1702956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher       170994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       799820                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   3085549604                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  21389590046                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher  45668798387                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher   4803977596                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 26507555707653                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     34648.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27324.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     26817.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     28094.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  33141901.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst      5699392                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     50100032                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher    108989184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher     10943616                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       175732224                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst      5699392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total      5699392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     51188480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     51188480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         89053                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        782813                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher      1702956                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher       170994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2745816                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       799820                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          799820                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         5093475                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        44773766                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher     97402257                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher      9780171                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          157049669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      5093475                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        5093475                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     45746498                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          45746498                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     45746498                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        5093475                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       44773766                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher     97402257                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher      9780171                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         202796167                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2539069                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               730711                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        272498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        115960                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        204721                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         75664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        120649                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        162272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        120905                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        145559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        202969                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        192242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       187555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       140835                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        79171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       152821                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       177145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       188103                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         47259                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         26309                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        107245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         23683                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         45861                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         46901                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         42913                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         47612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         49278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         58098                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        48657                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        40406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        29415                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        26398                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        57216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        33460                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              27340371883                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            12695345000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         74947915633                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10767.87                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29517.87                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              2008723                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              636116                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             79.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       624931                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   334.858037                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   232.828374                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   289.178345                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       119431     19.11%     19.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       205046     32.81%     51.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        93024     14.89%     66.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        64253     10.28%     77.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        36311      5.81%     82.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        24956      3.99%     86.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        18431      2.95%     89.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        14030      2.25%     92.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        49449      7.91%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       624931                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          162500416                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        46765504                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               145.224569                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                41.793740                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.46                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                80.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       2124985380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1129433745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      8698147920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2024227260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 88329299760.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 222241256940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 242529928320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   567077279325                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    506.789802                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 628385357501                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  37364340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 453209834478                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       2337093360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1242179400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      9430804740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1790084160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 88329299760.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 217656806220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 246390518400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   567176786040                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    506.878730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 638429349178                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  37364340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 443165842801                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2438301                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        799820                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1945865                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                19                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             307531                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            307531                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2438303                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      7457262                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total      7457262                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       780090                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       780090                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8237352                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port    210277696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total    210277696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     16642880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     16642880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                226920576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               18                       # Total snoops (Count)
system.membus.snoopTraffic                       1152                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2745853                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.009495                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.096981                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2719780     99.05%     99.05% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    26073      0.95%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2745853                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1118959531979                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        124026142729                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       167474629552                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        17990946348                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        5491538                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2745686                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        26073                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.099074                       # Number of seconds simulated (Second)
simTicks                                  99073776427                       # Number of ticks simulated (Tick)
finalTick                                1218033308406                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     52.22                       # Real time elapsed on the host (Second)
hostTickRate                               1897071116                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8654520                       # Number of bytes of host memory used (Byte)
simInsts                                    140954458                       # Number of instructions simulated (Count)
simOps                                      223272958                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2699000                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4275237                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          7430719                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.646024                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.547929                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        25532619                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    12113                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       23048241                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 143431                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              7357638                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          14588154                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 488                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             7428591                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.102640                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.676788                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1979031     26.64%     26.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    639752      8.61%     35.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    931392     12.54%     47.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    772351     10.40%     58.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    755824     10.17%     68.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    591351      7.96%     76.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    656535      8.84%     85.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    509449      6.86%     92.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    592906      7.98%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               7428591                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  342548     64.06%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      6      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      3      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                2      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     64.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 141509     26.46%     90.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 23856      4.46%     94.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             24883      4.65%     99.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1901      0.36%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        53274      0.23%      0.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      17153708     74.43%     74.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       619594      2.69%     77.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        304133      1.32%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           86      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           18      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          531      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd           17      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           11      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult           12      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            1      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3074559     13.34%     92.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1158989      5.03%     97.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       377868      1.64%     98.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       305439      1.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       23048241                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.101751                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              534708                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.023200                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 52799604                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                31549231                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        21679966                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1403600                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1356258                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           612081                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    22818810                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       710865                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    463606                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             387                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            2128                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        3816560                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1875155                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       682511                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       629927                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         23676      0.94%      0.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        25324      1.01%      1.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            1      0.00%      1.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2343488     93.09%     95.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       124831      4.96%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          191      0.01%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2517511                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         7265      0.63%      0.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         8913      0.77%      1.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            1      0.00%      1.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      1083657     93.86%     95.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        54649      4.73%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           70      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       1154555                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           23      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          114      0.08%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       146380     99.89%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           20      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       146537                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        16411      1.20%      1.20% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        16411      1.20%      2.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      2.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1259830     92.43%     94.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        70182      5.15%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          121      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1362955                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           23      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           83      0.06%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       140367     99.92%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            7      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       140480                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       981548     38.99%     38.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1512121     60.06%     99.05% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        23676      0.94%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          166      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2517511                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        54061     38.53%     38.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        86225     61.45%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           23      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       140309                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2343488                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1363047                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            146537                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            206                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        56467                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         90070                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              2517511                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                56444                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2420546                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.961484                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             215                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             192                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                166                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               26                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        23676      0.94%      0.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        25324      1.01%      1.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            1      0.00%      1.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2343488     93.09%     95.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       124831      4.96%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          191      0.01%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2517511                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        23650     24.39%     24.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          185      0.19%     24.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            1      0.00%     24.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        72870     75.15%     99.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond           68      0.07%     99.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          191      0.20%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         96965                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          114      0.20%      0.20% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.20% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        56310     99.76%     99.96% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           20      0.04%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        56444                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          114      0.20%      0.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        56310     99.76%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           20      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        56444                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          192                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          166                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           26                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          192                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                32590                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  32590                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              16179                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  16411                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               16388                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                23                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         7357366                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           11625                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146398                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      6434468                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.826509                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.052600                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2165689     33.66%     33.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1064497     16.54%     50.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          567800      8.82%     59.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          484747      7.53%     66.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          438284      6.81%     73.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          117302      1.82%     75.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          104524      1.62%     76.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          367049      5.70%     82.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1124576     17.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      6434468                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        7744                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 16411                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        39231      0.22%      0.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     13865813     76.24%     76.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       612844      3.37%     79.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       251334      1.38%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           79      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           18      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          488      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd           17      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           11      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult           12      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2104968     11.57%     92.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       861993      4.74%     97.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       223267      1.23%     98.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       227002      1.25%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     18187079                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1124576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             11502226                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               18187079                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       11502226                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         18187079                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.646024                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.547929                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3417230                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             450982                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          18079462                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2328235                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1088995                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        39231      0.22%      0.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     13865813     76.24%     76.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       612844      3.37%     79.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       251334      1.38%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd           79      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           18      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          488      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd           17      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           11      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult           12      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            1      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2104968     11.57%     92.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       861993      4.74%     97.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       223267      1.23%     98.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       227002      1.25%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     18187079                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      1362955                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      1346423                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        16532                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1259830                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       103125                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        16411                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        16411                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                   806269                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2760916                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2555289                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1157029                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 149088                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1382966                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   144                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               28407366                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   591                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            22584627                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          1594288                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3282661                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1384061                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.039360                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        9542863                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      11398784                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         289342                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        344216                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      29846857                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     18365229                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           4666722                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      8032114                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1535963                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7105245                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  298454                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.pendingTrapStallCycles             7                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   2016256                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1240                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            7428591                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.163967                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.482682                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2443067     32.89%     32.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   185598      2.50%     35.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   535204      7.20%     42.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   190258      2.56%     45.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   265755      3.58%     48.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   414620      5.58%     54.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   386743      5.21%     59.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   409719      5.52%     65.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2597627     34.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              7428591                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              19591154                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.636509                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2517511                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.338798                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       174112                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    149088                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     951715                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   148308                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               25544732                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1563                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3816560                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1875155                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  4044                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      4491                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   139406                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           3209                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          98293                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        66413                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               164706                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 22479674                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                22292047                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  17655668                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  28030969                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.999985                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.629863                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data           4097013                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total              4097013                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data          4097013                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total             4097013                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          129236                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             129236                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         129236                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            129236                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  34910060490                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   34910060490                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  34910060490                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  34910060490                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data       4226249                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total          4226249                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data      4226249                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total         4226249                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.030579                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.030579                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.030579                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.030579                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 270126.439150                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 270126.439150                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 270126.439150                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 270126.439150                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs          11770                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs           3692                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.187974                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           69365                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                69365                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         64903                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            64903                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        64903                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           64903                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        64333                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          64333                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        64333                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher       142746                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        207079                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  17303607329                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  17303607329                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  17303607329                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher  40778355192                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  58081962521                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.015222                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.015222                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.015222                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.048998                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 268969.383194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 268969.383194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 268969.383194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 285670.738178                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 280482.147012                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    207088                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher       142746                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total       142746                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher  40778355192                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total  40778355192                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 285670.738178                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 285670.738178                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data         3863                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total         3863                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data            9                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total            9                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      2493271                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      2493271                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data         3872                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total         3872                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.002324                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.002324                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 277030.111111                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 277030.111111                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data            9                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total            9                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data    316858745                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total    316858745                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.002324                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.002324                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 35206527.222222                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 35206527.222222                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data         3872                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total         3872                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data         3872                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total         3872                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         3040021                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            3040021                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        101040                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           101040                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  28025712673                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  28025712673                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      3141061                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        3141061                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.032167                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.032167                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 277372.453217                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 277372.453217                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        63221                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          63221                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        37819                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        37819                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  10931300044                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  10931300044                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.012040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.012040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 289042.545916                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 289042.545916                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        1056992                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           1056992                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        28196                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           28196                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   6884347817                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   6884347817                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      1085188                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       1085188                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.025983                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.025983                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 244160.441800                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 244160.441800                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data         1682                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total          1682                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        26514                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        26514                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   6372307285                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   6372307285                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.024433                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.024433                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 240337.455118                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 240337.455118                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses        64333                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued             260512                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused              82161                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful              55969                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.214842                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.465237                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache          83992                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR           33636                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB               138                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate               117766                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified         361641                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit           52479                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand         5739                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull           522                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage             8787                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage         2420                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 4311584                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                207088                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 20.820057                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    20.322553                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    43.677447                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.317540                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.682460                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           42                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           22                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0              26                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.656250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.343750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               8675074                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              8675074                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           2008005                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              2008005                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          2008005                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             2008005                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            8251                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               8251                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           8251                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              8251                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst   1812554685                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total    1812554685                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst   1812554685                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total   1812554685                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       2016256                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          2016256                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      2016256                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         2016256                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.004092                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.004092                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.004092                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.004092                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 219676.970670                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 219676.970670                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 219676.970670                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 219676.970670                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst          2147                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total             2147                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst         2147                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total            2147                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         6104                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           6104                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         6104                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher        11580                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         17684                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   1579747172                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   1579747172                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   1579747172                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher   3509753757                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   5089500929                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.003027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.003027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.003027                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.008771                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 258805.237877                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 258805.237877                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 258805.237877                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 303087.543782                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 287802.585897                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     17685                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher        11580                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total        11580                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher   3509753757                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total   3509753757                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 303087.543782                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 303087.543782                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst         2008005                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            2008005                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          8251                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             8251                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst   1812554685                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total   1812554685                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      2016256                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        2016256                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.004092                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.004092                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 219676.970670                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 219676.970670                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst         2147                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total           2147                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         6104                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         6104                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   1579747172                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   1579747172                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.003027                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.003027                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 258805.237877                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 258805.237877                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses         6104                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued              21693                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused               6836                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful               2708                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.124833                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.307308                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache           8105                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR            1917                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                91                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                10113                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified          21869                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               6                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand           62                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage               49                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage           21                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 2026385                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 17685                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                114.582132                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    15.540851                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    48.459149                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.242826                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.757174                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           45                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           19                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0              22                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::1              21                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::2               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.703125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.296875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               4050197                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              4050197                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      125800                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1488322                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   77                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3209                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 786156                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   3042                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2328235                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.111979                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.329457                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2250193     96.65%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                32640      1.40%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                25452      1.09%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                13321      0.57%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 4998      0.21%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1315      0.06%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  265      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   37      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               91                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2328235                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 3271012                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1384138                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       559                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       366                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2016257                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 149088                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1223822                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1173380                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3222841                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1659460                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               27420209                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 10547                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1009939                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 143289                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 201904                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           10051                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            58633040                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   105524871                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 36865425                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    495464                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              40430424                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 18202601                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4623061                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         30854129                       # The number of ROB reads (Count)
system.cpu.rob.writes                        52086971                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 11502226                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   18187079                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    16                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     64701.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      6104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     55242.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples    135167.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples     11580.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001511389300                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          3608                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          3608                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               508234                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               61307                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       224772                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       69365                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     224772                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     69365                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   16679                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   4664                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.29                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 224772                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 69365                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   125402                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    64338                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    15938                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     1589                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      493                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      225                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       71                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       27                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    3346                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    3496                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3591                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    3619                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    3629                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    3617                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    3623                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    3620                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    3621                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    3616                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    3613                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    3612                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    3611                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    3611                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    3610                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    3609                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    3608                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    3611                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         3608                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       57.670732                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      46.725791                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      53.390114                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31             904     25.06%     25.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63           1746     48.39%     73.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95            697     19.32%     92.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127           103      2.85%     95.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159           20      0.55%     96.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-191           17      0.47%     96.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-223           14      0.39%     97.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-255           42      1.16%     98.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-287           28      0.78%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319            9      0.25%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351            3      0.08%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383            6      0.17%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-415            8      0.22%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::416-447            1      0.03%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-479            4      0.11%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::480-511            3      0.08%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::544-575            1      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-799            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::832-863            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           3608                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         3608                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.931818                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.923822                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.524749                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               179      4.96%      4.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                73      2.02%      6.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              3185     88.28%     95.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               160      4.43%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 9      0.25%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.03%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           3608                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1067456                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 14385408                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               4439360                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               145198946.87369189                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               44808628.07597760                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    99073909757                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      336829.13                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       390656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      3535488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher      8650688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher       741120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      4140672                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 3943081.752696133219                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 35685406.648499310017                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 87315617.835301160812                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 7480486.024937946349                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 41793824.252282835543                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         6104                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        64342                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher       142746                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher        11580                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        69365                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    208739891                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1747542037                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher   3813368910                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher    316220021                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 2355089172236                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     34197.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27160.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     26714.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     27307.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  33952125.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       390592                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      4117888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher      9135744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher       741120                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        14385344                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       390592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       390592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      4439360                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      4439360                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          6103                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         64342                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher       142746                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher        11580                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           224771                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        69365                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           69365                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         3942436                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        41563854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher     92211525                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher      7480486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          145198301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      3942436                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        3942436                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     44808628                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          44808628                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     44808628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        3942436                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       41563854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher     92211525                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher      7480486                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         190006929                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                208093                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                64698                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         21100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          8699                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         18262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          5521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         10340                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         13949                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          9452                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         12611                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         16593                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         14822                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        15512                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        11391                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         6008                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        12661                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        15593                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        15579                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2283                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          9634                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          2077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          4098                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          4159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3818                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          4257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          4366                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          5160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         4332                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3571                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         2585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2292                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         5125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2946                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               2184127109                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1040465000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          6085870859                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10495.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29245.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               165610                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               56257                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             79.58                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.95                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        50923                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   342.837303                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   235.825676                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   295.591227                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        10053     19.74%     19.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        15818     31.06%     50.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         7359     14.45%     65.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         5307     10.42%     75.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         3125      6.14%     81.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2116      4.16%     85.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1650      3.24%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1236      2.43%     91.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         4259      8.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        50923                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           13317952                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         4140672                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               134.424592                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                41.793824                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.38                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                81.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        172488120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         91679610                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       713528760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      179155620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 7820679360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  19214744460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  21863492640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    50055768570                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    505.237313                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  56655212839                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   3308240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  39110323588                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        191109240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        101573175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       772255260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      158567940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 7820679360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  18757661460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  22248404640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    50050251075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    505.181622                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  57657158198                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   3308240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  38108378229                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              198245                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         69365                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            155408                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              26528                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             26528                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         198244                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       621264                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       621264                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        53054                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        53054                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  674318                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     17692992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     17692992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      1131840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total      1131840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 18824832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             224772                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.009823                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.098625                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   222564     99.02%     99.02% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     2208      0.98%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               224772                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  99073776427                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         10375765477                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        13949184256                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         1220122818                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         449545                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       224776                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         2205                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.198531                       # Number of seconds simulated (Second)
simTicks                                 198530649943                       # Number of ticks simulated (Tick)
finalTick                                1416563958349                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     83.79                       # Real time elapsed on the host (Second)
hostTickRate                               2369307258                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8673976                       # Number of bytes of host memory used (Byte)
simInsts                                    158633595                       # Number of instructions simulated (Count)
simOps                                      256100449                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1892979                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3056054                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         14890171                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.842245                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.187302                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        34182152                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     7719                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       33765023                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  37741                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1362400                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           2228625                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 959                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            14808996                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.280035                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.520071                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6076641     41.03%     41.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1374750      9.28%     50.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1655352     11.18%     61.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1217707      8.22%     69.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1122218      7.58%     77.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1033044      6.98%     84.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1075595      7.26%     91.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    710726      4.80%     96.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    542963      3.67%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              14808996                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  476148     82.30%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     82.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     11      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      2      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    16      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     82.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  43278      7.48%     89.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9436      1.63%     91.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               150      0.03%     91.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            49482      8.55%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       360640      1.07%      1.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      25172629     74.55%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        73178      0.22%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           723      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       147865      0.44%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          460      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          358      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       164225      0.49%     76.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     76.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       131343      0.39%     77.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       410685      1.22%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           33      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            2      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     78.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      4348482     12.88%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2365711      7.01%     98.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       132501      0.39%     98.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       456182      1.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       33765023                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.267605                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              578525                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.017134                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 79689328                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                33942012                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        32059882                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   3265988                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1612228                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1606475                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    32325110                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1657798                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     55981                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           23657                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           81175                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        4541345                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2869656                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        59905                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        34614                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           28      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        230977      7.11%      7.11% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       175411      5.40%     12.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        49445      1.52%     14.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2539805     78.19%     92.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       182854      5.63%     97.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        69902      2.15%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3248422                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           26      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        10864      4.71%      4.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         4557      1.98%      6.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          186      0.08%      6.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       209778     90.93%     97.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1437      0.62%     98.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         3848      1.67%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        230696                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            7      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           43      0.12%      0.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          441      1.24%      1.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          101      0.28%      1.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        34510     96.72%     98.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          251      0.70%     99.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          329      0.92%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        35682                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       220114      7.29%      7.29% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       170855      5.66%     12.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        49259      1.63%     14.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2330025     77.21%     91.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       181417      6.01%     97.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        66054      2.19%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3017726                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           38      0.11%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          258      0.74%      0.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           91      0.26%      1.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        34268     97.70%     98.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          119      0.34%     99.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          297      0.85%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        35073                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1198010     36.88%     36.88% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1704256     52.46%     89.34% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       230977      7.11%     96.45% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       115179      3.55%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3248422                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        19426     54.52%     54.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        16148     45.32%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           43      0.12%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           12      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        35629                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2539833                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1348887                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             35682                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            870                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        19531                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         16151                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              3248422                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                19051                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2107084                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.648648                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1124                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          119347                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             115179                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             4168                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           28      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       230977      7.11%      7.11% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       175411      5.40%     12.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        49445      1.52%     14.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2539805     78.19%     92.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       182854      5.63%     97.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        69902      2.15%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3248422                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           20      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       230976     20.24%     20.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          717      0.06%     20.30% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        49445      4.33%     24.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       789841     69.20%     93.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          437      0.04%     93.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     93.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        69902      6.12%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1141338                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          441      2.31%      2.31% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      2.31% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        18359     96.37%     98.68% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          251      1.32%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        19051                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          441      2.31%      2.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        18359     96.37%     98.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          251      1.32%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        19051                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       119347                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       115179                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         4168                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          430                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       119777                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               235720                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 235720                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              15607                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 220114                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              220076                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                38                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1360195                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            6760                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             35105                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     14619678                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.245432                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.884667                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         6892436     47.14%     47.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1318356      9.02%     56.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1341194      9.17%     65.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1597034     10.92%     76.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          443268      3.03%     79.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          353105      2.42%     81.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          347260      2.38%     84.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          202712      1.39%     85.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2124313     14.53%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     14619678                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        4302                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                220114                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       352741      1.07%      1.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24441378     74.45%     75.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        73106      0.22%     75.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          491      0.00%     75.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       147778      0.45%     76.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          416      0.00%     76.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          340      0.00%     76.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       164128      0.50%     76.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     76.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       131288      0.40%     77.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       410591      1.25%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           14      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4170388     12.70%     91.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2348355      7.15%     98.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       132275      0.40%     98.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       454197      1.38%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     32827491                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2124313                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             17679137                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               32827491                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       17679137                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         32827491                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.842245                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.187302                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            7105215                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1605472                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          31632000                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          4302663                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2802552                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       352741      1.07%      1.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     24441378     74.45%     75.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        73106      0.22%     75.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          491      0.00%     75.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       147778      0.45%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          340      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       164128      0.50%     76.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     76.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       131288      0.40%     77.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       410591      1.25%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4170388     12.70%     91.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2348355      7.15%     98.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       132275      0.40%     98.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       454197      1.38%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     32827491                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      3017726                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2682297                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       335427                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2330025                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       687699                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       220114                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       220114                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  8809137                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                680578                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4746878                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                535643                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  36760                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1693916                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   717                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               34579629                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3583                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            33709050                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          3098747                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         4462406                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        2816479                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.263846                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       18545799                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      11364625                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        2183022                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1085688                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      40921523                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     23690286                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           7278885                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     13603739                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            2050412                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       6216597                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   74926                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1372                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   2070774                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 15644                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           14808996                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.348723                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.294875                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  9112996     61.54%     61.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   338525      2.29%     63.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   276098      1.86%     65.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   260970      1.76%     67.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   612598      4.14%     71.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   658200      4.44%     76.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   342557      2.31%     78.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   344555      2.33%     80.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2862497     19.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             14808996                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              18710633                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.256576                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            3248422                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.218159                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      8553413                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     36760                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     184549                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     6191                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               34189871                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  551                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4541345                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2869656                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2809                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2109                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     2188                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1971                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          16729                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        19857                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                36586                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 33689608                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                33666357                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  24201121                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  39364554                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.260979                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.614795                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data           6855505                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total              6855505                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data          6855505                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total             6855505                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          292484                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             292484                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         292484                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            292484                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  73045440473                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   73045440473                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  73045440473                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  73045440473                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data       7147989                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total          7147989                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data      7147989                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total         7147989                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.040918                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.040918                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.040918                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.040918                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 249741.662699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 249741.662699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 249741.662699                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 249741.662699                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs           2710                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           30                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs            875                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.097143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        7.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           86048                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                86048                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        111144                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           111144                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       111144                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          111144                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       181340                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         181340                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       181340                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher       316951                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        498291                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  44783507040                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  44783507040                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  44783507040                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher  99469782590                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 144253289630                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.025369                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.025369                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.025369                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.069711                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 246958.790339                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 246958.790339                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 246958.790339                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 313833.313635                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 289496.076851                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    498340                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher       316951                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total       316951                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher  99469782590                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total  99469782590                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 313833.313635                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 313833.313635                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data         2098                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total         2098                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           53                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           53                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     11186387                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     11186387                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data         2151                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total         2151                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.024640                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.024640                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 211063.905660                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 211063.905660                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           53                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           53                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data    194621801                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total    194621801                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.024640                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.024640                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 3672109.452830                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 3672109.452830                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data         2151                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total         2151                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data         2151                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total         2151                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         4109225                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            4109225                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        238292                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           238292                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  61667004953                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  61667004953                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      4347517                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        4347517                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.054811                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.054811                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 258787.558764                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 258787.558764                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        97653                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          97653                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       140639                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       140639                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  36797506706                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  36797506706                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.032349                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.032349                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 261645.110574                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 261645.110574                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        2746280                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           2746280                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        54192                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           54192                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  11378435520                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  11378435520                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      2800472                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       2800472                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.019351                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.019351                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 209965.225864                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 209965.225864                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        13491                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         13491                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        40701                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        40701                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   7986000334                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   7986000334                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.014534                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.014534                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 196211.403504                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 196211.403504                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses       181340                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued             604183                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused             231221                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful              57758                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.095597                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.241566                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache         209735                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR           76180                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB              1317                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate               287232                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified         694752                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit           48987                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand         3879                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage             5838                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage         1732                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 7358620                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                498404                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 14.764368                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    29.784622                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    34.215378                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.465385                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.534615                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           37                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           27                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0              21                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.578125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.421875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              14802922                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             14802922                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           1258739                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              1258739                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          1258739                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             1258739                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          812035                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             812035                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         812035                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            812035                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 124541033063                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  124541033063                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 124541033063                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 124541033063                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       2070774                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          2070774                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      2070774                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         2070774                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.392141                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.392141                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.392141                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.392141                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 153369.045747                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 153369.045747                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 153369.045747                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 153369.045747                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst        396457                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total           396457                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst       396457                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total          396457                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       415578                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         415578                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       415578                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher       981192                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total       1396770                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  89133371610                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  89133371610                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  89133371610                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher 257517791985                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 346651163595                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.200687                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.200687                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.200687                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.674516                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 214480.486479                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 214480.486479                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 214480.486479                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 262454.027331                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 248180.562007                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                   1396771                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher       981192                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total       981192                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher 257517791985                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total 257517791985                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 262454.027331                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 262454.027331                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst         1258739                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            1258739                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        812035                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           812035                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 124541033063                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 124541033063                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      2070774                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        2070774                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.392141                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.392141                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 153369.045747                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 153369.045747                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst       396457                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total         396457                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       415578                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       415578                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  89133371610                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  89133371610                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.200687                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.200687                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 214480.486479                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 214480.486479                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses       415578                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued            1958073                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused             368752                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful             223314                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.114048                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.349533                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache         661042                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR          315728                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB               111                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate               976881                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified        1959614                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit              10                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand          604                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage           111084                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage          501                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 2655775                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs               1396835                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  1.901280                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    20.172565                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    43.827435                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.315196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.684804                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           47                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           17                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0              24                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::1              23                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.734375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.265625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               5538319                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              5538319                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      110061                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  238686                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   10                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1971                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  67109                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   19                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    622                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4302663                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.316835                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.388490                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                4087935     95.01%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                93008      2.16%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               101861      2.37%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                16193      0.38%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 3171      0.07%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  440      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   51      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               74                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4302663                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 4459929                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2816553                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       782                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1755                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2070957                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       599                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  36760                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  8899202                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  228257                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3500                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   5180487                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                460790                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               34435994                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 10510                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 285897                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  52494                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  38910                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              12                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            57836217                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   118390839                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 42063831                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2184894                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              54854644                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2981577                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     239                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 240                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1395457                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         46681387                       # The number of ROB reads (Count)
system.cpu.rob.writes                        68564849                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 17679137                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   32827491                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    27                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     27943.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    415577.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    136561.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples    292302.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples    981191.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.006948933326                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1565                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1565                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3779981                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               26462                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1895110                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       86048                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1895110                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     86048                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   69479                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  58105                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.79                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.07                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1895110                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 86048                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   914570                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   671835                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   218676                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    12394                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     4391                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     2030                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     1002                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      535                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      157                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       33                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1361                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1461                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1574                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1569                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1576                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1575                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1573                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1575                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1569                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1569                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1567                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1566                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1565                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1166.605112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     117.410364                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2264.148151                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511           1200     76.68%     76.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023           13      0.83%     77.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535            6      0.38%     77.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047           22      1.41%     79.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559           20      1.28%     80.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071           23      1.47%     82.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583           23      1.47%     83.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095           31      1.98%     85.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607           33      2.11%     87.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119           36      2.30%     89.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631           23      1.47%     91.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-6143           38      2.43%     93.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6655           28      1.79%     95.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6656-7167           20      1.28%     96.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7679           18      1.15%     98.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7680-8191           13      0.83%     98.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            4      0.26%     99.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8704-9215            4      0.26%     99.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-9727            3      0.19%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9728-10239            3      0.19%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-10751            1      0.06%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10752-11263            1      0.06%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11776-12287            1      0.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-12799            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1565                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1565                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.858786                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.844577                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.700654                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               146      9.33%      9.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                54      3.45%     12.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1252     80.00%     92.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               104      6.65%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 8      0.51%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1565                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  4446656                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                121287040                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               5507072                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               610923502.41548419                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               27739152.62747154                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   198530516614                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      100209.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     26596928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      8739904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher     18707328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher     62796224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      1788736                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 133968875.877030715346                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 44022945.588045515120                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 94228916.317813143134                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 316304933.359304368496                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 9009873.289154913276                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       415577                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       181391                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher       316951                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher       981191                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        86048                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  13042203921                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   5238929576                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher   8776785265                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher  25906330483                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 4857159319106                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31383.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     28881.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     27691.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     26402.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  56447091.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     26596992                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     11609024                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher     20284864                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher     62796224                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       121287104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     26596992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     26596992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      5507072                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      5507072                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        415578                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        181391                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher       316951                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher       981191                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1895111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        86048                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           86048                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       133969198                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        58474719                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher    102174974                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher    316304933                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          610923825                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    133969198                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      133969198                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     27739153                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          27739153                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     27739153                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      133969198                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       58474719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher    102174974                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher    316304933                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         638662977                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1825631                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                27949                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        108543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          7012                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        125077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        138148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         56179                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         12783                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        419536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        178735                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        238357                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        168049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         9775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        25037                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        72316                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        59327                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       111238                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        95519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          2422                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          6868                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1041                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1050                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1323                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1248                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1430                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1286                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         2570                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              18733667995                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             9128155000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         52964249245                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10261.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29011.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1467605                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               25192                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             80.39                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.14                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       360784                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   328.812985                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   259.406626                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   240.200366                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        34184      9.47%      9.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       120646     33.44%     42.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        92095     25.53%     68.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        57286     15.88%     84.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        18728      5.19%     89.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3951      1.10%     90.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         5395      1.50%     92.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        10297      2.85%     94.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        18202      5.05%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       360784                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          116840384                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1788736                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               588.525671                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 9.009873                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.60                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                80.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1363540080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        724742535                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      7468532820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       85185180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 15672090720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  84455358720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   5115467520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   114884917575                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    578.675976                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  12613010691                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6629480000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 179288159252                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1212450540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        644432745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      5566472520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       60708600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 15672090720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  82995482700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   6344836800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   112496474625                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    566.645375                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  15813024629                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6629480000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 176088145314                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1854252                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         86048                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1809063                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              40859                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             40859                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1854253                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      1495025                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total      1495025                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      4190309                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total      4190309                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5685334                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     37400896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     37400896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     89393152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     89393152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                126794048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                2                       # Total snoops (Count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1895114                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.007746                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.087671                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1880434     99.23%     99.23% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    14680      0.77%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1895114                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 198530649943                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         58757563672                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        34153089212                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        94767102262                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.5                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3790225                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1895110                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        14683                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
