// Seed: 1461792813
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    output id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    output id_10,
    output id_11
);
  assign id_4  = id_3;
  assign id_11 = 1;
  type_0 id_12 (
      .id_0(id_6),
      .id_1(id_1),
      .id_2(1),
      .id_3(1),
      .id_4(id_2),
      .id_5(id_3),
      .id_6(1),
      .id_7(id_11)
  );
endmodule
