#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.267     5.650
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.502
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12.QDI[0] (Q_FRAG)                                       2.371     8.873
data arrival time                                                                                                              8.873

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                              8.873
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    6.312


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.267     5.650
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.502
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3.QDI[0] (Q_FRAG)                                       2.371     8.873
data arrival time                                                                                                             8.873

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                             8.873
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   6.312


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.267     5.649
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QDI[0] (Q_FRAG)                                       2.371     8.873
data arrival time                                                                                                             8.873

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                             8.873
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   6.312


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.267     5.663
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.515
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QDI[0] (Q_FRAG)                                       2.371     8.887
data arrival time                                                                                                             8.887

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell hold time                                                                                                      0.571     2.575
data required time                                                                                                            2.575
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.575
data arrival time                                                                                                             8.887
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   6.312


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.267     5.650
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.502
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QDI[0] (Q_FRAG)                                       2.398     8.900
data arrival time                                                                                                              8.900

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                              8.900
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    6.339


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.325     5.708
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.560
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QDI[0] (Q_FRAG)                                       2.371     8.932
data arrival time                                                                                                             8.932

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                             8.932
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   6.370


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.325     5.722
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.574
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QDI[0] (Q_FRAG)                                       2.371     8.945
data arrival time                                                                                                             8.945

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell hold time                                                                                                      0.571     2.575
data required time                                                                                                            2.575
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.575
data arrival time                                                                                                             8.945
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   6.370


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.325     5.708
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.560
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8.QDI[0] (Q_FRAG)                                       2.371     8.931
data arrival time                                                                                                             8.931

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                             8.931
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   6.370


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.325     5.708
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.560
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9.QDI[0] (Q_FRAG)                                       2.371     8.931
data arrival time                                                                                                             8.931

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                             8.931
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   6.370


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.325     5.708
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.560
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QDI[0] (Q_FRAG)                                       2.427     8.987
data arrival time                                                                                                            8.987

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                  0.000     1.990
cell hold time                                                                                                     0.571     2.561
data required time                                                                                                           2.561
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -2.561
data arrival time                                                                                                            8.987
----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  6.426


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299     5.682
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     6.591
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QDI[0] (Q_FRAG)                                       2.478     9.069
data arrival time                                                                                                              9.069

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                              9.069
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    6.508


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299     5.682
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     6.591
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10.QDI[0] (Q_FRAG)                                       2.478     9.069
data arrival time                                                                                                              9.069

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                              9.069
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    6.508


#Path 13
Startpoint: arnold_rst_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : arnold_rst_o_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                0.000     0.000
clock source latency                                                      0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                          0.000     0.000
arnold_rst_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990     1.990
arnold_rst_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
arnold_rst_o_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299     5.682
arnold_rst_o_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     6.591
arnold_rst_o_dffc_Q.QDI[0] (Q_FRAG)                                       2.478     9.069
data arrival time                                                                   9.069

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                0.000     0.000
clock source latency                                                      0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                          0.000     0.000
arnold_rst_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                         0.000     1.990
cell hold time                                                            0.571     2.561
data required time                                                                  2.561
-----------------------------------------------------------------------------------------
data required time                                                                 -2.561
data arrival time                                                                   9.069
-----------------------------------------------------------------------------------------
slack (MET)                                                                         6.508


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.422     5.805
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975     6.780
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QDI[0] (Q_FRAG)                                       2.371     9.151
data arrival time                                                                                                      9.151

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                            0.000     1.990
cell hold time                                                                                               0.571     2.561
data required time                                                                                                     2.561
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -2.561
data arrival time                                                                                                      9.151
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            6.590


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                       0.000     0.000
clock source latency                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QCK[0] (Q_FRAG)                               2.004     2.004
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]              1.393     3.396
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.422     5.818
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        0.975     6.793
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QDI[0] (Q_FRAG)                               2.371     9.164
data arrival time                                                                                          9.164

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                       0.000     0.000
clock source latency                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QCK[0] (Q_FRAG)                               2.004     2.004
clock uncertainty                                                                                0.000     2.004
cell hold time                                                                                   0.571     2.575
data required time                                                                                         2.575
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -2.575
data arrival time                                                                                          9.164
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                6.590


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487     5.884
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     6.793
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QDI[0] (Q_FRAG)                                       2.478     9.271
data arrival time                                                                                                              9.271

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                    0.000     2.004
cell hold time                                                                                                       0.571     2.575
data required time                                                                                                             2.575
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.575
data arrival time                                                                                                              9.271
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    6.696


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.519     5.915
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975     6.890
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QDI[0] (Q_FRAG)                                       2.398     9.288
data arrival time                                                                                                      9.288

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                            0.000     2.004
cell hold time                                                                                               0.571     2.575
data required time                                                                                                     2.575
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -2.575
data arrival time                                                                                                      9.288
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            6.713


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386     5.768
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     6.809
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QDI[0] (Q_FRAG)                                       2.478     9.287
data arrival time                                                                                                       9.287

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                       9.287
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             6.726


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.386     5.782
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041     6.823
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QDI[0] (Q_FRAG)                                       2.504     9.327
data arrival time                                                                                                      9.327

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                            0.000     2.004
cell hold time                                                                                               0.571     2.575
data required time                                                                                                     2.575
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -2.575
data arrival time                                                                                                      9.327
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            6.752


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                       2.422     5.804
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.108     6.912
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QDI[0] (Q_FRAG)                                       2.478     9.390
data arrival time                                                                                                       9.390

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                       9.390
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             6.829


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498     5.880
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     6.921
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QDI[0] (Q_FRAG)                                       2.478     9.399
data arrival time                                                                                                      9.399

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                            0.000     1.990
cell hold time                                                                                               0.571     2.561
data required time                                                                                                     2.561
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -2.561
data arrival time                                                                                                      9.399
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            6.839


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498     5.880
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     6.921
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QDI[0] (Q_FRAG)                                       2.478     9.399
data arrival time                                                                                                       9.399

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                       9.399
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             6.839


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.498     5.880
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041     6.921
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QDI[0] (Q_FRAG)                                       2.478     9.399
data arrival time                                                                                                      9.399

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                            0.000     1.990
cell hold time                                                                                               0.571     2.561
data required time                                                                                                     2.561
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -2.561
data arrival time                                                                                                      9.399
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            6.839


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498     5.880
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     6.921
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QDI[0] (Q_FRAG)                                       2.478     9.399
data arrival time                                                                                                       9.399

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                       9.399
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             6.839


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508     5.891
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     6.932
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QDI[0] (Q_FRAG)                                       2.478     9.410
data arrival time                                                                                                       9.410

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                       9.410
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             6.849


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.508     5.890
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041     6.932
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QDI[0] (Q_FRAG)                                       2.478     9.409
data arrival time                                                                                                    9.409

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                          0.000     1.990
cell hold time                                                                                             0.571     2.561
data required time                                                                                                   2.561
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -2.561
data arrival time                                                                                                    9.409
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          6.849


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508     5.904
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     6.946
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QDI[0] (Q_FRAG)                                       2.478     9.423
data arrival time                                                                                                       9.423

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                             0.000     2.004
cell hold time                                                                                                0.571     2.575
data required time                                                                                                      2.575
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.575
data arrival time                                                                                                       9.423
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             6.849


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508     5.904
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     6.946
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QDI[0] (Q_FRAG)                                       2.478     9.423
data arrival time                                                                                                       9.423

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                             0.000     2.004
cell hold time                                                                                                0.571     2.575
data required time                                                                                                      2.575
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.575
data arrival time                                                                                                       9.423
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             6.849


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508     5.890
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     6.932
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QDI[0] (Q_FRAG)                                       2.478     9.409
data arrival time                                                                                                       9.409

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                       9.409
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             6.849


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.508     5.890
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041     6.932
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QDI[0] (Q_FRAG)                                       2.478     9.409
data arrival time                                                                                                       9.409

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                       9.409
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             6.849


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498     5.880
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     6.921
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QDI[0] (Q_FRAG)                                       2.504     9.425
data arrival time                                                                                                       9.425

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                       9.425
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             6.864


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG) [clock-to-output]               1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                       2.267     5.650
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.987     6.637
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QDI[0] (Q_FRAG)                                  3.091     9.728
data arrival time                                                                                                         9.728

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QCK[0] (Q_FRAG)                                  2.004     2.004
clock uncertainty                                                                                               0.000     2.004
cell hold time                                                                                                  0.571     2.575
data required time                                                                                                        2.575
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -2.575
data arrival time                                                                                                         9.728
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               7.153


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.674     6.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.909
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5.QDI[0] (Q_FRAG)                                       2.958     9.867
data arrival time                                                                                                             9.867

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                             9.867
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   7.305


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.712     6.095
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.947
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QDI[0] (Q_FRAG)                                       2.973     9.919
data arrival time                                                                                                            9.919

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                  0.000     1.990
cell hold time                                                                                                     0.571     2.561
data required time                                                                                                           2.561
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -2.561
data arrival time                                                                                                            9.919
----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  7.359


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QCK[0] (Q_FRAG)                                1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QZ[0] (Q_FRAG) [clock-to-output]               1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.643     6.025
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     6.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QDI[0] (Q_FRAG)                                3.045     9.979
data arrival time                                                                                                         9.979

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QCK[0] (Q_FRAG)                                1.990     1.990
clock uncertainty                                                                                               0.000     1.990
cell hold time                                                                                                  0.571     2.561
data required time                                                                                                        2.561
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -2.561
data arrival time                                                                                                         9.979
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               7.419


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.719     6.102
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     6.954
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7.QDI[0] (Q_FRAG)                                       3.057    10.011
data arrival time                                                                                                            10.011

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            10.011
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   7.450


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag.BAB[0] (C_FRAG)                       2.299     5.682
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.909     6.591
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QDI[0] (Q_FRAG)                                       3.537    10.127
data arrival time                                                                                                      10.127

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                      10.127
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.567


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.181     6.564
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     7.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QDI[0] (Q_FRAG)                                       2.690    10.164
data arrival time                                                                                                             10.164

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             10.164
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    7.602


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.313     6.696
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     7.605
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2.QDI[0] (Q_FRAG)                                       2.606    10.211
data arrival time                                                                                                            10.211

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            10.211
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   7.650


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.757     6.140
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     7.049
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4.QDI[0] (Q_FRAG)                                       3.172    10.221
data arrival time                                                                                                            10.221

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            10.221
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   7.660


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.247     6.630
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     7.671
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QDI[0] (Q_FRAG)                                       2.575    10.246
data arrival time                                                                                                      10.246

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                      10.246
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.684


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.247     6.630
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     7.671
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QDI[0] (Q_FRAG)                                       2.575    10.246
data arrival time                                                                                                      10.246

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                      10.246
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.684


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.510     6.893
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     7.745
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QDI[0] (Q_FRAG)                                       2.659    10.404
data arrival time                                                                                                             10.404

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             10.404
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    7.843


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.466     6.862
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     7.715
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QDI[0] (Q_FRAG)                                       3.012    10.727
data arrival time                                                                                                           10.727

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                  0.000     2.004
cell hold time                                                                                                     0.571     2.575
data required time                                                                                                           2.575
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -2.575
data arrival time                                                                                                           10.727
----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  8.152


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QCK[0] (Q_FRAG)                                       2.212     2.212
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.605
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.330     6.935
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975     7.910
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QDI[0] (Q_FRAG)                                       3.056    10.966
data arrival time                                                                                                     10.966

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QCK[0] (Q_FRAG)                                       2.212     2.212
clock uncertainty                                                                                            0.000     2.212
cell hold time                                                                                               0.571     2.783
data required time                                                                                                     2.783
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -2.783
data arrival time                                                                                                     10.966
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            8.183


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.412     6.809
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     7.718
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QDI[0] (Q_FRAG)                                       3.045    10.762
data arrival time                                                                                                            10.762

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell hold time                                                                                                      0.571     2.575
data required time                                                                                                            2.575
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.575
data arrival time                                                                                                            10.762
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   8.188


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.412     6.809
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     7.718
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QDI[0] (Q_FRAG)                                       3.045    10.762
data arrival time                                                                                                            10.762

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell hold time                                                                                                      0.571     2.575
data required time                                                                                                            2.575
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.575
data arrival time                                                                                                            10.762
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   8.188


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.412     6.809
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     7.718
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13.QDI[0] (Q_FRAG)                                       3.045    10.762
data arrival time                                                                                                             10.762

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                    0.000     2.004
cell hold time                                                                                                       0.571     2.575
data required time                                                                                                             2.575
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.575
data arrival time                                                                                                             10.762
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    8.188


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.621     7.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     7.857
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QDI[0] (Q_FRAG)                                       3.060    10.916
data arrival time                                                                                                             10.916

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             10.916
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    8.355


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.611     6.994
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     7.903
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QDI[0] (Q_FRAG)                                       3.045    10.947
data arrival time                                                                                                             10.947

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             10.947
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    8.387


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.201     6.584
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     7.436
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QDI[0] (Q_FRAG)                                       3.539    10.975
data arrival time                                                                                                            10.975

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            10.975
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   8.413


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.269     7.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     8.503
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QDI[0] (Q_FRAG)                                       2.659    11.162
data arrival time                                                                                                            11.162

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            11.162
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   8.602


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.548     6.944
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     7.853
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QDI[0] (Q_FRAG)                                       3.405    11.258
data arrival time                                                                                                           11.258

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                  0.000     2.004
cell hold time                                                                                                     0.571     2.575
data required time                                                                                                           2.575
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -2.575
data arrival time                                                                                                           11.258
----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  8.684


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG) [clock-to-output]               1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.683     8.066
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909     8.975
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QDI[0] (Q_FRAG)                                2.690    11.665
data arrival time                                                                                                        11.665

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                1.990     1.990
clock uncertainty                                                                                               0.000     1.990
cell hold time                                                                                                  0.571     2.561
data required time                                                                                                        2.561
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -2.561
data arrival time                                                                                                        11.665
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               9.104


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                        0.000     0.000
clock source latency                                                                                              0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.954     7.337
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     8.189
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q.QDI[0] (Q_FRAG)                                       3.522    11.711
data arrival time                                                                                                          11.711

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                        0.000     0.000
clock source latency                                                                                              0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                 0.000     1.990
cell hold time                                                                                                    0.571     2.561
data required time                                                                                                          2.561
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         -2.561
data arrival time                                                                                                          11.711
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 9.150


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.624     7.007
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     7.860
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15.QDI[0] (Q_FRAG)                                       3.861    11.720
data arrival time                                                                                                             11.720

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             11.720
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    9.159


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.064     7.461
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     8.313
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11.QDI[0] (Q_FRAG)                                       3.598    11.911
data arrival time                                                                                                             11.911

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                    0.000     2.004
cell hold time                                                                                                       0.571     2.575
data required time                                                                                                             2.575
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.575
data arrival time                                                                                                             11.911
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    9.336


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.081     2.081
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.756     8.230
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     9.082
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QDI[0] (Q_FRAG)                                       3.027    12.108
data arrival time                                                                                                             12.108

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.081     2.081
clock uncertainty                                                                                                    0.000     2.081
cell hold time                                                                                                       0.571     2.652
data required time                                                                                                             2.652
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.652
data arrival time                                                                                                             12.108
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    9.456


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.368     7.764
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     8.616
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QDI[0] (Q_FRAG)                                       3.445    12.061
data arrival time                                                                                                             12.061

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                    0.000     2.004
cell hold time                                                                                                       0.571     2.575
data required time                                                                                                             2.575
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.575
data arrival time                                                                                                             12.061
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    9.487


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.077     8.460
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     9.501
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QDI[0] (Q_FRAG)                                       2.617    12.118
data arrival time                                                                                                      12.118

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                      12.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             9.557


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.115     8.498
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     9.539
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QDI[0] (Q_FRAG)                                       2.606    12.145
data arrival time                                                                                                      12.145

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                      12.145
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             9.584


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.139     8.522
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975     9.497
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QDI[0] (Q_FRAG)                                       2.973    12.470
data arrival time                                                                                                     12.470

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                            0.000     1.990
cell hold time                                                                                               0.571     2.561
data required time                                                                                                     2.561
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -2.561
data arrival time                                                                                                     12.470
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            9.908


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.942     9.338
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    10.191
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QDI[0] (Q_FRAG)                                       2.371    12.562
data arrival time                                                                                                            12.562

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell hold time                                                                                                      0.571     2.575
data required time                                                                                                            2.575
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.575
data arrival time                                                                                                            12.562
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   9.987


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.090     8.472
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     9.514
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QDI[0] (Q_FRAG)                                       3.091    12.604
data arrival time                                                                                                      12.604

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                      12.604
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            10.044


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.310     8.692
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     9.602
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QDI[0] (Q_FRAG)                                       3.045    12.646
data arrival time                                                                                                             12.646

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             12.646
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   10.086


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.022     7.405
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     8.257
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QDI[0] (Q_FRAG)                                       4.453    12.709
data arrival time                                                                                                            12.709

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            12.709
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  10.149


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.202     8.584
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     9.437
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QDI[0] (Q_FRAG)                                       3.453    12.890
data arrival time                                                                                                            12.890

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            12.890
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  10.329


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.199     7.582
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     8.491
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QDI[0] (Q_FRAG)                                       4.418    12.909
data arrival time                                                                                                             12.909

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             12.909
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   10.348


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.200     7.583
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     8.492
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QDI[0] (Q_FRAG)                                       4.456    12.949
data arrival time                                                                                                             12.949

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             12.949
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   10.387


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.275     7.671
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     8.581
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QDI[0] (Q_FRAG)                                       4.456    13.037
data arrival time                                                                                                            13.037

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell hold time                                                                                                      0.571     2.575
data required time                                                                                                            2.575
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.575
data arrival time                                                                                                            13.037
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  10.462


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.035     7.418
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     8.327
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QDI[0] (Q_FRAG)                                       4.814    13.141
data arrival time                                                                                                             13.141

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             13.141
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   10.580


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.557     8.940
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     9.982
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QDI[0] (Q_FRAG)                                       3.172    13.153
data arrival time                                                                                                      13.153

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                      13.153
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            10.592


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.443     8.825
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975     9.800
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QDI[0] (Q_FRAG)                                       3.455    13.255
data arrival time                                                                                                      13.255

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                      13.255
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            10.694


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       6.388     9.771
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    10.812
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QDI[0] (Q_FRAG)                                       2.514    13.326
data arrival time                                                                                                      13.326

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                      13.326
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            10.766


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.436     7.832
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     8.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QDI[0] (Q_FRAG)                                       4.725    13.409
data arrival time                                                                                                             13.409

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                    0.000     2.004
cell hold time                                                                                                       0.571     2.575
data required time                                                                                                             2.575
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.575
data arrival time                                                                                                             13.409
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   10.835


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       6.014     9.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    10.305
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QDI[0] (Q_FRAG)                                       3.091    13.396
data arrival time                                                                                                            13.396

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            13.396
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  10.836


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.331     8.713
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     9.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QDI[0] (Q_FRAG)                                       3.883    13.448
data arrival time                                                                                                             13.448

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             13.448
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   10.888


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.982     7.364
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     8.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QDI[0] (Q_FRAG)                                       5.263    13.536
data arrival time                                                                                                            13.536

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            13.536
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  10.975


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       6.838    10.220
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    11.195
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QDI[0] (Q_FRAG)                                       2.371    13.566
data arrival time                                                                                                     13.566

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                            0.000     1.990
cell hold time                                                                                               0.571     2.561
data required time                                                                                                     2.561
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -2.561
data arrival time                                                                                                     13.566
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           11.005


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.924     9.320
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    10.172
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QDI[0] (Q_FRAG)                                       3.522    13.694
data arrival time                                                                                                            13.694

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell hold time                                                                                                      0.571     2.575
data required time                                                                                                            2.575
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.575
data arrival time                                                                                                            13.694
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  11.119


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.779     9.162
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    10.203
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30.QDI[0] (Q_FRAG)                                       3.537    13.739
data arrival time                                                                                                      13.739

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                      13.739
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            11.179


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       6.174     9.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    10.409
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QDI[0] (Q_FRAG)                                       3.433    13.842
data arrival time                                                                                                           13.842

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                  0.000     1.990
cell hold time                                                                                                     0.571     2.561
data required time                                                                                                           2.561
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -2.561
data arrival time                                                                                                           13.842
----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 11.280


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.782     8.178
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     9.087
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QDI[0] (Q_FRAG)                                       4.827    13.914
data arrival time                                                                                                            13.914

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell hold time                                                                                                      0.571     2.575
data required time                                                                                                            2.575
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.575
data arrival time                                                                                                            13.914
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  11.339


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.950     8.347
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     9.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QDI[0] (Q_FRAG)                                       4.850    14.049
data arrival time                                                                                                            14.049

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell hold time                                                                                                      0.571     2.575
data required time                                                                                                            2.575
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.575
data arrival time                                                                                                            14.049
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  11.474


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.521     7.917
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     8.826
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QDI[0] (Q_FRAG)                                       5.375    14.202
data arrival time                                                                                                            14.202

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell hold time                                                                                                      0.571     2.575
data required time                                                                                                            2.575
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.575
data arrival time                                                                                                            14.202
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  11.627


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.253     8.635
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     9.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QDI[0] (Q_FRAG)                                       4.756    14.243
data arrival time                                                                                                            14.243

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            14.243
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  11.683


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       6.921    10.305
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    11.214
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14.QDI[0] (Q_FRAG)                                       3.045    14.258
data arrival time                                                                                                             14.258

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             14.258
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   11.697


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.633     9.016
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     9.926
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QDI[0] (Q_FRAG)                                       4.339    14.264
data arrival time                                                                                                             14.264

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             14.264
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   11.703


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.514     8.897
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975     9.871
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QDI[0] (Q_FRAG)                                       4.407    14.278
data arrival time                                                                                                     14.278

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                            0.000     1.990
cell hold time                                                                                               0.571     2.561
data required time                                                                                                     2.561
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -2.561
data arrival time                                                                                                     14.278
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           11.718


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       6.084     9.467
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    10.376
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QDI[0] (Q_FRAG)                                       3.981    14.356
data arrival time                                                                                                             14.356

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell hold time                                                                                                       0.571     2.561
data required time                                                                                                             2.561
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -2.561
data arrival time                                                                                                             14.356
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   11.796


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.029     8.412
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     9.321
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QDI[0] (Q_FRAG)                                       5.237    14.559
data arrival time                                                                                                            14.559

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            14.559
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  11.997


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.468     8.851
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     9.760
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QDI[0] (Q_FRAG)                                       4.866    14.626
data arrival time                                                                                                            14.626

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            14.626
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  12.066


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                        0.000     0.000
clock source latency                                                                                              0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.852     8.235
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     9.087
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QDI[0] (Q_FRAG)                                       5.615    14.702
data arrival time                                                                                                          14.702

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                        0.000     0.000
clock source latency                                                                                              0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                 0.000     1.990
cell hold time                                                                                                    0.571     2.561
data required time                                                                                                          2.561
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         -2.561
data arrival time                                                                                                          14.702
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                12.141


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QCK[0] (Q_FRAG)                                       2.081     2.081
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.260     8.734
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     9.586
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QDI[0] (Q_FRAG)                                       5.225    14.811
data arrival time                                                                                                            14.811

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QCK[0] (Q_FRAG)                                       2.081     2.081
clock uncertainty                                                                                                   0.000     2.081
cell hold time                                                                                                      0.571     2.652
data required time                                                                                                            2.652
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.652
data arrival time                                                                                                            14.811
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  12.159


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.668     8.051
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     8.960
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QDI[0] (Q_FRAG)                                       5.799    14.759
data arrival time                                                                                                            14.759

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            14.759
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  12.198


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.677     9.060
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     9.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6.QDI[0] (Q_FRAG)                                       4.919    14.831
data arrival time                                                                                                            14.831

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            14.831
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  12.270


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.437     8.820
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852     9.672
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QDI[0] (Q_FRAG)                                       5.304    14.977
data arrival time                                                                                                            14.977

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell hold time                                                                                                      0.571     2.561
data required time                                                                                                            2.561
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.561
data arrival time                                                                                                            14.977
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  12.415


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.487     8.870
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     9.779
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QDI[0] (Q_FRAG)                                       5.221    15.000
data arrival time                                                                                                           15.000

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                  0.000     1.990
cell hold time                                                                                                     0.571     2.561
data required time                                                                                                           2.561
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -2.561
data arrival time                                                                                                           15.000
----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 12.440


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.383
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       6.408     9.791
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    10.833
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QDI[0] (Q_FRAG)                                       4.340    15.172
data arrival time                                                                                                      15.172

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                    0.000     0.000
clock source latency                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                             0.000     1.990
cell hold time                                                                                                0.571     2.561
data required time                                                                                                      2.561
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -2.561
data arrival time                                                                                                      15.172
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            12.611


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004     2.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     3.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.069     8.466
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     9.375
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1.QDI[0] (Q_FRAG)                                       5.983    15.357
data arrival time                                                                                                            15.357

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell hold time                                                                                                      0.571     2.575
data required time                                                                                                            2.575
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -2.575
data arrival time                                                                                                            15.357
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  12.783


#End of timing report
