<stg><name>LLSSineReconstruction</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_int

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_int, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_int

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_int, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0">
<![CDATA[
:5 %ret_ln9 = ret

]]></Node>
<StgValue><ssdm name="ret_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="8" name="input_int" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_int"/></StgValue>
</port>
<port id="9" name="output_int" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_int"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="11" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="10" toId="2">
</dataflow>
<dataflow id="13" from="empty_1" to="spectopmodule_ln0" fromId="12" toId="2">
</dataflow>
<dataflow id="15" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="14" toId="3">
</dataflow>
<dataflow id="16" from="input_int" to="specbitsmap_ln0" fromId="8" toId="3">
</dataflow>
<dataflow id="18" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="17" toId="4">
</dataflow>
<dataflow id="19" from="input_int" to="specinterface_ln0" fromId="8" toId="4">
</dataflow>
<dataflow id="21" from="empty" to="specinterface_ln0" fromId="20" toId="4">
</dataflow>
<dataflow id="23" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="4">
</dataflow>
<dataflow id="24" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="4">
</dataflow>
<dataflow id="26" from="empty_0" to="specinterface_ln0" fromId="25" toId="4">
</dataflow>
<dataflow id="27" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="4">
</dataflow>
<dataflow id="28" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="4">
</dataflow>
<dataflow id="29" from="empty_0" to="specinterface_ln0" fromId="25" toId="4">
</dataflow>
<dataflow id="30" from="empty_0" to="specinterface_ln0" fromId="25" toId="4">
</dataflow>
<dataflow id="31" from="empty_0" to="specinterface_ln0" fromId="25" toId="4">
</dataflow>
<dataflow id="32" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="4">
</dataflow>
<dataflow id="33" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="4">
</dataflow>
<dataflow id="34" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="4">
</dataflow>
<dataflow id="35" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="4">
</dataflow>
<dataflow id="36" from="empty_0" to="specinterface_ln0" fromId="25" toId="4">
</dataflow>
<dataflow id="37" from="empty_0" to="specinterface_ln0" fromId="25" toId="4">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="14" toId="5">
</dataflow>
<dataflow id="39" from="output_int" to="specbitsmap_ln0" fromId="9" toId="5">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="17" toId="6">
</dataflow>
<dataflow id="41" from="output_int" to="specinterface_ln0" fromId="9" toId="6">
</dataflow>
<dataflow id="42" from="empty" to="specinterface_ln0" fromId="20" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="6">
</dataflow>
<dataflow id="45" from="empty_0" to="specinterface_ln0" fromId="25" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="6">
</dataflow>
<dataflow id="48" from="empty_0" to="specinterface_ln0" fromId="25" toId="6">
</dataflow>
<dataflow id="49" from="empty_0" to="specinterface_ln0" fromId="25" toId="6">
</dataflow>
<dataflow id="50" from="empty_0" to="specinterface_ln0" fromId="25" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_22" to="specinterface_ln0" fromId="22" toId="6">
</dataflow>
<dataflow id="55" from="empty_0" to="specinterface_ln0" fromId="25" toId="6">
</dataflow>
<dataflow id="56" from="empty_0" to="specinterface_ln0" fromId="25" toId="6">
</dataflow>
</dataflows>


</stg>
