INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/ip/data_mem/data_mem_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/ip/inst_mem/inst_mem_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
