$date
	Fri Apr 12 07:59:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#1
1#
#2
0#
#3
1#
#4
0#
#5
1"
1#
1$
#6
0#
#7
0!
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
0$
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
1%
#21
0"
1#
#22
0#
#23
1!
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
0%
#31
1#
#32
0#
#33
1#
#34
0#
#35
1"
1#
1$
#36
0#
#37
0!
1#
#38
0#
#39
1#
#40
0#
1%
#41
0"
1#
#42
0#
#43
1!
1"
1#
#44
0#
#45
0!
0"
1#
#46
0#
#47
1!
1"
1#
#48
0#
#49
0!
0"
1#
#50
0#
0$
#51
1!
1#
#52
0#
#53
1#
#54
0#
#55
1#
#56
0#
#57
1#
#58
0#
#59
1#
#60
0#
0%
#61
1#
#62
0#
#63
1#
#64
0#
#65
1#
#66
0#
#67
1#
#68
0#
#69
1#
#70
0#
#71
1#
#72
0#
#73
1#
#74
0#
#75
1"
1#
1$
#76
0#
#77
0!
1#
#78
0#
#79
1#
#80
0#
1%
#81
0"
1#
#82
0#
#83
1!
1"
1#
#84
0#
#85
0!
0"
1#
