initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f5dcae00000,32768
launching memcpy command : MemcpyHtoD,0x00007f5dcae08000,98304
launching memcpy command : MemcpyHtoD,0x00007f5dcae20000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae21000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae22000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae23000,16384
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 13437
gpu_sim_insn = 49414
gpu_ipc =       3.6775
gpu_tot_sim_cycle = 13437
gpu_tot_sim_insn = 49414
gpu_tot_ipc =       3.6775
gpu_tot_issued_cta = 8
gpu_occupancy = 12.7696% 
gpu_tot_occupancy = 12.7696% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0121
partiton_level_parallism_total  =       0.0121
partiton_level_parallism_util =       2.9107
partiton_level_parallism_util_total  =       2.9107
L2_BW  =       0.4394 GB/Sec
L2_BW_total  =       0.4394 GB/Sec
gpu_total_sim_rate=49414

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 61728
gpgpu_n_tot_w_icount = 1929
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:636	W0_Idle:24207	W0_Scoreboard:21822	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1535
single_issue_nums: WS0:681	WS1:416	WS2:416	WS3:416	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 442 
max_icnt2mem_latency = 46 
maxmrqlatency = 7 
max_icnt2sh_latency = 9 
averagemflatency = 411 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:92 	3 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	121 	40 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5488         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5488         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5480         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955         0         0         0         0      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5480         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459         0         0         0         0      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of bytes read:
dram[0]:         0         0         0         0       256         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0       256       128         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0       288         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0       128        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0       288       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0       256       192         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       128       256         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        32       256         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0         0       160         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0       384         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0       160       160         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
total bytes read: 4544
Bmin_bank_accesses = 0!
chip skew: 544/128 = 4.25
number of bytes accessed:
dram[0]:         0         0         0         0       256         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0       256       128         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0       288         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0       128        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0       288       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0       256       192         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       128       256         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        32       256         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0         0       160         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0       384         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0       160       160         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64         0         0         0         0       128         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 4544
min_bank_accesses = 0!
chip skew: 544/128 = 4.25
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none          14    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none          13    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none          16        13    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none          15    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none          17    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none          15        13    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none          14        13    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none          14        13    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none          15        13    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none          13        13    none      none      none      none      none      none      none      none      none      none  
dram[10]:         13    none      none      none      none          13    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none          13    none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none          15        17    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none          14    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none          13        13    none      none      none      none      none      none      none      none      none      none  
dram[15]:         13    none      none      none      none          15    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       437         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       436       233         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       441       439         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       439       233         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       436         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       436       436         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       436       442         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        436         0         0         0         0       439         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       436         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0       436       436         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0       442         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        436         0         0         0         0       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59487 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001345
n_activity=74 dram_eff=0.1081
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 8a 59462i bk5: 0a 59496i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000134 
total_CMD = 59496 
util_bw = 8 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 59454 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59487 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000134 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000369773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59491 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.723e-05
n_activity=72 dram_eff=0.05556
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 4a 59474i bk5: 0a 59496i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000067 
total_CMD = 59496 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 59470 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59491 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59482 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002017
n_activity=136 dram_eff=0.08824
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 8a 59468i bk5: 4a 59465i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 59496 
util_bw = 12 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 59425 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59482 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156313
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59486 n_act=1 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001513
n_activity=118 dram_eff=0.07627
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 9a 59456i bk5: 0a 59496i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 59496 
util_bw = 9 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 59447 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59486 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 9 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00215141
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59491 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.723e-05
n_activity=72 dram_eff=0.05556
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 0a 59496i bk5: 4a 59465i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000067 
total_CMD = 59496 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 59461 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59491 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000100847
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59489 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.404e-05
n_activity=144 dram_eff=0.03472
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 4a 59474i bk5: 1a 59474i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000084 
total_CMD = 59496 
util_bw = 5 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 59447 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59489 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59477 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002857
n_activity=139 dram_eff=0.1223
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 9a 59468i bk5: 8a 59455i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000286 
total_CMD = 59496 
util_bw = 17 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 59411 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59477 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.003849
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59480 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002353
n_activity=160 dram_eff=0.0875
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 8a 59468i bk5: 6a 59467i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000235 
total_CMD = 59496 
util_bw = 14 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 59425 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59480 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159675
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59482 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002017
n_activity=134 dram_eff=0.08955
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 4a 59468i bk5: 8a 59458i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 59496 
util_bw = 12 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 59418 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59482 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000806777
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59485 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001513
n_activity=144 dram_eff=0.0625
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 1a 59474i bk5: 8a 59456i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 59496 
util_bw = 9 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 59425 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59485 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00126059
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59488 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001008
n_activity=165 dram_eff=0.03636
bk0: 1a 59474i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 0a 59496i bk5: 5a 59465i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 59496 
util_bw = 6 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 59437 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59488 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000336157
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59491 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.723e-05
n_activity=93 dram_eff=0.04301
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 4a 59468i bk5: 0a 59496i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000067 
total_CMD = 59496 
util_bw = 4 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 59464 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59491 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000638698
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59484 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001681
n_activity=141 dram_eff=0.07092
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 6a 59474i bk5: 4a 59463i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048387
Bank_Level_Parallism_Col = 1.050000
Bank_Level_Parallism_Ready = 1.200000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050000 

BW Util details:
bwutil = 0.000168 
total_CMD = 59496 
util_bw = 10 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 59434 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59484 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000134463
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59483 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002017
n_activity=87 dram_eff=0.1379
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 0a 59496i bk5: 12a 59441i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 59496 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 59429 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59483 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00336157
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59484 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001681
n_activity=160 dram_eff=0.0625
bk0: 0a 59496i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 5a 59468i bk5: 5a 59465i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 59496 
util_bw = 10 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 59427 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59484 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156313
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=59496 n_nop=59488 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001008
n_activity=165 dram_eff=0.03636
bk0: 2a 59474i bk1: 0a 59496i bk2: 0a 59496i bk3: 0a 59496i bk4: 0a 59496i bk5: 4a 59465i bk6: 0a 59496i bk7: 0a 59496i bk8: 0a 59496i bk9: 0a 59496i bk10: 0a 59496i bk11: 0a 59496i bk12: 0a 59496i bk13: 0a 59496i bk14: 0a 59496i bk15: 0a 59496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 59496 
util_bw = 6 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 59437 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59496 
n_nop = 59488 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000100847

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 13437
Req_Network_injected_packets_per_cycle =       0.0121 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.1964
Req_Bank_Level_Parallism =       2.9107
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 13437
Reply_Network_injected_packets_per_cycle =        0.0121
Reply_Network_conflicts_per_cycle =        0.0053
Reply_Network_conflicts_per_cycle_util =       1.2034
Reply_Bank_Level_Parallism =       2.7627
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 49414 (inst/sec)
gpgpu_simulation_rate = 13437 (cycle/sec)
gpgpu_silicon_slowdown = 84244x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 5788
gpu_sim_insn = 49262
gpu_ipc =       8.5111
gpu_tot_sim_cycle = 19225
gpu_tot_sim_insn = 98676
gpu_tot_ipc =       5.1327
gpu_tot_issued_cta = 16
gpu_occupancy = 25.1895% 
gpu_tot_occupancy = 16.7317% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0290
partiton_level_parallism_total  =       0.0172
partiton_level_parallism_util =       3.0000
partiton_level_parallism_util_total  =       2.9554
L2_BW  =       1.0514 GB/Sec
L2_BW_total  =       0.6237 GB/Sec
gpu_total_sim_rate=49338

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 316
	L1D_total_cache_miss_rate = 0.8564
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 118816
gpgpu_n_tot_w_icount = 3713
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1305	W0_Idle:30293	W0_Scoreboard:36131	W1:383	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:3061
single_issue_nums: WS0:1109	WS1:844	WS2:892	WS3:868	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 449 
max_icnt2mem_latency = 53 
maxmrqlatency = 7 
max_icnt2sh_latency = 9 
averagemflatency = 413 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 4 
mrq_lat_table:201 	14 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	260 	60 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955         0         0         0      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459         0         0         0      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan 16.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 17.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  9.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 270/33 = 8.181818
number of bytes read:
dram[0]:         0         0         0         0       512       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0       256       256         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0       384       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0       288       128         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0       384       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0       128        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0       544       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0       384       192         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       256       256         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        32       384         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0       128       160         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0       256       384         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       320       256         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0       384         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0       288       416         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64         0         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
total bytes read: 8640
Bmin_bank_accesses = 0!
chip skew: 896/160 = 5.60
number of bytes accessed:
dram[0]:         0         0         0         0       512       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0       256       256         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0       384       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0       288       128         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0       384       512         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0       128        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0       544       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0       384       192         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       256       256         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        32       384         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0         0       128       160         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0       256       384         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       320       256         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0       384         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0       288       416         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64         0         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 8640
min_bank_accesses = 0!
chip skew: 896/160 = 5.60
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none          14        13    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none          13        17    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none          16        13    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none          16        17    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none          13        14    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none          15        20    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none          15        13    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none          14        16    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none          24        13    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none          20        14    none      none      none      none      none      none      none      none      none      none  
dram[10]:         13    none      none      none          13        15    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none          14        13    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none          17        17    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none          14    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none          14        14    none      none      none      none      none      none      none      none      none      none  
dram[15]:         13    none      none      none          13        17    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       441       439         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       436       436         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       436       442         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        436         0         0         0       436       439         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       436       444         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0       436       436         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0       442         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        436         0         0         0       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85103 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002349
n_activity=199 dram_eff=0.1005
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 16a 85091i bk5: 4a 85094i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011905
Bank_Level_Parallism_Col = 1.012195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012195 

BW Util details:
bwutil = 0.000235 
total_CMD = 85125 
util_bw = 20 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 85041 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85103 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000646109
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85107 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=174 dram_eff=0.09195
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 8a 85103i bk5: 8a 85085i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 85125 
util_bw = 16 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 85047 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85107 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000740088
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85099 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002819
n_activity=215 dram_eff=0.1116
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 12a 85097i bk5: 12a 85094i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000282 
total_CMD = 85125 
util_bw = 24 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 85042 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85099 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109251
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85110 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=190 dram_eff=0.06842
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 9a 85085i bk5: 4a 85094i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 85125 
util_bw = 13 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 85041 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85110 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00189134
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85095 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003289
n_activity=217 dram_eff=0.129
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 12a 85097i bk5: 16a 85094i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000329 
total_CMD = 85125 
util_bw = 28 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 85038 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85095 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000493392
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85118 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.874e-05
n_activity=144 dram_eff=0.03472
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 4a 85103i bk5: 1a 85103i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 85125 
util_bw = 5 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 85076 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85118 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85098 n_act=2 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002937
n_activity=237 dram_eff=0.1055
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 17a 85097i bk5: 8a 85084i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010753
Bank_Level_Parallism_Col = 1.010989
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010989 

BW Util details:
bwutil = 0.000294 
total_CMD = 85125 
util_bw = 25 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 85032 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85098 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 25 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00269016
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85105 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002115
n_activity=219 dram_eff=0.08219
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 12a 85097i bk5: 6a 85096i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 85125 
util_bw = 18 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 85050 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85105 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111601
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85107 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=193 dram_eff=0.0829
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 8a 85097i bk5: 8a 85087i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 85125 
util_bw = 16 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 85043 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85107 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000563877
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85110 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=187 dram_eff=0.06952
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 1a 85103i bk5: 12a 85085i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 85125 
util_bw = 13 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 85050 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85110 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000881057
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85112 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001175
n_activity=258 dram_eff=0.03876
bk0: 1a 85103i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 4a 85097i bk5: 5a 85094i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 85125 
util_bw = 10 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 85034 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85112 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000657856
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85103 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002349
n_activity=219 dram_eff=0.09132
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 8a 85097i bk5: 12a 85081i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033708
Bank_Level_Parallism_Col = 1.034483
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034483 

BW Util details:
bwutil = 0.000235 
total_CMD = 85125 
util_bw = 20 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 85036 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85103 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120999
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85105 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002115
n_activity=231 dram_eff=0.07792
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 10a 85103i bk5: 8a 85092i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042857
Bank_Level_Parallism_Col = 1.044118
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044118 

BW Util details:
bwutil = 0.000211 
total_CMD = 85125 
util_bw = 18 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 85055 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85105 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.39794e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85112 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000141
n_activity=87 dram_eff=0.1379
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 0a 85125i bk5: 12a 85070i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 85125 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 85058 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85112 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00234949
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85101 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002584
n_activity=250 dram_eff=0.088
bk0: 0a 85125i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 9a 85097i bk5: 13a 85073i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000258 
total_CMD = 85125 
util_bw = 22 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 85023 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85101 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133921
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=85125 n_nop=85112 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001175
n_activity=237 dram_eff=0.04219
bk0: 2a 85103i bk1: 0a 85125i bk2: 0a 85125i bk3: 0a 85125i bk4: 4a 85097i bk5: 4a 85094i bk6: 0a 85125i bk7: 0a 85125i bk8: 0a 85125i bk9: 0a 85125i bk10: 0a 85125i bk11: 0a 85125i bk12: 0a 85125i bk13: 0a 85125i bk14: 0a 85125i bk15: 0a 85125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 85125 
util_bw = 10 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 85034 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85125 
n_nop = 85112 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.04846e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 19225
Req_Network_injected_packets_per_cycle =       0.0172 
Req_Network_conflicts_per_cycle =       0.0015
Req_Network_conflicts_per_cycle_util =       0.2500
Req_Bank_Level_Parallism =       2.9554
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 19225
Reply_Network_injected_packets_per_cycle =        0.0172
Reply_Network_conflicts_per_cycle =        0.0060
Reply_Network_conflicts_per_cycle_util =       0.9667
Reply_Bank_Level_Parallism =       2.7583
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0005
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 49338 (inst/sec)
gpgpu_simulation_rate = 9612 (cycle/sec)
gpgpu_silicon_slowdown = 117769x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 12745
gpu_sim_insn = 50912
gpu_ipc =       3.9947
gpu_tot_sim_cycle = 31970
gpu_tot_sim_insn = 149588
gpu_tot_ipc =       4.6790
gpu_tot_issued_cta = 24
gpu_occupancy = 4.9573% 
gpu_tot_occupancy = 8.6224% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0282
partiton_level_parallism_total  =       0.0216
partiton_level_parallism_util =       1.5721
partiton_level_parallism_util_total  =       2.0264
L2_BW  =       1.0232 GB/Sec
L2_BW_total  =       0.7829 GB/Sec
gpu_total_sim_rate=49862

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 662
	L1D_total_cache_miss_rate = 0.6846
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 232864
gpgpu_n_tot_w_icount = 7277
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2077	W0_Idle:129826	W0_Scoreboard:89908	W1:2153	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4587
single_issue_nums: WS0:1765	WS1:1425	WS2:2333	WS3:1754	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 449 
max_icnt2mem_latency = 53 
maxmrqlatency = 7 
max_icnt2sh_latency = 9 
averagemflatency = 336 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:285 	14 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	620 	60 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      6233         0         0      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749         0         0      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6253         0      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740         0         0      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0      6253         0      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0      5744         0         0     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955         0         0      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0      5749         0         0      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729         0      9006         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459         0      6248         0      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  4.000000      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan  1.000000 13.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  2.000000      -nan 14.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000      -nan      -nan  1.000000 15.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan  3.000000      -nan  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  2.000000      -nan      -nan 17.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 14.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan  1.000000      -nan      -nan  2.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000      -nan      -nan  1.000000  4.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  1.000000      -nan      -nan  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan  1.000000      -nan      -nan 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan  2.000000  3.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  1.000000      -nan  1.000000      -nan 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000      -nan  2.000000      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/54 = 6.555555
number of bytes read:
dram[0]:         0         0         0         0       512       224         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       128         0         0       256       320         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0        32       416       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        64         0       448       160         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32         0         0        32       480       544         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        96         0       160       256         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        64         0         0       544       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0       448       288         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       256       320         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        32         0         0        64       384         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0        32       128       320         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0       256       384         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0        32         0         0       512       384         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0        64        96       416         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32         0        32         0       384       416         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64         0        64         0       128       160         0         0         0         0         0         0         0         0         0         0 
total bytes read: 11328
Bmin_bank_accesses = 0!
chip skew: 1088/416 = 2.62
number of bytes accessed:
dram[0]:         0         0         0         0       512       224         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       128         0         0       256       320         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0        32       416       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        64         0       448       160         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32         0         0        32       480       544         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        96         0       160       256         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        64         0         0       544       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0       448       288         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       256       320         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        32         0         0        64       384         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0        32       128       320         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0       256       384         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0        32         0         0       512       384         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0        64        96       416         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32         0        32         0       384       416         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64         0        64         0       128       160         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 11328
min_bank_accesses = 0!
chip skew: 1088/416 = 2.62
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none          19        14    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none          13    none      none          20        22    none      none      none      none      none      none      none      none      none      none  
dram[2]:         13    none      none          13        21        17    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none          13    none          19        22    none      none      none      none      none      none      none      none      none      none  
dram[4]:         13    none      none          13        16        19    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none          13    none          28        17    none      none      none      none      none      none      none      none      none      none  
dram[6]:         13        13    none      none          23        20    none      none      none      none      none      none      none      none      none      none  
dram[7]:         13        13    none      none          21        22    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none          31        20    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none          13    none      none          31        24    none      none      none      none      none      none      none      none      none      none  
dram[10]:         13    none      none          13        17        18    none      none      none      none      none      none      none      none      none      none  
dram[11]:         13        13    none      none          19        22    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none          13    none      none          20        21    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none          13        25        22    none      none      none      none      none      none      none      none      none      none  
dram[14]:         13    none          13    none          22        21    none      none      none      none      none      none      none      none      none      none  
dram[15]:         13    none          13    none          19        26    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       436         0         0       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        436         0         0       436       441       439         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       436         0       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        436         0         0       436       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0       436         0       436       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       436         0         0       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        436       436         0         0       436       442         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:          0       436         0         0       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        436         0         0       436       436       439         0         0         0         0         0         0         0         0         0         0
dram[11]:        436       436         0         0       436       444         0         0         0         0         0         0         0         0         0         0
dram[12]:          0       436         0         0       436       436         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0       436       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        436         0       436         0       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        436         0       436         0       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141535 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001625
n_activity=258 dram_eff=0.08915
bk0: 0a 141560i bk1: 0a 141560i bk2: 0a 141560i bk3: 0a 141560i bk4: 16a 141526i bk5: 7a 141529i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.000162 
total_CMD = 141560 
util_bw = 23 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 141473 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141535 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000388528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141535 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001554
n_activity=330 dram_eff=0.06667
bk0: 0a 141560i bk1: 4a 141538i bk2: 0a 141560i bk3: 0a 141560i bk4: 8a 141538i bk5: 10a 141520i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 141560 
util_bw = 22 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 141454 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141535 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000445041
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141529 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001907
n_activity=380 dram_eff=0.07105
bk0: 1a 141538i bk1: 0a 141560i bk2: 0a 141560i bk3: 1a 141538i bk4: 13a 141532i bk5: 12a 141529i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 141560 
util_bw = 27 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 141430 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141529 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000656965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141536 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001483
n_activity=409 dram_eff=0.05134
bk0: 0a 141560i bk1: 0a 141560i bk2: 2a 141538i bk3: 0a 141560i bk4: 14a 141520i bk5: 5a 141529i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 141560 
util_bw = 21 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 141446 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141536 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00113733
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141522 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002402
n_activity=445 dram_eff=0.0764
bk0: 1a 141538i bk1: 0a 141560i bk2: 0a 141560i bk3: 1a 141538i bk4: 15a 141532i bk5: 17a 141529i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000240 
total_CMD = 141560 
util_bw = 34 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 141423 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141522 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000296694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141541 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000113
n_activity=393 dram_eff=0.04071
bk0: 0a 141560i bk1: 0a 141560i bk2: 3a 141538i bk3: 0a 141560i bk4: 5a 141538i bk5: 8a 141538i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000113 
total_CMD = 141560 
util_bw = 16 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 141478 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141541 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141528 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001978
n_activity=402 dram_eff=0.06965
bk0: 1a 141538i bk1: 2a 141538i bk2: 0a 141560i bk3: 0a 141560i bk4: 17a 141532i bk5: 8a 141519i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007143
Bank_Level_Parallism_Col = 1.007353
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007353 

BW Util details:
bwutil = 0.000198 
total_CMD = 141560 
util_bw = 28 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 141420 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141528 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00161769
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141531 n_act=4 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001766
n_activity=427 dram_eff=0.05855
bk0: 1a 141538i bk1: 1a 141538i bk2: 0a 141560i bk3: 0a 141560i bk4: 14a 141532i bk5: 9a 141531i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 141560 
util_bw = 25 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 141434 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141531 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 25 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000671094
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141540 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001272
n_activity=235 dram_eff=0.0766
bk0: 0a 141560i bk1: 0a 141560i bk2: 0a 141560i bk3: 0a 141560i bk4: 8a 141532i bk5: 10a 141522i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 141560 
util_bw = 18 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 141476 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141540 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000339079
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141542 n_act=3 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000106
n_activity=280 dram_eff=0.05357
bk0: 0a 141560i bk1: 1a 141538i bk2: 0a 141560i bk3: 0a 141560i bk4: 2a 141538i bk5: 12a 141520i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000106 
total_CMD = 141560 
util_bw = 15 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 141461 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141542 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 15 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000529811
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141540 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000113
n_activity=435 dram_eff=0.03678
bk0: 1a 141538i bk1: 0a 141560i bk2: 0a 141560i bk3: 1a 141538i bk4: 4a 141532i bk5: 10a 141529i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000113 
total_CMD = 141560 
util_bw = 16 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 141441 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141540 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000395592
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141534 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001554
n_activity=349 dram_eff=0.06304
bk0: 1a 141538i bk1: 1a 141538i bk2: 0a 141560i bk3: 0a 141560i bk4: 8a 141532i bk5: 12a 141516i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022222
Bank_Level_Parallism_Col = 1.022901
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022901 

BW Util details:
bwutil = 0.000155 
total_CMD = 141560 
util_bw = 22 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 141425 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141534 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000727607
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141528 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002049
n_activity=497 dram_eff=0.05835
bk0: 0a 141560i bk1: 1a 141538i bk2: 0a 141560i bk3: 0a 141560i bk4: 16a 141538i bk5: 12a 141527i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.896552
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029126
Bank_Level_Parallism_Col = 1.030000
Bank_Level_Parallism_Ready = 1.068966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030000 

BW Util details:
bwutil = 0.000205 
total_CMD = 141560 
util_bw = 29 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 141457 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141528 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.65131e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141539 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001272
n_activity=315 dram_eff=0.05714
bk0: 0a 141560i bk1: 0a 141560i bk2: 0a 141560i bk3: 2a 141538i bk4: 3a 141538i bk5: 13a 141505i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 141560 
util_bw = 18 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 141443 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141539 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00141283
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141529 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001907
n_activity=457 dram_eff=0.05908
bk0: 1a 141538i bk1: 0a 141560i bk2: 1a 141538i bk3: 0a 141560i bk4: 12a 141532i bk5: 13a 141508i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 141560 
util_bw = 27 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 141409 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141529 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000805312
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141560 n_nop=141543 n_act=4 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.183e-05
n_activity=351 dram_eff=0.03704
bk0: 2a 141538i bk1: 0a 141560i bk2: 2a 141538i bk3: 0a 141560i bk4: 4a 141532i bk5: 5a 141529i bk6: 0a 141560i bk7: 0a 141560i bk8: 0a 141560i bk9: 0a 141560i bk10: 0a 141560i bk11: 0a 141560i bk12: 0a 141560i bk13: 0a 141560i bk14: 0a 141560i bk15: 0a 141560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692308
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000092 
total_CMD = 141560 
util_bw = 13 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 141444 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141560 
n_nop = 141543 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 13 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.23849e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 31970
Req_Network_injected_packets_per_cycle =       0.0216 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.1144
Req_Bank_Level_Parallism =       2.0264
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 31970
Reply_Network_injected_packets_per_cycle =        0.0216
Reply_Network_conflicts_per_cycle =        0.0036
Reply_Network_conflicts_per_cycle_util =       0.3305
Reply_Bank_Level_Parallism =       1.9687
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 49862 (inst/sec)
gpgpu_simulation_rate = 10656 (cycle/sec)
gpgpu_silicon_slowdown = 106231x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 5626
gpu_sim_insn = 49812
gpu_ipc =       8.8539
gpu_tot_sim_cycle = 37596
gpu_tot_sim_insn = 199400
gpu_tot_ipc =       5.3038
gpu_tot_issued_cta = 32
gpu_occupancy = 23.2387% 
gpu_tot_occupancy = 9.7683% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0576
partiton_level_parallism_total  =       0.0270
partiton_level_parallism_util =       3.2079
partiton_level_parallism_util_total  =       2.2964
L2_BW  =       2.0861 GB/Sec
L2_BW_total  =       0.9780 GB/Sec
gpu_total_sim_rate=66466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 896
	L1D_total_cache_miss_rate = 0.6940
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 304928
gpgpu_n_tot_w_icount = 9529
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3012	W0_Idle:138355	W0_Scoreboard:97788	W1:2633	W2:84	W3:24	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:6074
single_issue_nums: WS0:2397	WS1:2021	WS2:2857	WS3:2254	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 449 
max_icnt2mem_latency = 60 
maxmrqlatency = 7 
max_icnt2sh_latency = 9 
averagemflatency = 320 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:285 	14 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	661 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	944 	60 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      6233         0         0      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749         0         0      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6253         0      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740         0         0      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0      6253         0      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0      5744         0         0     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955         0         0      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0      5749         0         0      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729         0      9006         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459         0      6248         0      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  4.000000      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan  1.000000 13.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  2.000000      -nan 14.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000      -nan      -nan  1.000000 15.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan  3.000000      -nan  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  2.000000      -nan      -nan 17.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 14.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan  1.000000      -nan      -nan  2.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000      -nan      -nan  1.000000  4.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  1.000000      -nan      -nan  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan  1.000000      -nan      -nan 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan  2.000000  3.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  1.000000      -nan  1.000000      -nan 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000      -nan  2.000000      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/54 = 6.555555
number of bytes read:
dram[0]:         0         0         0         0       512       224         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       128         0         0       256       320         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0        32       416       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        64         0       448       160         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32         0         0        32       480       544         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        96         0       160       256         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        64         0         0       544       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0       448       288         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       256       320         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        32         0         0        64       384         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0        32       128       320         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0       256       384         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0        32         0         0       512       384         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0        64        96       416         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32         0        32         0       384       416         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64         0        64         0       128       160         0         0         0         0         0         0         0         0         0         0 
total bytes read: 11328
Bmin_bank_accesses = 0!
chip skew: 1088/416 = 2.62
number of bytes accessed:
dram[0]:         0         0         0         0       512       224         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       128         0         0       256       320         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0        32       416       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        64         0       448       160         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32         0         0        32       480       544         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        96         0       160       256         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        64         0         0       544       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0       448       288         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0       256       320         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        32         0         0        64       384         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32         0         0        32       128       320         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0       256       384         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0        32         0         0       512       384         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0        64        96       416         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32         0        32         0       384       416         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64         0        64         0       128       160         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 11328
min_bank_accesses = 0!
chip skew: 1088/416 = 2.62
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none          25        22    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none          13    none      none          25        32    none      none      none      none      none      none      none      none      none      none  
dram[2]:         13    none      none          13        24        25    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none          13    none          23        29    none      none      none      none      none      none      none      none      none      none  
dram[4]:         13    none      none          13        24        26    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none          13    none          31        23    none      none      none      none      none      none      none      none      none      none  
dram[6]:         13        13    none      none          29        27    none      none      none      none      none      none      none      none      none      none  
dram[7]:         13        13    none      none          27        27    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none          84        23    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none          13    none      none          39        29    none      none      none      none      none      none      none      none      none      none  
dram[10]:         13    none      none          13        28        24    none      none      none      none      none      none      none      none      none      none  
dram[11]:         13        13    none      none          24        34    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none          13    none      none          26        27    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none          13        32        26    none      none      none      none      none      none      none      none      none      none  
dram[14]:         13    none          13    none          28        30    none      none      none      none      none      none      none      none      none      none  
dram[15]:         13    none          13    none          26        26    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       436         0         0       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        436         0         0       436       441       439         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       436         0       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        436         0         0       436       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0       436         0       436       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       436         0         0       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        436       436         0         0       436       442         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:          0       436         0         0       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        436         0         0       436       436       439         0         0         0         0         0         0         0         0         0         0
dram[11]:        436       436         0         0       436       444         0         0         0         0         0         0         0         0         0         0
dram[12]:          0       436         0         0       436       436         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0       436       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        436         0       436         0       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        436         0       436         0       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166447 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001382
n_activity=258 dram_eff=0.08915
bk0: 0a 166472i bk1: 0a 166472i bk2: 0a 166472i bk3: 0a 166472i bk4: 16a 166438i bk5: 7a 166441i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.000138 
total_CMD = 166472 
util_bw = 23 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 166385 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166447 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000330386
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166447 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001322
n_activity=330 dram_eff=0.06667
bk0: 0a 166472i bk1: 4a 166450i bk2: 0a 166472i bk3: 0a 166472i bk4: 8a 166450i bk5: 10a 166432i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 166472 
util_bw = 22 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 166366 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166447 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000378442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166441 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001622
n_activity=380 dram_eff=0.07105
bk0: 1a 166450i bk1: 0a 166472i bk2: 0a 166472i bk3: 1a 166450i bk4: 13a 166444i bk5: 12a 166441i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 166472 
util_bw = 27 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 166342 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166441 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000558653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166448 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001261
n_activity=409 dram_eff=0.05134
bk0: 0a 166472i bk1: 0a 166472i bk2: 2a 166450i bk3: 0a 166472i bk4: 14a 166432i bk5: 5a 166441i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 166472 
util_bw = 21 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 166358 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166448 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00096713
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166434 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002042
n_activity=445 dram_eff=0.0764
bk0: 1a 166450i bk1: 0a 166472i bk2: 0a 166472i bk3: 1a 166450i bk4: 15a 166444i bk5: 17a 166441i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000204 
total_CMD = 166472 
util_bw = 34 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 166335 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166434 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000252295
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166453 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.611e-05
n_activity=393 dram_eff=0.04071
bk0: 0a 166472i bk1: 0a 166472i bk2: 3a 166450i bk3: 0a 166472i bk4: 5a 166450i bk5: 8a 166450i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000096 
total_CMD = 166472 
util_bw = 16 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 166390 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166453 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166440 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001682
n_activity=402 dram_eff=0.06965
bk0: 1a 166450i bk1: 2a 166450i bk2: 0a 166472i bk3: 0a 166472i bk4: 17a 166444i bk5: 8a 166431i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007143
Bank_Level_Parallism_Col = 1.007353
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007353 

BW Util details:
bwutil = 0.000168 
total_CMD = 166472 
util_bw = 28 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 166332 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166440 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00137561
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166443 n_act=4 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001502
n_activity=427 dram_eff=0.05855
bk0: 1a 166450i bk1: 1a 166450i bk2: 0a 166472i bk3: 0a 166472i bk4: 14a 166444i bk5: 9a 166443i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000150 
total_CMD = 166472 
util_bw = 25 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 166346 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166443 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 25 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000570667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166452 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=235 dram_eff=0.0766
bk0: 0a 166472i bk1: 0a 166472i bk2: 0a 166472i bk3: 0a 166472i bk4: 8a 166444i bk5: 10a 166434i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 166472 
util_bw = 18 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 166388 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166452 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000288337
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166454 n_act=3 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.011e-05
n_activity=280 dram_eff=0.05357
bk0: 0a 166472i bk1: 1a 166450i bk2: 0a 166472i bk3: 0a 166472i bk4: 2a 166450i bk5: 12a 166432i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000090 
total_CMD = 166472 
util_bw = 15 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 166373 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166454 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 15 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000450526
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166452 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.611e-05
n_activity=435 dram_eff=0.03678
bk0: 1a 166450i bk1: 0a 166472i bk2: 0a 166472i bk3: 1a 166450i bk4: 4a 166444i bk5: 10a 166441i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000096 
total_CMD = 166472 
util_bw = 16 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 166353 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166452 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000336393
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166446 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001322
n_activity=349 dram_eff=0.06304
bk0: 1a 166450i bk1: 1a 166450i bk2: 0a 166472i bk3: 0a 166472i bk4: 8a 166444i bk5: 12a 166428i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022222
Bank_Level_Parallism_Col = 1.022901
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022901 

BW Util details:
bwutil = 0.000132 
total_CMD = 166472 
util_bw = 22 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 166337 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166446 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000618723
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166440 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001742
n_activity=497 dram_eff=0.05835
bk0: 0a 166472i bk1: 1a 166450i bk2: 0a 166472i bk3: 0a 166472i bk4: 16a 166450i bk5: 12a 166439i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.896552
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029126
Bank_Level_Parallism_Col = 1.030000
Bank_Level_Parallism_Ready = 1.068966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030000 

BW Util details:
bwutil = 0.000174 
total_CMD = 166472 
util_bw = 29 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 166369 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166440 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.80561e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166451 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=315 dram_eff=0.05714
bk0: 0a 166472i bk1: 0a 166472i bk2: 0a 166472i bk3: 2a 166450i bk4: 3a 166450i bk5: 13a 166417i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 166472 
util_bw = 18 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 166355 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166451 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0012014
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166441 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001622
n_activity=457 dram_eff=0.05908
bk0: 1a 166450i bk1: 0a 166472i bk2: 1a 166450i bk3: 0a 166472i bk4: 12a 166444i bk5: 13a 166420i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 166472 
util_bw = 27 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 166321 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166441 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0006848
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=166472 n_nop=166455 n_act=4 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.809e-05
n_activity=351 dram_eff=0.03704
bk0: 2a 166450i bk1: 0a 166472i bk2: 2a 166450i bk3: 0a 166472i bk4: 4a 166444i bk5: 5a 166441i bk6: 0a 166472i bk7: 0a 166472i bk8: 0a 166472i bk9: 0a 166472i bk10: 0a 166472i bk11: 0a 166472i bk12: 0a 166472i bk13: 0a 166472i bk14: 0a 166472i bk15: 0a 166472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692308
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000078 
total_CMD = 166472 
util_bw = 13 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 166356 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166472 
n_nop = 166455 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 13 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.60421e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 37596
Req_Network_injected_packets_per_cycle =       0.0270 
Req_Network_conflicts_per_cycle =       0.0045
Req_Network_conflicts_per_cycle_util =       0.3869
Req_Bank_Level_Parallism =       2.2964
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 37596
Reply_Network_injected_packets_per_cycle =        0.0270
Reply_Network_conflicts_per_cycle =        0.0031
Reply_Network_conflicts_per_cycle_util =       0.2566
Reply_Bank_Level_Parallism =       2.2456
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 66466 (inst/sec)
gpgpu_simulation_rate = 12532 (cycle/sec)
gpgpu_silicon_slowdown = 90328x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 12577
gpu_sim_insn = 59590
gpu_ipc =       4.7380
gpu_tot_sim_cycle = 50173
gpu_tot_sim_insn = 258990
gpu_tot_ipc =       5.1619
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4719% 
gpu_tot_occupancy = 10.0997% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1153
partiton_level_parallism_total  =       0.0491
partiton_level_parallism_util =       1.4119
partiton_level_parallism_util_total  =       1.6780
L2_BW  =       4.1763 GB/Sec
L2_BW_total  =       1.7797 GB/Sec
gpu_total_sim_rate=51798

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2244
	L1D_total_cache_miss_rate = 0.5359
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 670016
gpgpu_n_tot_w_icount = 20938
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 50
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4494	W0_Idle:217847	W0_Scoreboard:226933	W1:10675	W2:925	W3:282	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7561
single_issue_nums: WS0:6613	WS1:5439	WS2:4933	WS3:3953	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 449 
max_icnt2mem_latency = 60 
maxmrqlatency = 7 
max_icnt2sh_latency = 9 
averagemflatency = 286 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:570 	16 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1811 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2390 	64 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729         0      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233         0      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744         0      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739         0      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  4.000000      -nan  4.000000 17.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  6.000000      -nan  4.000000 11.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  1.000000  2.000000 13.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  6.000000  5.000000  1.000000 18.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000  1.000000  4.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  1.000000  4.000000  3.000000 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  3.000000 22.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  4.000000      -nan  2.000000 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  3.000000      -nan  5.000000 10.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 11.000000  2.000000  1.000000  3.000000 10.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  5.000000  3.000000  3.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  3.000000  2.000000  1.000000  1.000000  9.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan  6.000000  3.000000  3.000000 23.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  2.000000  6.000000  4.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000  4.000000      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  2.000000  6.000000  3.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/90 = 7.166667
number of bytes read:
dram[0]:        96       128         0       128       544       352         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64       192         0       128       352       480         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        96        32        64       416       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32       192       160        32       576       384         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        64        32       128       576       576         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128        32       128        96       320       544         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128       128        96       704       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192       128         0        64       832       640         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128        96         0       160       320       448         0         0         0         0         0         0         0         0         0         0 
dram[9]:       352        64        32        96       320       576         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       160        96        96       128       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:        96        64        32        32       288       480         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0       192        96        96       736       448         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64       192       128       416       448         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       128       128         0       512       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:       128        64       192        96       224       224         0         0         0         0         0         0         0         0         0         0 
total bytes read: 20640
Bmin_bank_accesses = 0!
chip skew: 1856/928 = 2.00
number of bytes accessed:
dram[0]:        96       128         0       128       544       352         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64       192         0       128       352       480         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        96        32        64       416       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32       192       160        32       576       384         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        64        32       128       576       576         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128        32       128        96       320       544         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128       128        96       704       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192       128         0        64       832       640         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128        96         0       160       320       448         0         0         0         0         0         0         0         0         0         0 
dram[9]:       352        64        32        96       320       576         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       160        96        96       128       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:        96        64        32        32       288       480         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0       192        96        96       736       448         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64       192       128       416       448         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       128       128         0       512       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:       128        64       192        96       224       224         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 20640
min_bank_accesses = 0!
chip skew: 1856/928 = 2.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         13        13    none          13        43        38    none      none      none      none      none      none      none      none      none      none  
dram[1]:         13        13    none          13        42        50    none      none      none      none      none      none      none      none      none      none  
dram[2]:         13        13        13        13        42        45    none      none      none      none      none      none      none      none      none      none  
dram[3]:         13        13        13        13        35        35    none      none      none      none      none      none      none      none      none      none  
dram[4]:         13        13        13        13        42        49    none      none      none      none      none      none      none      none      none      none  
dram[5]:         13        13        13        13        46        41    none      none      none      none      none      none      none      none      none      none  
dram[6]:         13        13        13        13        43        47    none      none      none      none      none      none      none      none      none      none  
dram[7]:         13        13    none          13        35        40    none      none      none      none      none      none      none      none      none      none  
dram[8]:         13        13    none          13        89        42    none      none      none      none      none      none      none      none      none      none  
dram[9]:         13        13        13        13        28        36    none      none      none      none      none      none      none      none      none      none  
dram[10]:         13        13        13        13        50        48    none      none      none      none      none      none      none      none      none      none  
dram[11]:         13        13        13        13        47        60    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none          13        13        13        42        40    none      none      none      none      none      none      none      none      none      none  
dram[13]:         13        13        13        13        33        39    none      none      none      none      none      none      none      none      none      none  
dram[14]:         13        13        13    none          41        43    none      none      none      none      none      none      none      none      none      none  
dram[15]:         13        13        13        13        39        43    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       436         0       436       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        436       436         0       437       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        436       436       436       436       441       439         0         0         0         0         0         0         0         0         0         0
dram[3]:        437       440       436       437       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        436       436       436       436       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        439       437       436       439       436       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       436       436       437       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        436       436         0       436       436       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436         0       436       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        437       436       437       436       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       436       436       436       436       439         0         0         0         0         0         0         0         0         0         0
dram[11]:        436       436       436       436       436       444         0         0         0         0         0         0         0         0         0         0
dram[12]:          0       436       437       437       436       436         0         0         0         0         0         0         0         0         0         0
dram[13]:        436       436       436       436       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        436       436       436         0       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        436       436       436       437       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222119 n_act=5 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001755
n_activity=651 dram_eff=0.05991
bk0: 3a 222141i bk1: 4a 222141i bk2: 0a 222163i bk3: 4a 222138i bk4: 17a 222129i bk5: 11a 222132i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871795
Row_Buffer_Locality_read = 0.871795
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005814
Bank_Level_Parallism_Col = 1.005988
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005988 

BW Util details:
bwutil = 0.000176 
total_CMD = 222163 
util_bw = 39 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 221991 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222119 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 39 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000333089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222120 n_act=5 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000171
n_activity=724 dram_eff=0.05249
bk0: 2a 222141i bk1: 6a 222141i bk2: 0a 222163i bk3: 4a 222138i bk4: 11a 222141i bk5: 15a 222123i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868421
Row_Buffer_Locality_read = 0.868421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000171 
total_CMD = 222163 
util_bw = 38 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 221994 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222120 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 38 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000310583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222124 n_act=6 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001485
n_activity=587 dram_eff=0.05622
bk0: 2a 222141i bk1: 3a 222141i bk2: 1a 222141i bk3: 2a 222141i bk4: 13a 222135i bk5: 12a 222132i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 222163 
util_bw = 33 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 221983 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222124 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 33 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000418612
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222114 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001936
n_activity=842 dram_eff=0.05107
bk0: 1a 222138i bk1: 6a 222138i bk2: 5a 222141i bk3: 1a 222140i bk4: 18a 222123i bk5: 12a 222132i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.129730
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000194 
total_CMD = 222163 
util_bw = 43 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 221978 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222114 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000805715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222113 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001981
n_activity=732 dram_eff=0.06011
bk0: 1a 222141i bk1: 2a 222141i bk2: 1a 222141i bk3: 4a 222141i bk4: 18a 222135i bk5: 18a 222132i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000198 
total_CMD = 222163 
util_bw = 44 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 221972 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222113 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00018905
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222118 n_act=6 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001755
n_activity=882 dram_eff=0.04422
bk0: 4a 222141i bk1: 1a 222140i bk2: 4a 222141i bk3: 3a 222138i bk4: 10a 222138i bk5: 17a 222141i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005650
Bank_Level_Parallism_Col = 1.005848
Bank_Level_Parallism_Ready = 1.025641
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005848 

BW Util details:
bwutil = 0.000176 
total_CMD = 222163 
util_bw = 39 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 221986 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222118 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 39 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.5012e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222112 n_act=6 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002026
n_activity=812 dram_eff=0.05542
bk0: 4a 222141i bk1: 4a 222141i bk2: 4a 222141i bk3: 3a 222141i bk4: 22a 222135i bk5: 8a 222122i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004975
Bank_Level_Parallism_Col = 1.005128
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005128 

BW Util details:
bwutil = 0.000203 
total_CMD = 222163 
util_bw = 45 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 221962 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222112 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 45 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00103077
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222100 n_act=5 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002611
n_activity=992 dram_eff=0.05847
bk0: 6a 222141i bk1: 4a 222138i bk2: 0a 222163i bk3: 2a 222141i bk4: 26a 222135i bk5: 20a 222134i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913793
Row_Buffer_Locality_read = 0.913793
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000261 
total_CMD = 222163 
util_bw = 58 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 221979 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222100 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 58 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000427614
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222122 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000162
n_activity=643 dram_eff=0.05599
bk0: 4a 222141i bk1: 3a 222141i bk2: 0a 222163i bk3: 5a 222141i bk4: 10a 222135i bk5: 14a 222125i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012422
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012422 

BW Util details:
bwutil = 0.000162 
total_CMD = 222163 
util_bw = 36 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 221997 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222122 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000216058
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222112 n_act=6 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002026
n_activity=836 dram_eff=0.05383
bk0: 11a 222135i bk1: 2a 222141i bk2: 1a 222141i bk3: 3a 222141i bk4: 10a 222141i bk5: 18a 222123i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030769
Bank_Level_Parallism_Col = 1.026316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026316 

BW Util details:
bwutil = 0.000203 
total_CMD = 222163 
util_bw = 45 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 221968 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222112 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 45 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00033759
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222126 n_act=6 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001395
n_activity=818 dram_eff=0.0379
bk0: 4a 222141i bk1: 5a 222141i bk2: 3a 222141i bk3: 3a 222141i bk4: 4a 222135i bk5: 12a 222132i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806452
Row_Buffer_Locality_read = 0.806452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 222163 
util_bw = 31 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 221985 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222126 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 31 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000252067
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222126 n_act=6 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001395
n_activity=640 dram_eff=0.04844
bk0: 3a 222141i bk1: 2a 222141i bk2: 1a 222141i bk3: 1a 222141i bk4: 9a 222135i bk5: 15a 222119i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806452
Row_Buffer_Locality_read = 0.806452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015957
Bank_Level_Parallism_Col = 1.016484
Bank_Level_Parallism_Ready = 1.032258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016484 

BW Util details:
bwutil = 0.000140 
total_CMD = 222163 
util_bw = 31 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 221975 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222126 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 31 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000463624
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222109 n_act=5 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002206
n_activity=887 dram_eff=0.05524
bk0: 0a 222163i bk1: 6a 222141i bk2: 3a 222138i bk3: 3a 222138i bk4: 23a 222141i bk5: 14a 222130i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897959
Row_Buffer_Locality_read = 0.897959
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017341
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.040816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000221 
total_CMD = 222163 
util_bw = 49 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 221990 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222109 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 49 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000207055
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222116 n_act=6 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001845
n_activity=839 dram_eff=0.04887
bk0: 2a 222138i bk1: 2a 222141i bk2: 6a 222138i bk3: 4a 222141i bk4: 13a 222141i bk5: 14a 222108i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.853659
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000185 
total_CMD = 222163 
util_bw = 41 
Wasted_Col = 171 
Wasted_Row = 0 
Idle = 221951 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222116 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 41 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000972259
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222114 n_act=5 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001981
n_activity=748 dram_eff=0.05882
bk0: 4a 222141i bk1: 4a 222137i bk2: 4a 222141i bk3: 0a 222163i bk4: 16a 222135i bk5: 16a 222111i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886364
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015707
Bank_Level_Parallism_Col = 1.016129
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016129 

BW Util details:
bwutil = 0.000198 
total_CMD = 222163 
util_bw = 44 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 221972 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222114 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 44 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000544645
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=222163 n_nop=222128 n_act=6 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001305
n_activity=691 dram_eff=0.04197
bk0: 4a 222141i bk1: 2a 222141i bk2: 6a 222141i bk3: 3a 222138i bk4: 7a 222135i bk5: 7a 222132i bk6: 0a 222163i bk7: 0a 222163i bk8: 0a 222163i bk9: 0a 222163i bk10: 0a 222163i bk11: 0a 222163i bk12: 0a 222163i bk13: 0a 222163i bk14: 0a 222163i bk15: 0a 222163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793103
Row_Buffer_Locality_read = 0.793103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 222163 
util_bw = 29 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 221984 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222163 
n_nop = 222128 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 29 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.40144e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 50173
Req_Network_injected_packets_per_cycle =       0.0491 
Req_Network_conflicts_per_cycle =       0.0040
Req_Network_conflicts_per_cycle_util =       0.1355
Req_Bank_Level_Parallism =       1.6780
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0006
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 50173
Reply_Network_injected_packets_per_cycle =        0.0491
Reply_Network_conflicts_per_cycle =        0.0027
Reply_Network_conflicts_per_cycle_util =       0.0910
Reply_Bank_Level_Parallism =       1.6379
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0011
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 51798 (inst/sec)
gpgpu_simulation_rate = 10034 (cycle/sec)
gpgpu_silicon_slowdown = 112816x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 5694
gpu_sim_insn = 52892
gpu_ipc =       9.2891
gpu_tot_sim_cycle = 55867
gpu_tot_sim_insn = 311882
gpu_tot_ipc =       5.5826
gpu_tot_issued_cta = 48
gpu_occupancy = 30.4496% 
gpu_tot_occupancy = 10.9977% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1082
partiton_level_parallism_total  =       0.0551
partiton_level_parallism_util =       3.4802
partiton_level_parallism_util_total  =       1.8718
L2_BW  =       3.9189 GB/Sec
L2_BW_total  =       1.9977 GB/Sec
gpu_total_sim_rate=62376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2624
	L1D_total_cache_miss_rate = 0.5463
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 770112
gpgpu_n_tot_w_icount = 24066
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 50
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6108	W0_Idle:227286	W0_Scoreboard:234548	W1:10939	W2:1285	W3:726	W4:252	W5:108	W6:36	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8975
single_issue_nums: WS0:7401	WS1:6215	WS2:5721	WS3:4729	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 449 
max_icnt2mem_latency = 105 
maxmrqlatency = 7 
max_icnt2sh_latency = 9 
averagemflatency = 283 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:570 	16 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2253 	828 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2907 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3006 	64 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729         0      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233         0      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744         0      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739         0      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006         0      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  4.000000      -nan  4.000000 17.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  6.000000      -nan  4.000000 11.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  1.000000  2.000000 13.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  6.000000  5.000000  1.000000 18.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000  1.000000  4.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  1.000000  4.000000  3.000000 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  3.000000 22.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  4.000000      -nan  2.000000 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  3.000000      -nan  5.000000 10.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 11.000000  2.000000  1.000000  3.000000 10.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  5.000000  3.000000  3.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  3.000000  2.000000  1.000000  1.000000  9.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan  6.000000  3.000000  3.000000 23.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  2.000000  6.000000  4.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  4.000000  4.000000      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  2.000000  6.000000  3.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/90 = 7.166667
number of bytes read:
dram[0]:        96       128         0       128       544       352         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64       192         0       128       352       480         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        96        32        64       416       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32       192       160        32       576       384         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        64        32       128       576       576         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128        32       128        96       320       544         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128       128        96       704       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192       128         0        64       832       640         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128        96         0       160       320       448         0         0         0         0         0         0         0         0         0         0 
dram[9]:       352        64        32        96       320       576         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       160        96        96       128       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:        96        64        32        32       288       480         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0       192        96        96       736       448         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64       192       128       416       448         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       128       128         0       512       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:       128        64       192        96       224       224         0         0         0         0         0         0         0         0         0         0 
total bytes read: 20640
Bmin_bank_accesses = 0!
chip skew: 1856/928 = 2.00
number of bytes accessed:
dram[0]:        96       128         0       128       544       352         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64       192         0       128       352       480         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        96        32        64       416       384         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32       192       160        32       576       384         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        64        32       128       576       576         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128        32       128        96       320       544         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128       128        96       704       256         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192       128         0        64       832       640         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128        96         0       160       320       448         0         0         0         0         0         0         0         0         0         0 
dram[9]:       352        64        32        96       320       576         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       160        96        96       128       384         0         0         0         0         0         0         0         0         0         0 
dram[11]:        96        64        32        32       288       480         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0       192        96        96       736       448         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64       192       128       416       448         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       128       128         0       512       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:       128        64       192        96       224       224         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 20640
min_bank_accesses = 0!
chip skew: 1856/928 = 2.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         13        13    none          13        53        48    none      none      none      none      none      none      none      none      none      none  
dram[1]:         13        13    none          13        49        61    none      none      none      none      none      none      none      none      none      none  
dram[2]:         13        13        13        13        51        57    none      none      none      none      none      none      none      none      none      none  
dram[3]:         13        13        13        13        41        43    none      none      none      none      none      none      none      none      none      none  
dram[4]:         13        13        13        13        54        61    none      none      none      none      none      none      none      none      none      none  
dram[5]:         13        13        13        13        49        49    none      none      none      none      none      none      none      none      none      none  
dram[6]:         13        13        13        13        52        54    none      none      none      none      none      none      none      none      none      none  
dram[7]:         13        13    none          13        43        46    none      none      none      none      none      none      none      none      none      none  
dram[8]:         13        13    none          13       197        48    none      none      none      none      none      none      none      none      none      none  
dram[9]:         13        13        13        13        34        43    none      none      none      none      none      none      none      none      none      none  
dram[10]:         13        13        13        13        65        56    none      none      none      none      none      none      none      none      none      none  
dram[11]:         13        13        13        13        56        72    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none          13        13        13        50        48    none      none      none      none      none      none      none      none      none      none  
dram[13]:         13        13        13        13        37        45    none      none      none      none      none      none      none      none      none      none  
dram[14]:         13        13        13    none          50        54    none      none      none      none      none      none      none      none      none      none  
dram[15]:         13        13        13        13        48        48    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       436         0       436       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        436       436         0       437       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        436       436       436       436       441       439         0         0         0         0         0         0         0         0         0         0
dram[3]:        437       440       436       437       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        436       436       436       436       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        439       437       436       439       436       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       436       436       437       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        436       436         0       436       436       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436         0       436       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        437       436       437       436       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       436       436       436       436       439         0         0         0         0         0         0         0         0         0         0
dram[11]:        436       436       436       436       436       444         0         0         0         0         0         0         0         0         0         0
dram[12]:          0       436       437       437       436       436         0         0         0         0         0         0         0         0         0         0
dram[13]:        436       436       436       436       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        436       436       436         0       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        436       436       436       437       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247332 n_act=5 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001577
n_activity=651 dram_eff=0.05991
bk0: 3a 247354i bk1: 4a 247354i bk2: 0a 247376i bk3: 4a 247351i bk4: 17a 247342i bk5: 11a 247345i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871795
Row_Buffer_Locality_read = 0.871795
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005814
Bank_Level_Parallism_Col = 1.005988
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005988 

BW Util details:
bwutil = 0.000158 
total_CMD = 247376 
util_bw = 39 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 247204 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247332 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 39 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00029914
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247333 n_act=5 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001536
n_activity=724 dram_eff=0.05249
bk0: 2a 247354i bk1: 6a 247354i bk2: 0a 247376i bk3: 4a 247351i bk4: 11a 247354i bk5: 15a 247336i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868421
Row_Buffer_Locality_read = 0.868421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000154 
total_CMD = 247376 
util_bw = 38 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 247207 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247333 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 38 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000278928
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247337 n_act=6 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001334
n_activity=587 dram_eff=0.05622
bk0: 2a 247354i bk1: 3a 247354i bk2: 1a 247354i bk3: 2a 247354i bk4: 13a 247348i bk5: 12a 247345i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000133 
total_CMD = 247376 
util_bw = 33 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 247196 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247337 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 33 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000375946
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247327 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001738
n_activity=842 dram_eff=0.05107
bk0: 1a 247351i bk1: 6a 247351i bk2: 5a 247354i bk3: 1a 247353i bk4: 18a 247336i bk5: 12a 247345i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.129730
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000174 
total_CMD = 247376 
util_bw = 43 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 247191 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247327 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000723595
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247326 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001779
n_activity=732 dram_eff=0.06011
bk0: 1a 247354i bk1: 2a 247354i bk2: 1a 247354i bk3: 4a 247354i bk4: 18a 247348i bk5: 18a 247345i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 247376 
util_bw = 44 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 247185 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247326 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000169782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247331 n_act=6 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001577
n_activity=882 dram_eff=0.04422
bk0: 4a 247354i bk1: 1a 247353i bk2: 4a 247354i bk3: 3a 247351i bk4: 10a 247351i bk5: 17a 247354i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005650
Bank_Level_Parallism_Col = 1.005848
Bank_Level_Parallism_Ready = 1.025641
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005848 

BW Util details:
bwutil = 0.000158 
total_CMD = 247376 
util_bw = 39 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 247199 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247331 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 39 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.04243e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247325 n_act=6 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001819
n_activity=812 dram_eff=0.05542
bk0: 4a 247354i bk1: 4a 247354i bk2: 4a 247354i bk3: 3a 247354i bk4: 22a 247348i bk5: 8a 247335i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004975
Bank_Level_Parallism_Col = 1.005128
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005128 

BW Util details:
bwutil = 0.000182 
total_CMD = 247376 
util_bw = 45 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 247175 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247325 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 45 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000925716
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247313 n_act=5 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002345
n_activity=992 dram_eff=0.05847
bk0: 6a 247354i bk1: 4a 247351i bk2: 0a 247376i bk3: 2a 247354i bk4: 26a 247348i bk5: 20a 247347i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913793
Row_Buffer_Locality_read = 0.913793
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000234 
total_CMD = 247376 
util_bw = 58 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 247192 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247313 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 58 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000384031
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247335 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001455
n_activity=643 dram_eff=0.05599
bk0: 4a 247354i bk1: 3a 247354i bk2: 0a 247376i bk3: 5a 247354i bk4: 10a 247348i bk5: 14a 247338i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012422
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012422 

BW Util details:
bwutil = 0.000146 
total_CMD = 247376 
util_bw = 36 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 247210 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247335 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000194037
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247325 n_act=6 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001819
n_activity=836 dram_eff=0.05383
bk0: 11a 247348i bk1: 2a 247354i bk2: 1a 247354i bk3: 3a 247354i bk4: 10a 247354i bk5: 18a 247336i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030769
Bank_Level_Parallism_Col = 1.026316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026316 

BW Util details:
bwutil = 0.000182 
total_CMD = 247376 
util_bw = 45 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 247181 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247325 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 45 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000303182
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247339 n_act=6 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001253
n_activity=818 dram_eff=0.0379
bk0: 4a 247354i bk1: 5a 247354i bk2: 3a 247354i bk3: 3a 247354i bk4: 4a 247348i bk5: 12a 247345i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806452
Row_Buffer_Locality_read = 0.806452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 247376 
util_bw = 31 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 247198 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247339 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 31 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000226376
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247339 n_act=6 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001253
n_activity=640 dram_eff=0.04844
bk0: 3a 247354i bk1: 2a 247354i bk2: 1a 247354i bk3: 1a 247354i bk4: 9a 247348i bk5: 15a 247332i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806452
Row_Buffer_Locality_read = 0.806452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015957
Bank_Level_Parallism_Col = 1.016484
Bank_Level_Parallism_Ready = 1.032258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016484 

BW Util details:
bwutil = 0.000125 
total_CMD = 247376 
util_bw = 31 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 247188 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247339 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 31 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00041637
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247322 n_act=5 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001981
n_activity=887 dram_eff=0.05524
bk0: 0a 247376i bk1: 6a 247354i bk2: 3a 247351i bk3: 3a 247351i bk4: 23a 247354i bk5: 14a 247343i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897959
Row_Buffer_Locality_read = 0.897959
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017341
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.040816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000198 
total_CMD = 247376 
util_bw = 49 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 247203 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247322 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 49 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000185952
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247329 n_act=6 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001657
n_activity=839 dram_eff=0.04887
bk0: 2a 247351i bk1: 2a 247354i bk2: 6a 247351i bk3: 4a 247354i bk4: 13a 247354i bk5: 14a 247321i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.853659
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 247376 
util_bw = 41 
Wasted_Col = 171 
Wasted_Row = 0 
Idle = 247164 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247329 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 41 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000873165
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247327 n_act=5 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001779
n_activity=748 dram_eff=0.05882
bk0: 4a 247354i bk1: 4a 247350i bk2: 4a 247354i bk3: 0a 247376i bk4: 16a 247348i bk5: 16a 247324i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886364
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015707
Bank_Level_Parallism_Col = 1.016129
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016129 

BW Util details:
bwutil = 0.000178 
total_CMD = 247376 
util_bw = 44 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 247185 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247327 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 44 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000489134
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=247376 n_nop=247341 n_act=6 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001172
n_activity=691 dram_eff=0.04197
bk0: 4a 247354i bk1: 2a 247354i bk2: 6a 247354i bk3: 3a 247351i bk4: 7a 247348i bk5: 7a 247345i bk6: 0a 247376i bk7: 0a 247376i bk8: 0a 247376i bk9: 0a 247376i bk10: 0a 247376i bk11: 0a 247376i bk12: 0a 247376i bk13: 0a 247376i bk14: 0a 247376i bk15: 0a 247376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793103
Row_Buffer_Locality_read = 0.793103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 247376 
util_bw = 29 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 247197 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 247376 
n_nop = 247341 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 29 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.85092e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 55867
Req_Network_injected_packets_per_cycle =       0.0551 
Req_Network_conflicts_per_cycle =       0.0119
Req_Network_conflicts_per_cycle_util =       0.4040
Req_Bank_Level_Parallism =       1.8718
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0047
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 55867
Reply_Network_injected_packets_per_cycle =        0.0551
Reply_Network_conflicts_per_cycle =        0.0025
Reply_Network_conflicts_per_cycle_util =       0.0815
Reply_Bank_Level_Parallism =       1.8317
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 62376 (inst/sec)
gpgpu_simulation_rate = 11173 (cycle/sec)
gpgpu_silicon_slowdown = 101315x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 12543
gpu_sim_insn = 105919
gpu_ipc =       8.4445
gpu_tot_sim_cycle = 68410
gpu_tot_sim_insn = 417801
gpu_tot_ipc =       6.1073
gpu_tot_issued_cta = 56
gpu_occupancy = 24.0755% 
gpu_tot_occupancy = 15.1039% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4705
partiton_level_parallism_total  =       0.1313
partiton_level_parallism_util =       2.1147
partiton_level_parallism_util_total  =       2.0246
L2_BW  =      17.0449 GB/Sec
L2_BW_total  =       4.7566 GB/Sec
gpu_total_sim_rate=59685

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 20, Reservation_fails = 15
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 25
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 21
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 6990
	L1D_total_cache_miss_rate = 0.3721
	L1D_total_cache_pending_hits = 114
	L1D_total_cache_reservation_fails = 84
	L1D_cache_data_port_util = 0.065
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 111
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 84
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 1727456
gpgpu_n_tot_w_icount = 53983
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1766
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10461	W0_Idle:257116	W0_Scoreboard:396129	W1:22057	W2:8494	W3:5903	W4:2640	W5:1108	W6:284	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:10389
single_issue_nums: WS0:14927	WS1:13300	WS2:13343	WS3:12413	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 469 
max_icnt2mem_latency = 105 
maxmrqlatency = 7 
max_icnt2sh_latency = 9 
averagemflatency = 273 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1623 	16 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7085 	1898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8760 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8830 	142 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729      6251      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233      6254      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744      9542      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739      6241      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5734      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006      6247      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 17.000000 20.000000 19.000000 20.000000 25.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 18.000000 23.000000 14.000000 11.000000 17.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000 13.000000  5.000000 11.000000 22.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000 14.000000 10.000000  9.000000 22.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 15.000000 18.000000 21.000000 21.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 13.000000 11.000000 18.000000 12.000000 26.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 22.000000 22.000000 13.000000 10.000000 28.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 15.000000 24.000000  1.000000 10.000000 38.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 26.000000 18.000000  8.000000 30.000000 20.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 38.000000 17.000000 19.000000  7.000000 10.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 19.000000 18.000000 13.000000 14.000000  5.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 20.000000 24.000000 16.000000 21.000000 21.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 10.000000 23.000000  9.000000 20.000000 29.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 10.000000 20.000000 20.000000  8.000000 19.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 20.000000  8.000000 20.000000 23.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 17.000000 23.000000 20.000000 10.000000 11.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of bytes read:
dram[0]:       544       640       608       640       800       448         0         0         0         0         0         0         0         0         0         0 
dram[1]:       576       736       448       352       544       800         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       416       160       352       704       544         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       448       320       288       704       480         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       480       576       672       672       928         0         0         0         0         0         0         0         0         0         0 
dram[5]:       416       352       576       384       832       736         0         0         0         0         0         0         0         0         0         0 
dram[6]:       704       704       416       320       896       416         0         0         0         0         0         0         0         0         0         0 
dram[7]:       480       768        32       320      1216       992         0         0         0         0         0         0         0         0         0         0 
dram[8]:       832       576       256       960       640       736         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1216       544       608       224       320       704         0         0         0         0         0         0         0         0         0         0 
dram[10]:       608       576       416       448       160       800         0         0         0         0         0         0         0         0         0         0 
dram[11]:       640       768       512       672       672      1024         0         0         0         0         0         0         0         0         0         0 
dram[12]:       320       736       288       640       928       576         0         0         0         0         0         0         0         0         0         0 
dram[13]:       320       640       640       256       608       672         0         0         0         0         0         0         0         0         0         0 
dram[14]:       576       640       256       640       736       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:       544       736       640       320       352       544         0         0         0         0         0         0         0         0         0         0 
total bytes read: 54528
Bmin_bank_accesses = 0!
chip skew: 4288/2432 = 1.76
number of bytes accessed:
dram[0]:       544       640       608       640       800       448         0         0         0         0         0         0         0         0         0         0 
dram[1]:       576       736       448       352       544       800         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       416       160       352       704       544         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       448       320       288       704       480         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       480       576       672       672       928         0         0         0         0         0         0         0         0         0         0 
dram[5]:       416       352       576       384       832       736         0         0         0         0         0         0         0         0         0         0 
dram[6]:       704       704       416       320       896       416         0         0         0         0         0         0         0         0         0         0 
dram[7]:       480       768        32       320      1216       992         0         0         0         0         0         0         0         0         0         0 
dram[8]:       832       576       256       960       640       736         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1216       544       608       224       320       704         0         0         0         0         0         0         0         0         0         0 
dram[10]:       608       576       416       448       160       800         0         0         0         0         0         0         0         0         0         0 
dram[11]:       640       768       512       672       672      1024         0         0         0         0         0         0         0         0         0         0 
dram[12]:       320       736       288       640       928       576         0         0         0         0         0         0         0         0         0         0 
dram[13]:       320       640       640       256       608       672         0         0         0         0         0         0         0         0         0         0 
dram[14]:       576       640       256       640       736       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:       544       736       640       320       352       544         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 54528
min_bank_accesses = 0!
chip skew: 4288/2432 = 1.76
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         13        13        13        13       102       114    none      none      none      none      none      none      none      none      none      none  
dram[1]:         13        13        13        13        88       120    none      none      none      none      none      none      none      none      none      none  
dram[2]:         13        14        13        13        80       114    none      none      none      none      none      none      none      none      none      none  
dram[3]:         13        13        14        13        71        97    none      none      none      none      none      none      none      none      none      none  
dram[4]:         13        13        13        13       139       110    none      none      none      none      none      none      none      none      none      none  
dram[5]:         13        13        13        13        62        93    none      none      none      none      none      none      none      none      none      none  
dram[6]:         14        13        15        13        99        57    none      none      none      none      none      none      none      none      none      none  
dram[7]:         14        14        13        13        81        75    none      none      none      none      none      none      none      none      none      none  
dram[8]:         13        13        13        14       151        64    none      none      none      none      none      none      none      none      none      none  
dram[9]:         14        13        13        13        81        83    none      none      none      none      none      none      none      none      none      none  
dram[10]:         13        13        13        13       156        72    none      none      none      none      none      none      none      none      none      none  
dram[11]:         14        14        13        13        93       105    none      none      none      none      none      none      none      none      none      none  
dram[12]:         13        14        13        13        88       107    none      none      none      none      none      none      none      none      none      none  
dram[13]:         14        14        13        13        76        66    none      none      none      none      none      none      none      none      none      none  
dram[14]:         14        13        13        13        86       118    none      none      none      none      none      none      none      none      none      none  
dram[15]:         13        14        13        13        92        56    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        462       463       443       436       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        465       460       439       442       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        457       469       437       438       441       439         0         0         0         0         0         0         0         0         0         0
dram[3]:        452       451       436       438       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        446       441       438       436       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        460       458       437       439       436       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        457       459       438       437       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        451       460       436       436       438       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        466       465       441       438       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        448       464       440       436       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        449       453       438       439       436       439         0         0         0         0         0         0         0         0         0         0
dram[11]:        465       454       437       439       436       444         0         0         0         0         0         0         0         0         0         0
dram[12]:        449       449       437       441       436       436         0         0         0         0         0         0         0         0         0         0
dram[13]:        453       453       438       436       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        450       449       436       439       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        452       458       437       437       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302796 n_act=6 n_pre=0 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003796
n_activity=1594 dram_eff=0.07215
bk0: 17a 302895i bk1: 20a 302889i bk2: 19a 302889i bk3: 20a 302891i bk4: 25a 302883i bk5: 14a 302886i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947826
Row_Buffer_Locality_read = 0.947826
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010676
Bank_Level_Parallism_Col = 1.010909
Bank_Level_Parallism_Ready = 1.008696
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010909 

BW Util details:
bwutil = 0.000380 
total_CMD = 302917 
util_bw = 115 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 302636 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302796 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 115 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000380 
Either_Row_CoL_Bus_Util = 0.000399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000244291
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302803 n_act=6 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003565
n_activity=1741 dram_eff=0.06203
bk0: 18a 302895i bk1: 23a 302895i bk2: 14a 302886i bk3: 11a 302892i bk4: 17a 302895i bk5: 25a 302877i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007463
Bank_Level_Parallism_Col = 1.007634
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007634 

BW Util details:
bwutil = 0.000357 
total_CMD = 302917 
util_bw = 108 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 302649 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302803 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 108 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000357 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000277304
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302835 n_act=6 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002509
n_activity=1221 dram_eff=0.06224
bk0: 8a 302895i bk1: 13a 302895i bk2: 5a 302895i bk3: 11a 302895i bk4: 22a 302889i bk5: 17a 302886i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.921053
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 302917 
util_bw = 76 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 302694 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302835 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 76 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000307015
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302832 n_act=6 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002608
n_activity=1398 dram_eff=0.05651
bk0: 9a 302892i bk1: 14a 302892i bk2: 10a 302892i bk3: 9a 302894i bk4: 22a 302877i bk5: 15a 302886i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924051
Row_Buffer_Locality_read = 0.924051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107143
Bank_Level_Parallism_Col = 1.091324
Bank_Level_Parallism_Ready = 1.012658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091324 

BW Util details:
bwutil = 0.000261 
total_CMD = 302917 
util_bw = 79 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 302693 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302832 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 79 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000590921
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302791 n_act=6 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003961
n_activity=1738 dram_eff=0.06904
bk0: 16a 302894i bk1: 15a 302895i bk2: 18a 302895i bk3: 21a 302895i bk4: 21a 302889i bk5: 29a 302886i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000396 
total_CMD = 302917 
util_bw = 120 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 302649 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302791 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 120 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000396 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000138652
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302808 n_act=6 n_pre=0 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00034
n_activity=1739 dram_eff=0.05923
bk0: 13a 302895i bk1: 11a 302894i bk2: 18a 302892i bk3: 12a 302892i bk4: 26a 302892i bk5: 23a 302895i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941748
Row_Buffer_Locality_read = 0.941748
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004098
Bank_Level_Parallism_Col = 1.004202
Bank_Level_Parallism_Ready = 1.009709
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004202 

BW Util details:
bwutil = 0.000340 
total_CMD = 302917 
util_bw = 103 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 302673 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302808 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 103 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.30123e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302803 n_act=6 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003565
n_activity=1730 dram_eff=0.06243
bk0: 22a 302895i bk1: 22a 302895i bk2: 13a 302895i bk3: 10a 302895i bk4: 28a 302889i bk5: 13a 302876i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003788
Bank_Level_Parallism_Col = 1.003876
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003876 

BW Util details:
bwutil = 0.000357 
total_CMD = 302917 
util_bw = 108 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 302653 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302803 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 108 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000357 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000755983
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302792 n_act=6 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003928
n_activity=1925 dram_eff=0.06182
bk0: 15a 302892i bk1: 24a 302891i bk2: 1a 302895i bk3: 10a 302895i bk4: 38a 302889i bk5: 31a 302888i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949580
Row_Buffer_Locality_read = 0.949580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003704
Bank_Level_Parallism_Col = 1.003788
Bank_Level_Parallism_Ready = 1.008403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003788 

BW Util details:
bwutil = 0.000393 
total_CMD = 302917 
util_bw = 119 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 302647 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302792 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 119 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000393 
Either_Row_CoL_Bus_Util = 0.000413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000313617
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302786 n_act=6 n_pre=0 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=1582 dram_eff=0.07901
bk0: 26a 302891i bk1: 18a 302895i bk2: 8a 302889i bk3: 30a 302881i bk4: 20a 302889i bk5: 23a 302879i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952000
Row_Buffer_Locality_read = 0.952000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048443
Bank_Level_Parallism_Col = 1.049470
Bank_Level_Parallism_Ready = 1.016000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049470 

BW Util details:
bwutil = 0.000413 
total_CMD = 302917 
util_bw = 125 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 302628 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302786 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 125 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000290509
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302798 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000373
n_activity=1671 dram_eff=0.06762
bk0: 38a 302889i bk1: 17a 302895i bk2: 19a 302895i bk3: 7a 302895i bk4: 10a 302895i bk5: 22a 302877i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022814
Bank_Level_Parallism_Col = 1.019380
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019380 

BW Util details:
bwutil = 0.000373 
total_CMD = 302917 
util_bw = 113 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 302654 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302798 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000373 
Either_Row_CoL_Bus_Util = 0.000393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000247593
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302817 n_act=6 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003103
n_activity=1636 dram_eff=0.05746
bk0: 19a 302895i bk1: 18a 302895i bk2: 13a 302895i bk3: 14a 302895i bk4: 5a 302889i bk5: 25a 302886i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936170
Row_Buffer_Locality_read = 0.936170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000310 
total_CMD = 302917 
util_bw = 94 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 302676 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302817 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 94 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000310 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000184869
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302777 n_act=6 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004424
n_activity=1882 dram_eff=0.0712
bk0: 20a 302895i bk1: 24a 302895i bk2: 16a 302895i bk3: 21a 302895i bk4: 21a 302884i bk5: 32a 302858i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009646
Bank_Level_Parallism_Col = 1.009836
Bank_Level_Parallism_Ready = 1.007463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009836 

BW Util details:
bwutil = 0.000442 
total_CMD = 302917 
util_bw = 134 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 302606 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302777 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 134 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000376341
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302802 n_act=6 n_pre=0 n_ref_event=0 n_req=109 n_rd=109 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003598
n_activity=1717 dram_eff=0.06348
bk0: 10a 302883i bk1: 23a 302895i bk2: 9a 302892i bk3: 20a 302892i bk4: 29a 302895i bk5: 18a 302884i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944954
Row_Buffer_Locality_read = 0.944954
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011236
Bank_Level_Parallism_Col = 1.011494
Bank_Level_Parallism_Ready = 1.018349
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011494 

BW Util details:
bwutil = 0.000360 
total_CMD = 302917 
util_bw = 109 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 302650 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302802 
Read = 109 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 109 
total_req = 109 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 109 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000360 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000402751
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302813 n_act=6 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003235
n_activity=1589 dram_eff=0.06167
bk0: 10a 302892i bk1: 20a 302877i bk2: 20a 302892i bk3: 8a 302895i bk4: 19a 302895i bk5: 21a 302862i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.938776
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000324 
total_CMD = 302917 
util_bw = 98 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 302630 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302813 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 98 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000713067
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302806 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003466
n_activity=1539 dram_eff=0.06823
bk0: 18a 302894i bk1: 20a 302888i bk2: 8a 302895i bk3: 20a 302886i bk4: 23a 302889i bk5: 16a 302865i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010453
Bank_Level_Parallism_Col = 1.010676
Bank_Level_Parallism_Ready = 1.009524
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010676 

BW Util details:
bwutil = 0.000347 
total_CMD = 302917 
util_bw = 105 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 302630 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302806 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000366 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000399449
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=302917 n_nop=302813 n_act=6 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003235
n_activity=1643 dram_eff=0.05965
bk0: 17a 302892i bk1: 23a 302886i bk2: 20a 302895i bk3: 10a 302892i bk4: 11a 302889i bk5: 17a 302886i bk6: 0a 302917i bk7: 0a 302917i bk8: 0a 302917i bk9: 0a 302917i bk10: 0a 302917i bk11: 0a 302917i bk12: 0a 302917i bk13: 0a 302917i bk14: 0a 302917i bk15: 0a 302917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.938776
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000324 
total_CMD = 302917 
util_bw = 98 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 302657 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302917 
n_nop = 302813 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 98 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.96148e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 68410
Req_Network_injected_packets_per_cycle =       0.1313 
Req_Network_conflicts_per_cycle =       0.0159
Req_Network_conflicts_per_cycle_util =       0.2457
Req_Bank_Level_Parallism =       2.0246
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0053
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0041

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 68410
Reply_Network_injected_packets_per_cycle =        0.1313
Reply_Network_conflicts_per_cycle =        0.0052
Reply_Network_conflicts_per_cycle_util =       0.0789
Reply_Bank_Level_Parallism =       1.9804
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0029
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 59685 (inst/sec)
gpgpu_simulation_rate = 9772 (cycle/sec)
gpgpu_silicon_slowdown = 115841x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
kernel_stream_id = 0
gpu_sim_cycle = 5700
gpu_sim_insn = 65168
gpu_ipc =      11.4330
gpu_tot_sim_cycle = 74110
gpu_tot_sim_insn = 482969
gpu_tot_ipc =       6.5169
gpu_tot_issued_cta = 64
gpu_occupancy = 30.8446% 
gpu_tot_occupancy = 15.5725% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1123
partiton_level_parallism_total  =       0.1298
partiton_level_parallism_util =       3.5556
partiton_level_parallism_util_total  =       2.0843
L2_BW  =       4.0673 GB/Sec
L2_BW_total  =       4.7036 GB/Sec
gpu_total_sim_rate=68995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 20, Reservation_fails = 15
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 25
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 21
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 7382
	L1D_total_cache_miss_rate = 0.3801
	L1D_total_cache_pending_hits = 114
	L1D_total_cache_reservation_fails = 84
	L1D_cache_data_port_util = 0.065
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 111
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 84
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 1829856
gpgpu_n_tot_w_icount = 57183
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1766
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12109	W0_Idle:266737	W0_Scoreboard:403752	W1:22057	W2:8494	W3:5903	W4:2640	W5:1108	W6:296	W7:72	W8:120	W9:192	W10:204	W11:168	W12:252	W13:204	W14:169	W15:75	W16:26	W17:42	W18:26	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11797
single_issue_nums: WS0:15727	WS1:14100	WS2:14143	WS3:13213	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 469 
max_icnt2mem_latency = 109 
maxmrqlatency = 7 
max_icnt2sh_latency = 9 
averagemflatency = 273 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1623 	16 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7517 	2106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9184 	439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9470 	142 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729      6251      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233      6254      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744      9542      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739      6241      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5734      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006      6247      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 17.000000 20.000000 19.000000 20.000000 25.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 18.000000 23.000000 14.000000 11.000000 17.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000 13.000000  5.000000 11.000000 22.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000 14.000000 10.000000  9.000000 22.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 15.000000 18.000000 21.000000 21.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 13.000000 11.000000 18.000000 12.000000 26.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 22.000000 22.000000 13.000000 10.000000 28.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 15.000000 24.000000  1.000000 10.000000 38.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 26.000000 18.000000  8.000000 30.000000 20.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 38.000000 17.000000 19.000000  7.000000 10.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 19.000000 18.000000 13.000000 14.000000  5.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 20.000000 24.000000 16.000000 21.000000 21.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 10.000000 23.000000  9.000000 20.000000 29.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 10.000000 20.000000 20.000000  8.000000 19.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 20.000000  8.000000 20.000000 23.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 17.000000 23.000000 20.000000 10.000000 11.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of bytes read:
dram[0]:       544       640       608       640       800       448         0         0         0         0         0         0         0         0         0         0 
dram[1]:       576       736       448       352       544       800         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       416       160       352       704       544         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       448       320       288       704       480         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       480       576       672       672       928         0         0         0         0         0         0         0         0         0         0 
dram[5]:       416       352       576       384       832       736         0         0         0         0         0         0         0         0         0         0 
dram[6]:       704       704       416       320       896       416         0         0         0         0         0         0         0         0         0         0 
dram[7]:       480       768        32       320      1216       992         0         0         0         0         0         0         0         0         0         0 
dram[8]:       832       576       256       960       640       736         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1216       544       608       224       320       704         0         0         0         0         0         0         0         0         0         0 
dram[10]:       608       576       416       448       160       800         0         0         0         0         0         0         0         0         0         0 
dram[11]:       640       768       512       672       672      1024         0         0         0         0         0         0         0         0         0         0 
dram[12]:       320       736       288       640       928       576         0         0         0         0         0         0         0         0         0         0 
dram[13]:       320       640       640       256       608       672         0         0         0         0         0         0         0         0         0         0 
dram[14]:       576       640       256       640       736       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:       544       736       640       320       352       544         0         0         0         0         0         0         0         0         0         0 
total bytes read: 54528
Bmin_bank_accesses = 0!
chip skew: 4288/2432 = 1.76
number of bytes accessed:
dram[0]:       544       640       608       640       800       448         0         0         0         0         0         0         0         0         0         0 
dram[1]:       576       736       448       352       544       800         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       416       160       352       704       544         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       448       320       288       704       480         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       480       576       672       672       928         0         0         0         0         0         0         0         0         0         0 
dram[5]:       416       352       576       384       832       736         0         0         0         0         0         0         0         0         0         0 
dram[6]:       704       704       416       320       896       416         0         0         0         0         0         0         0         0         0         0 
dram[7]:       480       768        32       320      1216       992         0         0         0         0         0         0         0         0         0         0 
dram[8]:       832       576       256       960       640       736         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1216       544       608       224       320       704         0         0         0         0         0         0         0         0         0         0 
dram[10]:       608       576       416       448       160       800         0         0         0         0         0         0         0         0         0         0 
dram[11]:       640       768       512       672       672      1024         0         0         0         0         0         0         0         0         0         0 
dram[12]:       320       736       288       640       928       576         0         0         0         0         0         0         0         0         0         0 
dram[13]:       320       640       640       256       608       672         0         0         0         0         0         0         0         0         0         0 
dram[14]:       576       640       256       640       736       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:       544       736       640       320       352       544         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 54528
min_bank_accesses = 0!
chip skew: 4288/2432 = 1.76
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         13        13        13        13       109       123    none      none      none      none      none      none      none      none      none      none  
dram[1]:         13        13        13        13        93       127    none      none      none      none      none      none      none      none      none      none  
dram[2]:         13        14        13        13        86       123    none      none      none      none      none      none      none      none      none      none  
dram[3]:         13        13        14        13        77       103    none      none      none      none      none      none      none      none      none      none  
dram[4]:         13        13        13        13       149       117    none      none      none      none      none      none      none      none      none      none  
dram[5]:         13        13        13        13        63        99    none      none      none      none      none      none      none      none      none      none  
dram[6]:         14        13        15        13       107        61    none      none      none      none      none      none      none      none      none      none  
dram[7]:         14        14        13        13        87        79    none      none      none      none      none      none      none      none      none      none  
dram[8]:         13        13        13        14       208        68    none      none      none      none      none      none      none      none      none      none  
dram[9]:         14        13        13        13        87        89    none      none      none      none      none      none      none      none      none      none  
dram[10]:         13        13        13        13       168        76    none      none      none      none      none      none      none      none      none      none  
dram[11]:         14        14        13        13        98       111    none      none      none      none      none      none      none      none      none      none  
dram[12]:         13        14        13        13        94       113    none      none      none      none      none      none      none      none      none      none  
dram[13]:         14        14        13        13        80        70    none      none      none      none      none      none      none      none      none      none  
dram[14]:         14        13        13        13        93       130    none      none      none      none      none      none      none      none      none      none  
dram[15]:         13        14        13        13        97        58    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        462       463       443       436       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        465       460       439       442       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        457       469       437       438       441       439         0         0         0         0         0         0         0         0         0         0
dram[3]:        452       451       436       438       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        446       441       438       436       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        460       458       437       439       436       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        457       459       438       437       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        451       460       436       436       438       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        466       465       441       438       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        448       464       440       436       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        449       453       438       439       436       439         0         0         0         0         0         0         0         0         0         0
dram[11]:        465       454       437       439       436       444         0         0         0         0         0         0         0         0         0         0
dram[12]:        449       449       437       441       436       436         0         0         0         0         0         0         0         0         0         0
dram[13]:        453       453       438       436       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        450       449       436       439       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        452       458       437       437       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328035 n_act=6 n_pre=0 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003504
n_activity=1594 dram_eff=0.07215
bk0: 17a 328134i bk1: 20a 328128i bk2: 19a 328128i bk3: 20a 328130i bk4: 25a 328122i bk5: 14a 328125i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947826
Row_Buffer_Locality_read = 0.947826
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010676
Bank_Level_Parallism_Col = 1.010909
Bank_Level_Parallism_Ready = 1.008696
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010909 

BW Util details:
bwutil = 0.000350 
total_CMD = 328156 
util_bw = 115 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 327875 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328035 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 115 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000350 
Either_Row_CoL_Bus_Util = 0.000369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000225503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328042 n_act=6 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003291
n_activity=1741 dram_eff=0.06203
bk0: 18a 328134i bk1: 23a 328134i bk2: 14a 328125i bk3: 11a 328131i bk4: 17a 328134i bk5: 25a 328116i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007463
Bank_Level_Parallism_Col = 1.007634
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007634 

BW Util details:
bwutil = 0.000329 
total_CMD = 328156 
util_bw = 108 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 327888 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328042 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 108 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000255976
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328074 n_act=6 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002316
n_activity=1221 dram_eff=0.06224
bk0: 8a 328134i bk1: 13a 328134i bk2: 5a 328134i bk3: 11a 328134i bk4: 22a 328128i bk5: 17a 328125i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.921053
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000232 
total_CMD = 328156 
util_bw = 76 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 327933 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328074 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 76 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000283402
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328071 n_act=6 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002407
n_activity=1398 dram_eff=0.05651
bk0: 9a 328131i bk1: 14a 328131i bk2: 10a 328131i bk3: 9a 328133i bk4: 22a 328116i bk5: 15a 328125i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924051
Row_Buffer_Locality_read = 0.924051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107143
Bank_Level_Parallism_Col = 1.091324
Bank_Level_Parallism_Ready = 1.012658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091324 

BW Util details:
bwutil = 0.000241 
total_CMD = 328156 
util_bw = 79 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 327932 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328071 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 79 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000545472
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328030 n_act=6 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003657
n_activity=1738 dram_eff=0.06904
bk0: 16a 328133i bk1: 15a 328134i bk2: 18a 328134i bk3: 21a 328134i bk4: 21a 328128i bk5: 29a 328125i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000366 
total_CMD = 328156 
util_bw = 120 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 327888 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328030 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 120 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000366 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000127988
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328047 n_act=6 n_pre=0 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003139
n_activity=1739 dram_eff=0.05923
bk0: 13a 328134i bk1: 11a 328133i bk2: 18a 328131i bk3: 12a 328131i bk4: 26a 328131i bk5: 23a 328134i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941748
Row_Buffer_Locality_read = 0.941748
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004098
Bank_Level_Parallism_Col = 1.004202
Bank_Level_Parallism_Ready = 1.009709
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004202 

BW Util details:
bwutil = 0.000314 
total_CMD = 328156 
util_bw = 103 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 327912 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328047 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 103 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000314 
Either_Row_CoL_Bus_Util = 0.000332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.04733e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328042 n_act=6 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003291
n_activity=1730 dram_eff=0.06243
bk0: 22a 328134i bk1: 22a 328134i bk2: 13a 328134i bk3: 10a 328134i bk4: 28a 328128i bk5: 13a 328115i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003788
Bank_Level_Parallism_Col = 1.003876
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003876 

BW Util details:
bwutil = 0.000329 
total_CMD = 328156 
util_bw = 108 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 327892 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328042 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 108 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000697839
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328031 n_act=6 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003626
n_activity=1925 dram_eff=0.06182
bk0: 15a 328131i bk1: 24a 328130i bk2: 1a 328134i bk3: 10a 328134i bk4: 38a 328128i bk5: 31a 328127i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949580
Row_Buffer_Locality_read = 0.949580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003704
Bank_Level_Parallism_Col = 1.003788
Bank_Level_Parallism_Ready = 1.008403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003788 

BW Util details:
bwutil = 0.000363 
total_CMD = 328156 
util_bw = 119 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 327886 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328031 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 119 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000289496
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328025 n_act=6 n_pre=0 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003809
n_activity=1582 dram_eff=0.07901
bk0: 26a 328130i bk1: 18a 328134i bk2: 8a 328128i bk3: 30a 328120i bk4: 20a 328128i bk5: 23a 328118i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952000
Row_Buffer_Locality_read = 0.952000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048443
Bank_Level_Parallism_Col = 1.049470
Bank_Level_Parallism_Ready = 1.016000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049470 

BW Util details:
bwutil = 0.000381 
total_CMD = 328156 
util_bw = 125 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 327867 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328025 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 125 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000381 
Either_Row_CoL_Bus_Util = 0.000399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000268165
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328037 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003443
n_activity=1671 dram_eff=0.06762
bk0: 38a 328128i bk1: 17a 328134i bk2: 19a 328134i bk3: 7a 328134i bk4: 10a 328134i bk5: 22a 328116i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022814
Bank_Level_Parallism_Col = 1.019380
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019380 

BW Util details:
bwutil = 0.000344 
total_CMD = 328156 
util_bw = 113 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 327893 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328037 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000344 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00022855
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328056 n_act=6 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002864
n_activity=1636 dram_eff=0.05746
bk0: 19a 328134i bk1: 18a 328134i bk2: 13a 328134i bk3: 14a 328134i bk4: 5a 328128i bk5: 25a 328125i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936170
Row_Buffer_Locality_read = 0.936170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000286 
total_CMD = 328156 
util_bw = 94 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 327915 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328056 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 94 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000170651
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328016 n_act=6 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004083
n_activity=1882 dram_eff=0.0712
bk0: 20a 328134i bk1: 24a 328134i bk2: 16a 328134i bk3: 21a 328134i bk4: 21a 328123i bk5: 32a 328097i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009646
Bank_Level_Parallism_Col = 1.009836
Bank_Level_Parallism_Ready = 1.007463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009836 

BW Util details:
bwutil = 0.000408 
total_CMD = 328156 
util_bw = 134 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 327845 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328016 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 134 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000408 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000347396
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328041 n_act=6 n_pre=0 n_ref_event=0 n_req=109 n_rd=109 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003322
n_activity=1717 dram_eff=0.06348
bk0: 10a 328122i bk1: 23a 328134i bk2: 9a 328131i bk3: 20a 328131i bk4: 29a 328134i bk5: 18a 328123i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944954
Row_Buffer_Locality_read = 0.944954
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011236
Bank_Level_Parallism_Col = 1.011494
Bank_Level_Parallism_Ready = 1.018349
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011494 

BW Util details:
bwutil = 0.000332 
total_CMD = 328156 
util_bw = 109 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 327889 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328041 
Read = 109 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 109 
total_req = 109 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 109 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000332 
Either_Row_CoL_Bus_Util = 0.000350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000371774
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328052 n_act=6 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002986
n_activity=1589 dram_eff=0.06167
bk0: 10a 328131i bk1: 20a 328116i bk2: 20a 328131i bk3: 8a 328134i bk4: 19a 328134i bk5: 21a 328101i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.938776
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 328156 
util_bw = 98 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 327869 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328052 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000658224
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328045 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00032
n_activity=1539 dram_eff=0.06823
bk0: 18a 328133i bk1: 20a 328127i bk2: 8a 328134i bk3: 20a 328125i bk4: 23a 328128i bk5: 16a 328104i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010453
Bank_Level_Parallism_Col = 1.010676
Bank_Level_Parallism_Ready = 1.009524
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010676 

BW Util details:
bwutil = 0.000320 
total_CMD = 328156 
util_bw = 105 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 327869 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328045 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000320 
Either_Row_CoL_Bus_Util = 0.000338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000368727
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=328156 n_nop=328052 n_act=6 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002986
n_activity=1643 dram_eff=0.05965
bk0: 17a 328131i bk1: 23a 328125i bk2: 20a 328134i bk3: 10a 328131i bk4: 11a 328128i bk5: 17a 328125i bk6: 0a 328156i bk7: 0a 328156i bk8: 0a 328156i bk9: 0a 328156i bk10: 0a 328156i bk11: 0a 328156i bk12: 0a 328156i bk13: 0a 328156i bk14: 0a 328156i bk15: 0a 328156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.938776
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 328156 
util_bw = 98 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 327896 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328156 
n_nop = 328052 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.6568e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 74110
Req_Network_injected_packets_per_cycle =       0.1298 
Req_Network_conflicts_per_cycle =       0.0220
Req_Network_conflicts_per_cycle_util =       0.3530
Req_Bank_Level_Parallism =       2.0843
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0082
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0041

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 74110
Reply_Network_injected_packets_per_cycle =        0.1298
Reply_Network_conflicts_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle_util =       0.0759
Reply_Bank_Level_Parallism =       2.0405
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0028
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 68995 (inst/sec)
gpgpu_simulation_rate = 10587 (cycle/sec)
gpgpu_silicon_slowdown = 106923x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
kernel_stream_id = 0
gpu_sim_cycle = 12700
gpu_sim_insn = 252385
gpu_ipc =      19.8728
gpu_tot_sim_cycle = 86810
gpu_tot_sim_insn = 735354
gpu_tot_ipc =       8.4708
gpu_tot_issued_cta = 72
gpu_occupancy = 27.9087% 
gpu_tot_occupancy = 18.5790% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0856
partiton_level_parallism_total  =       0.2697
partiton_level_parallism_util =       2.8699
partiton_level_parallism_util_total  =       2.4849
L2_BW  =      39.3244 GB/Sec
L2_BW_total  =       9.7685 GB/Sec
gpu_total_sim_rate=81706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 20, Reservation_fails = 15
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 25
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 21
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1060, Miss_rate = 0.190, Pending_hits = 80, Reservation_fails = 497
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 76, Reservation_fails = 303
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 75, Reservation_fails = 368
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 78, Reservation_fails = 273
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 60, Reservation_fails = 313
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 77, Reservation_fails = 302
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 76, Reservation_fails = 314
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 308
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 15234
	L1D_total_cache_miss_rate = 0.2549
	L1D_total_cache_pending_hits = 716
	L1D_total_cache_reservation_fails = 2762
	L1D_cache_data_port_util = 0.180
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 693
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2496
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 266
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 3103648
gpgpu_n_tot_w_icount = 96989
gpgpu_n_stall_shd_mem = 11678
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 10591
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10591
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21563	W0_Idle:283352	W0_Scoreboard:577558	W1:28664	W2:12273	W3:9310	W4:5859	W5:4165	W6:2915	W7:2341	W8:1939	W9:2044	W10:1869	W11:1534	W12:1901	W13:1371	W14:982	W15:486	W16:136	W17:210	W18:80	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13205
single_issue_nums: WS0:25579	WS1:23797	WS2:23916	WS3:23697	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 546 
max_icnt2mem_latency = 157 
maxmrqlatency = 7 
max_icnt2sh_latency = 32 
averagemflatency = 275 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4066 	16 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18257 	4883 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21475 	1602 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21835 	1258 	236 	80 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729      6251      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233      6254      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744      9542      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739      6241      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5734      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006      6247      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 43.000000 44.000000 66.000000 42.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 59.000000 60.000000 48.000000 38.000000 24.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 33.000000 55.000000 43.000000 40.000000 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 35.000000 48.000000 53.000000 42.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 38.000000 40.000000 48.000000 43.000000 28.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 54.000000 43.000000 59.000000 66.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 59.000000 60.000000 35.000000 40.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 59.000000 72.000000 22.000000 39.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 74.000000 55.000000 57.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 80.000000 45.000000 60.000000 39.000000 12.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 82.000000 51.000000 39.000000 31.000000  8.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 47.000000 65.000000 49.000000 63.000000 35.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 34.000000 58.000000 39.000000 59.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 40.000000 52.000000 57.000000 49.000000 27.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 71.000000 62.000000 26.000000 52.000000 28.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 50.000000 65.000000 60.000000 53.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of bytes read:
dram[0]:      1376      1408      2112      1344      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1888      1920      1536      1216       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1056      1760      1376      1280       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1120      1536      1696      1344       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1216      1280      1536      1376       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1728      1376      1888      2112      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1888      1920      1120      1280      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1888      2304       704      1248      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2368      1760      1824      2048       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2560      1440      1920      1248       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2624      1632      1248       992       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1504      2080      1568      2016      1120      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1088      1856      1248      1888      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1280      1664      1824      1568       864       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2272      1984       832      1664       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1600      2080      1920      1696       384       768         0         0         0         0         0         0         0         0         0         0 
total bytes read: 132704
Bmin_bank_accesses = 0!
chip skew: 9792/6976 = 1.40
number of bytes accessed:
dram[0]:      1376      1408      2112      1344      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1888      1920      1536      1216       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1056      1760      1376      1280       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1120      1536      1696      1344       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1216      1280      1536      1376       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1728      1376      1888      2112      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1888      1920      1120      1280      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1888      2304       704      1248      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2368      1760      1824      2048       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2560      1440      1920      1248       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2624      1632      1248       992       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1504      2080      1568      2016      1120      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1088      1856      1248      1888      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1280      1664      1824      1568       864       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2272      1984       832      1664       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1600      2080      1920      1696       384       768         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 132704
min_bank_accesses = 0!
chip skew: 9792/6976 = 1.40
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        16        14        15       173       216    none      none      none      none      none      none      none      none      none      none  
dram[1]:         16        16        15        14       163       194    none      none      none      none      none      none      none      none      none      none  
dram[2]:         15        15        14        15       151       226    none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15        15        14       116       216    none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        15        15        15       257       229    none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15        15        15       113       138    none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        15        15        14       193        95    none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        16        14        15       149       128    none      none      none      none      none      none      none      none      none      none  
dram[8]:         17        16        14        16       252       110    none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        16        15        14       137       154    none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        14        15       280       120    none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        16        15        14       151       213    none      none      none      none      none      none      none      none      none      none  
dram[12]:         16        16        14        15       175       171    none      none      none      none      none      none      none      none      none      none  
dram[13]:         15        17        15        14       133       101    none      none      none      none      none      none      none      none      none      none  
dram[14]:         16        15        14        15       166       299    none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16        14        14       216       113    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       533       533       528       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        538       533       534       519       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        535       545       536       535       441       446         0         0         0         0         0         0         0         0         0         0
dram[3]:        546       534       534       534       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        538       538       534       541       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        535       522       534       529       440       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        525       521       541       534       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        530       534       541       534       443       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        542       535       531       521       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        535       537       534       520       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        534       535       521       523       436       451         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       538       537       540       436       456         0         0         0         0         0         0         0         0         0         0
dram[12]:        534       529       535       528       436       443         0         0         0         0         0         0         0         0         0         0
dram[13]:        545       532       535       538       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        537       540       534       527       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        539       540       528       540       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384138 n_act=6 n_pre=0 n_ref_event=0 n_req=247 n_rd=247 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006426
n_activity=3506 dram_eff=0.07045
bk0: 43a 384369i bk1: 44a 384363i bk2: 66a 384357i bk3: 42a 384365i bk4: 36a 384357i bk5: 16a 384360i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975708
Row_Buffer_Locality_read = 0.975708
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007160
Bank_Level_Parallism_Col = 1.007264
Bank_Level_Parallism_Ready = 1.004049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007264 

BW Util details:
bwutil = 0.000643 
total_CMD = 384391 
util_bw = 247 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 383972 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384138 
Read = 247 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 247 
total_req = 247 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 247 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000643 
Either_Row_CoL_Bus_Util = 0.000658 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000192512
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384116 n_act=6 n_pre=0 n_ref_event=0 n_req=269 n_rd=269 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006998
n_activity=3890 dram_eff=0.06915
bk0: 59a 384369i bk1: 60a 384369i bk2: 48a 384360i bk3: 38a 384363i bk4: 24a 384369i bk5: 40a 384351i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977695
Row_Buffer_Locality_read = 0.977695
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004630
Bank_Level_Parallism_Col = 1.004695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004695 

BW Util details:
bwutil = 0.000700 
total_CMD = 384391 
util_bw = 269 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 383959 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384116 
Read = 269 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 269 
total_req = 269 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 269 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000700 
Either_Row_CoL_Bus_Util = 0.000715 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000218527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384162 n_act=6 n_pre=0 n_ref_event=0 n_req=223 n_rd=223 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005801
n_activity=3116 dram_eff=0.07157
bk0: 33a 384369i bk1: 55a 384366i bk2: 43a 384369i bk3: 40a 384369i bk4: 28a 384363i bk5: 24a 384360i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973094
Row_Buffer_Locality_read = 0.973094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000580 
total_CMD = 384391 
util_bw = 223 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 384018 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384162 
Read = 223 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 223 
total_req = 223 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 223 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000580 
Either_Row_CoL_Bus_Util = 0.000596 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000241941
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384167 n_act=6 n_pre=0 n_ref_event=0 n_req=218 n_rd=218 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005671
n_activity=3024 dram_eff=0.07209
bk0: 35a 384363i bk1: 48a 384366i bk2: 53a 384366i bk3: 42a 384368i bk4: 24a 384351i bk5: 16a 384360i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972477
Row_Buffer_Locality_read = 0.972477
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065574
Bank_Level_Parallism_Col = 1.055402
Bank_Level_Parallism_Ready = 1.004587
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055402 

BW Util details:
bwutil = 0.000567 
total_CMD = 384391 
util_bw = 218 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 384025 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384167 
Read = 218 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 218 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 218 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000465672
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384152 n_act=6 n_pre=0 n_ref_event=0 n_req=233 n_rd=233 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006062
n_activity=3294 dram_eff=0.07073
bk0: 38a 384368i bk1: 40a 384369i bk2: 48a 384369i bk3: 43a 384369i bk4: 28a 384363i bk5: 36a 384360i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974249
Row_Buffer_Locality_read = 0.974249
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000606 
total_CMD = 384391 
util_bw = 233 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 384010 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384152 
Read = 233 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 233 
total_req = 233 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 233 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000606 
Either_Row_CoL_Bus_Util = 0.000622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000109264
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384091 n_act=6 n_pre=0 n_ref_event=0 n_req=294 n_rd=294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=4038 dram_eff=0.07281
bk0: 54a 384354i bk1: 43a 384362i bk2: 59a 384363i bk3: 66a 384354i bk4: 40a 384366i bk5: 32a 384369i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006397
Bank_Level_Parallism_Col = 1.006480
Bank_Level_Parallism_Ready = 1.010204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006480 

BW Util details:
bwutil = 0.000765 
total_CMD = 384391 
util_bw = 294 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 383922 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384091 
Read = 294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 294 
total_req = 294 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 294 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000765 
Either_Row_CoL_Bus_Util = 0.000780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.60152e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384139 n_act=6 n_pre=0 n_ref_event=0 n_req=246 n_rd=246 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00064
n_activity=3560 dram_eff=0.0691
bk0: 59a 384360i bk1: 60a 384369i bk2: 35a 384369i bk3: 40a 384366i bk4: 36a 384363i bk5: 16a 384350i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002415
Bank_Level_Parallism_Col = 1.002451
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002451 

BW Util details:
bwutil = 0.000640 
total_CMD = 384391 
util_bw = 246 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 383977 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384139 
Read = 246 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 246 
total_req = 246 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 246 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000640 
Either_Row_CoL_Bus_Util = 0.000656 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000603552
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384105 n_act=6 n_pre=0 n_ref_event=0 n_req=280 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007284
n_activity=4052 dram_eff=0.0691
bk0: 59a 384359i bk1: 72a 384356i bk2: 22a 384369i bk3: 39a 384369i bk4: 48a 384363i bk5: 40a 384362i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978571
Row_Buffer_Locality_read = 0.978571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002237
Bank_Level_Parallism_Col = 1.002268
Bank_Level_Parallism_Ready = 1.003571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002268 

BW Util details:
bwutil = 0.000728 
total_CMD = 384391 
util_bw = 280 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 383944 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384105 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 280 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000728 
Either_Row_CoL_Bus_Util = 0.000744 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000252347
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384079 n_act=6 n_pre=0 n_ref_event=0 n_req=306 n_rd=306 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007961
n_activity=3809 dram_eff=0.08034
bk0: 74a 384362i bk1: 55a 384369i bk2: 57a 384360i bk3: 64a 384355i bk4: 28a 384363i bk5: 28a 384350i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029228
Bank_Level_Parallism_Col = 1.029598
Bank_Level_Parallism_Ready = 1.006536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029598 

BW Util details:
bwutil = 0.000796 
total_CMD = 384391 
util_bw = 306 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 383912 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384079 
Read = 306 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 306 
total_req = 306 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 306 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000796 
Either_Row_CoL_Bus_Util = 0.000812 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000228934
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384117 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006972
n_activity=3706 dram_eff=0.07232
bk0: 80a 384357i bk1: 45a 384369i bk2: 60a 384369i bk3: 39a 384363i bk4: 12a 384369i bk5: 32a 384348i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013857
Bank_Level_Parallism_Col = 1.011682
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011682 

BW Util details:
bwutil = 0.000697 
total_CMD = 384391 
util_bw = 268 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 383958 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384117 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000697 
Either_Row_CoL_Bus_Util = 0.000713 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000197715
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384142 n_act=6 n_pre=0 n_ref_event=0 n_req=243 n_rd=243 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006322
n_activity=3424 dram_eff=0.07097
bk0: 82a 384369i bk1: 51a 384366i bk2: 39a 384364i bk3: 31a 384369i bk4: 8a 384363i bk5: 32a 384360i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002519
Bank_Level_Parallism_Col = 1.002558
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002558 

BW Util details:
bwutil = 0.000632 
total_CMD = 384391 
util_bw = 243 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 383994 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384142 
Read = 243 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 243 
total_req = 243 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 243 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000632 
Either_Row_CoL_Bus_Util = 0.000648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000145685
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384086 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007779
n_activity=4057 dram_eff=0.0737
bk0: 47a 384369i bk1: 65a 384369i bk2: 49a 384369i bk3: 63a 384369i bk4: 35a 384358i bk5: 40a 384332i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006302
Bank_Level_Parallism_Col = 1.006383
Bank_Level_Parallism_Ready = 1.003345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006383 

BW Util details:
bwutil = 0.000778 
total_CMD = 384391 
util_bw = 299 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 383915 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384086 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000778 
Either_Row_CoL_Bus_Util = 0.000793 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000296573
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384135 n_act=6 n_pre=0 n_ref_event=0 n_req=250 n_rd=250 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006504
n_activity=3423 dram_eff=0.07304
bk0: 34a 384357i bk1: 58a 384366i bk2: 39a 384366i bk3: 59a 384366i bk4: 32a 384369i bk5: 28a 384358i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976000
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007299
Bank_Level_Parallism_Col = 1.007407
Bank_Level_Parallism_Ready = 1.008000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007407 

BW Util details:
bwutil = 0.000650 
total_CMD = 384391 
util_bw = 250 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 383980 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384135 
Read = 250 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 250 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 250 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000650 
Either_Row_CoL_Bus_Util = 0.000666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000317385
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384133 n_act=6 n_pre=0 n_ref_event=0 n_req=252 n_rd=252 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006556
n_activity=3567 dram_eff=0.07065
bk0: 40a 384366i bk1: 52a 384351i bk2: 57a 384360i bk3: 49a 384366i bk4: 27a 384369i bk5: 27a 384336i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000656 
total_CMD = 384391 
util_bw = 252 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 383941 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384133 
Read = 252 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 252 
total_req = 252 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 252 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000656 
Either_Row_CoL_Bus_Util = 0.000671 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000561928
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384130 n_act=6 n_pre=0 n_ref_event=0 n_req=255 n_rd=255 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006634
n_activity=3540 dram_eff=0.07203
bk0: 71a 384368i bk1: 62a 384362i bk2: 26a 384369i bk3: 52a 384360i bk4: 28a 384363i bk5: 16a 384339i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.976471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006865
Bank_Level_Parallism_Col = 1.006961
Bank_Level_Parallism_Ready = 1.003922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006961 

BW Util details:
bwutil = 0.000663 
total_CMD = 384391 
util_bw = 255 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 383954 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384130 
Read = 255 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 255 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 255 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000663 
Either_Row_CoL_Bus_Util = 0.000679 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000314784
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=384391 n_nop=384121 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006868
n_activity=3714 dram_eff=0.07108
bk0: 50a 384354i bk1: 65a 384359i bk2: 60a 384366i bk3: 53a 384359i bk4: 12a 384363i bk5: 24a 384360i bk6: 0a 384391i bk7: 0a 384391i bk8: 0a 384391i bk9: 0a 384391i bk10: 0a 384391i bk11: 0a 384391i bk12: 0a 384391i bk13: 0a 384391i bk14: 0a 384391i bk15: 0a 384391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002232
Bank_Level_Parallism_Col = 1.002262
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002262 

BW Util details:
bwutil = 0.000687 
total_CMD = 384391 
util_bw = 264 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 383943 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384391 
n_nop = 384121 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000687 
Either_Row_CoL_Bus_Util = 0.000702 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.90228e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 86810
Req_Network_injected_packets_per_cycle =       0.2697 
Req_Network_conflicts_per_cycle =       0.0317
Req_Network_conflicts_per_cycle_util =       0.2918
Req_Bank_Level_Parallism =       2.4849
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0144
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0084

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 86810
Reply_Network_injected_packets_per_cycle =        0.2697
Reply_Network_conflicts_per_cycle =        0.0475
Reply_Network_conflicts_per_cycle_util =       0.4222
Reply_Bank_Level_Parallism =       2.3951
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0029
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0059
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 81706 (inst/sec)
gpgpu_simulation_rate = 9645 (cycle/sec)
gpgpu_silicon_slowdown = 117366x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
kernel_stream_id = 0
gpu_sim_cycle = 5701
gpu_sim_insn = 70954
gpu_ipc =      12.4459
gpu_tot_sim_cycle = 92511
gpu_tot_sim_insn = 806308
gpu_tot_ipc =       8.7158
gpu_tot_issued_cta = 80
gpu_occupancy = 30.9506% 
gpu_tot_occupancy = 18.8508% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1123
partiton_level_parallism_total  =       0.2600
partiton_level_parallism_util =       3.5754
partiton_level_parallism_util_total  =       2.5052
L2_BW  =       4.0665 GB/Sec
L2_BW_total  =       9.4171 GB/Sec
gpu_total_sim_rate=89589

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 20, Reservation_fails = 15
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 25
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 21
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1060, Miss_rate = 0.190, Pending_hits = 80, Reservation_fails = 497
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 76, Reservation_fails = 303
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 75, Reservation_fails = 368
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 78, Reservation_fails = 273
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 60, Reservation_fails = 313
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 77, Reservation_fails = 302
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 76, Reservation_fails = 314
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 308
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 15626
	L1D_total_cache_miss_rate = 0.2587
	L1D_total_cache_pending_hits = 716
	L1D_total_cache_reservation_fails = 2762
	L1D_cache_data_port_util = 0.177
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 693
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2496
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 266
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 3206048
gpgpu_n_tot_w_icount = 100189
gpgpu_n_stall_shd_mem = 11678
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 10591
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10591
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23223	W0_Idle:292939	W0_Scoreboard:585147	W1:28664	W2:12273	W3:9310	W4:5859	W5:4165	W6:2915	W7:2341	W8:1939	W9:2044	W10:1895	W11:1608	W12:2061	W13:1485	W14:1198	W15:677	W16:370	W17:500	W18:241	W19:115	W20:103	W21:58	W22:60	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:14613
single_issue_nums: WS0:26379	WS1:24597	WS2:24716	WS3:24497	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 546 
max_icnt2mem_latency = 157 
maxmrqlatency = 7 
max_icnt2sh_latency = 32 
averagemflatency = 275 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4066 	16 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18671 	5109 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21877 	1840 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22475 	1258 	236 	80 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729      6251      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233      6254      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744      9542      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739      6241      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5734      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006      6247      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 43.000000 44.000000 66.000000 42.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 59.000000 60.000000 48.000000 38.000000 24.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 33.000000 55.000000 43.000000 40.000000 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 35.000000 48.000000 53.000000 42.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 38.000000 40.000000 48.000000 43.000000 28.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 54.000000 43.000000 59.000000 66.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 59.000000 60.000000 35.000000 40.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 59.000000 72.000000 22.000000 39.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 74.000000 55.000000 57.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 80.000000 45.000000 60.000000 39.000000 12.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 82.000000 51.000000 39.000000 31.000000  8.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 47.000000 65.000000 49.000000 63.000000 35.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 34.000000 58.000000 39.000000 59.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 40.000000 52.000000 57.000000 49.000000 27.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 71.000000 62.000000 26.000000 52.000000 28.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 50.000000 65.000000 60.000000 53.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of bytes read:
dram[0]:      1376      1408      2112      1344      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1888      1920      1536      1216       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1056      1760      1376      1280       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1120      1536      1696      1344       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1216      1280      1536      1376       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1728      1376      1888      2112      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1888      1920      1120      1280      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1888      2304       704      1248      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2368      1760      1824      2048       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2560      1440      1920      1248       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2624      1632      1248       992       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1504      2080      1568      2016      1120      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1088      1856      1248      1888      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1280      1664      1824      1568       864       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2272      1984       832      1664       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1600      2080      1920      1696       384       768         0         0         0         0         0         0         0         0         0         0 
total bytes read: 132704
Bmin_bank_accesses = 0!
chip skew: 9792/6976 = 1.40
number of bytes accessed:
dram[0]:      1376      1408      2112      1344      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1888      1920      1536      1216       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1056      1760      1376      1280       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1120      1536      1696      1344       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1216      1280      1536      1376       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1728      1376      1888      2112      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1888      1920      1120      1280      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1888      2304       704      1248      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2368      1760      1824      2048       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2560      1440      1920      1248       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2624      1632      1248       992       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1504      2080      1568      2016      1120      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1088      1856      1248      1888      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1280      1664      1824      1568       864       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2272      1984       832      1664       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1600      2080      1920      1696       384       768         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 132704
min_bank_accesses = 0!
chip skew: 9792/6976 = 1.40
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        16        14        15       178       224    none      none      none      none      none      none      none      none      none      none  
dram[1]:         16        16        15        14       167       198    none      none      none      none      none      none      none      none      none      none  
dram[2]:         15        15        14        15       155       232    none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15        15        14       121       222    none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        15        15        15       265       235    none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15        15        15       113       142    none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        15        15        14       199        99    none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        16        14        15       153       131    none      none      none      none      none      none      none      none      none      none  
dram[8]:         17        16        14        16       293       114    none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        16        15        14       142       157    none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        14        15       288       123    none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        16        15        14       154       217    none      none      none      none      none      none      none      none      none      none  
dram[12]:         16        16        14        15       181       176    none      none      none      none      none      none      none      none      none      none  
dram[13]:         15        17        15        14       135       104    none      none      none      none      none      none      none      none      none      none  
dram[14]:         16        15        14        15       172       310    none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16        14        14       221       114    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       533       533       528       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        538       533       534       519       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        535       545       536       535       441       446         0         0         0         0         0         0         0         0         0         0
dram[3]:        546       534       534       534       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        538       538       534       541       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        535       522       534       529       440       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        525       521       541       534       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        530       534       541       534       443       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        542       535       531       521       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        535       537       534       520       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        534       535       521       523       436       451         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       538       537       540       436       456         0         0         0         0         0         0         0         0         0         0
dram[12]:        534       529       535       528       436       443         0         0         0         0         0         0         0         0         0         0
dram[13]:        545       532       535       538       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        537       540       534       527       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        539       540       528       540       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409383 n_act=6 n_pre=0 n_ref_event=0 n_req=247 n_rd=247 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000603
n_activity=3506 dram_eff=0.07045
bk0: 43a 409614i bk1: 44a 409608i bk2: 66a 409602i bk3: 42a 409610i bk4: 36a 409602i bk5: 16a 409605i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975708
Row_Buffer_Locality_read = 0.975708
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007160
Bank_Level_Parallism_Col = 1.007264
Bank_Level_Parallism_Ready = 1.004049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007264 

BW Util details:
bwutil = 0.000603 
total_CMD = 409636 
util_bw = 247 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 409217 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409383 
Read = 247 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 247 
total_req = 247 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 247 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000180648
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409361 n_act=6 n_pre=0 n_ref_event=0 n_req=269 n_rd=269 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006567
n_activity=3890 dram_eff=0.06915
bk0: 59a 409614i bk1: 60a 409614i bk2: 48a 409605i bk3: 38a 409608i bk4: 24a 409614i bk5: 40a 409596i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977695
Row_Buffer_Locality_read = 0.977695
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004630
Bank_Level_Parallism_Col = 1.004695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004695 

BW Util details:
bwutil = 0.000657 
total_CMD = 409636 
util_bw = 269 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 409204 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409361 
Read = 269 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 269 
total_req = 269 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 269 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000657 
Either_Row_CoL_Bus_Util = 0.000671 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00020506
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409407 n_act=6 n_pre=0 n_ref_event=0 n_req=223 n_rd=223 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005444
n_activity=3116 dram_eff=0.07157
bk0: 33a 409614i bk1: 55a 409611i bk2: 43a 409614i bk3: 40a 409614i bk4: 28a 409608i bk5: 24a 409605i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973094
Row_Buffer_Locality_read = 0.973094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000544 
total_CMD = 409636 
util_bw = 223 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 409263 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409407 
Read = 223 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 223 
total_req = 223 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 223 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000559 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000227031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409412 n_act=6 n_pre=0 n_ref_event=0 n_req=218 n_rd=218 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005322
n_activity=3024 dram_eff=0.07209
bk0: 35a 409608i bk1: 48a 409611i bk2: 53a 409611i bk3: 42a 409613i bk4: 24a 409596i bk5: 16a 409605i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972477
Row_Buffer_Locality_read = 0.972477
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065574
Bank_Level_Parallism_Col = 1.055402
Bank_Level_Parallism_Ready = 1.004587
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055402 

BW Util details:
bwutil = 0.000532 
total_CMD = 409636 
util_bw = 218 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 409270 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409412 
Read = 218 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 218 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 218 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000547 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000436973
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409397 n_act=6 n_pre=0 n_ref_event=0 n_req=233 n_rd=233 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005688
n_activity=3294 dram_eff=0.07073
bk0: 38a 409613i bk1: 40a 409614i bk2: 48a 409614i bk3: 43a 409614i bk4: 28a 409608i bk5: 36a 409605i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974249
Row_Buffer_Locality_read = 0.974249
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 409636 
util_bw = 233 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 409255 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409397 
Read = 233 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 233 
total_req = 233 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 233 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00010253
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409336 n_act=6 n_pre=0 n_ref_event=0 n_req=294 n_rd=294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007177
n_activity=4038 dram_eff=0.07281
bk0: 54a 409599i bk1: 43a 409607i bk2: 59a 409608i bk3: 66a 409599i bk4: 40a 409611i bk5: 32a 409614i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006397
Bank_Level_Parallism_Col = 1.006480
Bank_Level_Parallism_Ready = 1.010204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006480 

BW Util details:
bwutil = 0.000718 
total_CMD = 409636 
util_bw = 294 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 409167 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409336 
Read = 294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 294 
total_req = 294 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 294 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000718 
Either_Row_CoL_Bus_Util = 0.000732 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.44119e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409384 n_act=6 n_pre=0 n_ref_event=0 n_req=246 n_rd=246 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006005
n_activity=3560 dram_eff=0.0691
bk0: 59a 409605i bk1: 60a 409614i bk2: 35a 409614i bk3: 40a 409611i bk4: 36a 409608i bk5: 16a 409595i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002415
Bank_Level_Parallism_Col = 1.002451
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002451 

BW Util details:
bwutil = 0.000601 
total_CMD = 409636 
util_bw = 246 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 409222 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409384 
Read = 246 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 246 
total_req = 246 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 246 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000601 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000566356
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409350 n_act=6 n_pre=0 n_ref_event=0 n_req=280 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006835
n_activity=4052 dram_eff=0.0691
bk0: 59a 409604i bk1: 72a 409601i bk2: 22a 409614i bk3: 39a 409614i bk4: 48a 409608i bk5: 40a 409607i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978571
Row_Buffer_Locality_read = 0.978571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002237
Bank_Level_Parallism_Col = 1.002268
Bank_Level_Parallism_Ready = 1.003571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002268 

BW Util details:
bwutil = 0.000684 
total_CMD = 409636 
util_bw = 280 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 409189 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409350 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 280 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000236796
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409324 n_act=6 n_pre=0 n_ref_event=0 n_req=306 n_rd=306 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000747
n_activity=3809 dram_eff=0.08034
bk0: 74a 409607i bk1: 55a 409614i bk2: 57a 409605i bk3: 64a 409600i bk4: 28a 409608i bk5: 28a 409595i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029228
Bank_Level_Parallism_Col = 1.029598
Bank_Level_Parallism_Ready = 1.006536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029598 

BW Util details:
bwutil = 0.000747 
total_CMD = 409636 
util_bw = 306 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 409157 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409324 
Read = 306 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 306 
total_req = 306 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 306 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000747 
Either_Row_CoL_Bus_Util = 0.000762 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000214825
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409362 n_act=6 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006542
n_activity=3706 dram_eff=0.07232
bk0: 80a 409602i bk1: 45a 409614i bk2: 60a 409614i bk3: 39a 409608i bk4: 12a 409614i bk5: 32a 409593i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977612
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013857
Bank_Level_Parallism_Col = 1.011682
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011682 

BW Util details:
bwutil = 0.000654 
total_CMD = 409636 
util_bw = 268 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 409203 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409362 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 268 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000669 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000185531
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409387 n_act=6 n_pre=0 n_ref_event=0 n_req=243 n_rd=243 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005932
n_activity=3424 dram_eff=0.07097
bk0: 82a 409614i bk1: 51a 409611i bk2: 39a 409609i bk3: 31a 409614i bk4: 8a 409608i bk5: 32a 409605i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002519
Bank_Level_Parallism_Col = 1.002558
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002558 

BW Util details:
bwutil = 0.000593 
total_CMD = 409636 
util_bw = 243 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 409239 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409387 
Read = 243 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 243 
total_req = 243 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 243 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000136707
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409331 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007299
n_activity=4057 dram_eff=0.0737
bk0: 47a 409614i bk1: 65a 409614i bk2: 49a 409614i bk3: 63a 409614i bk4: 35a 409603i bk5: 40a 409577i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006302
Bank_Level_Parallism_Col = 1.006383
Bank_Level_Parallism_Ready = 1.003345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006383 

BW Util details:
bwutil = 0.000730 
total_CMD = 409636 
util_bw = 299 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 409160 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409331 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000730 
Either_Row_CoL_Bus_Util = 0.000745 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000278296
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409380 n_act=6 n_pre=0 n_ref_event=0 n_req=250 n_rd=250 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006103
n_activity=3423 dram_eff=0.07304
bk0: 34a 409602i bk1: 58a 409611i bk2: 39a 409611i bk3: 59a 409611i bk4: 32a 409614i bk5: 28a 409603i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976000
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007299
Bank_Level_Parallism_Col = 1.007407
Bank_Level_Parallism_Ready = 1.008000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007407 

BW Util details:
bwutil = 0.000610 
total_CMD = 409636 
util_bw = 250 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 409225 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409380 
Read = 250 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 250 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 250 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000610 
Either_Row_CoL_Bus_Util = 0.000625 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000297825
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409378 n_act=6 n_pre=0 n_ref_event=0 n_req=252 n_rd=252 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006152
n_activity=3567 dram_eff=0.07065
bk0: 40a 409611i bk1: 52a 409596i bk2: 57a 409605i bk3: 49a 409611i bk4: 27a 409614i bk5: 27a 409581i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000615 
total_CMD = 409636 
util_bw = 252 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 409186 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409378 
Read = 252 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 252 
total_req = 252 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 252 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000615 
Either_Row_CoL_Bus_Util = 0.000630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000527297
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409375 n_act=6 n_pre=0 n_ref_event=0 n_req=255 n_rd=255 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006225
n_activity=3540 dram_eff=0.07203
bk0: 71a 409613i bk1: 62a 409607i bk2: 26a 409614i bk3: 52a 409605i bk4: 28a 409608i bk5: 16a 409584i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.976471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006865
Bank_Level_Parallism_Col = 1.006961
Bank_Level_Parallism_Ready = 1.003922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006961 

BW Util details:
bwutil = 0.000623 
total_CMD = 409636 
util_bw = 255 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 409199 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409375 
Read = 255 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 255 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 255 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000623 
Either_Row_CoL_Bus_Util = 0.000637 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000295384
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=409636 n_nop=409366 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006445
n_activity=3714 dram_eff=0.07108
bk0: 50a 409599i bk1: 65a 409604i bk2: 60a 409611i bk3: 53a 409604i bk4: 12a 409608i bk5: 24a 409605i bk6: 0a 409636i bk7: 0a 409636i bk8: 0a 409636i bk9: 0a 409636i bk10: 0a 409636i bk11: 0a 409636i bk12: 0a 409636i bk13: 0a 409636i bk14: 0a 409636i bk15: 0a 409636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002232
Bank_Level_Parallism_Col = 1.002262
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002262 

BW Util details:
bwutil = 0.000644 
total_CMD = 409636 
util_bw = 264 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 409188 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 409636 
n_nop = 409366 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.66179e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 92511
Req_Network_injected_packets_per_cycle =       0.2600 
Req_Network_conflicts_per_cycle =       0.0349
Req_Network_conflicts_per_cycle_util =       0.3365
Req_Bank_Level_Parallism =       2.5052
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0162
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0081

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 92511
Reply_Network_injected_packets_per_cycle =        0.2600
Reply_Network_conflicts_per_cycle =        0.0446
Reply_Network_conflicts_per_cycle_util =       0.4146
Reply_Bank_Level_Parallism =       2.4164
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0027
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0057
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 89589 (inst/sec)
gpgpu_simulation_rate = 10279 (cycle/sec)
gpgpu_silicon_slowdown = 110127x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
kernel_stream_id = 0
gpu_sim_cycle = 11390
gpu_sim_insn = 239441
gpu_ipc =      21.0220
gpu_tot_sim_cycle = 103901
gpu_tot_sim_insn = 1045749
gpu_tot_ipc =      10.0649
gpu_tot_issued_cta = 88
gpu_occupancy = 27.3805% 
gpu_tot_occupancy = 20.1896% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5627
partiton_level_parallism_total  =       0.2932
partiton_level_parallism_util =       2.3684
partiton_level_parallism_util_total  =       2.4751
L2_BW  =      20.3828 GB/Sec
L2_BW_total  =      10.6192 GB/Sec
gpu_total_sim_rate=95068

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 20, Reservation_fails = 15
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 25
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 21
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1060, Miss_rate = 0.190, Pending_hits = 80, Reservation_fails = 497
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 76, Reservation_fails = 303
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 75, Reservation_fails = 368
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 78, Reservation_fails = 273
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 60, Reservation_fails = 313
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 77, Reservation_fails = 302
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 76, Reservation_fails = 314
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 308
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 98, Reservation_fails = 257
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 98, Reservation_fails = 361
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 116, Reservation_fails = 295
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 122, Reservation_fails = 323
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 350
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 117, Reservation_fails = 323
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 108, Reservation_fails = 302
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 105, Reservation_fails = 270
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 21398
	L1D_total_cache_miss_rate = 0.2452
	L1D_total_cache_pending_hits = 1578
	L1D_total_cache_reservation_fails = 5243
	L1D_cache_data_port_util = 0.218
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1554
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3746
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4977
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 266
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 4363776
gpgpu_n_tot_w_icount = 136368
gpgpu_n_stall_shd_mem = 18993
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 16866
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16866
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36783	W0_Idle:305352	W0_Scoreboard:716946	W1:35284	W2:15554	W3:10817	W4:6978	W5:4991	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:16021
single_issue_nums: WS0:35499	WS1:33859	WS2:33655	WS3:33355	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 546 
max_icnt2mem_latency = 159 
maxmrqlatency = 7 
max_icnt2sh_latency = 32 
averagemflatency = 275 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4907 	16 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23210 	6956 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	26971 	2930 	558 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28353 	1575 	383 	147 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729      6251      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233      6254      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744      9542      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739      6241      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5734      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006      6247      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 52.000000 56.000000 92.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 68.000000 68.000000 68.000000 56.000000 24.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 68.000000 63.000000 48.000000 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 44.000000 52.000000 64.000000 60.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 44.000000 60.000000 60.000000 28.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 52.000000 80.000000 88.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 76.000000 72.000000 44.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 84.000000 36.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 88.000000 64.000000 80.000000 84.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 96.000000 48.000000 64.000000 63.000000 12.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 96.000000 64.000000 64.000000 52.000000  8.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 52.000000 76.000000 64.000000 80.000000 36.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 40.000000 72.000000 52.000000 68.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 48.000000 60.000000 76.000000 60.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 84.000000 76.000000 32.000000 76.000000 28.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 68.000000 83.000000 68.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of bytes read:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2016      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2016       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2656      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159616
Bmin_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes accessed:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2016      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2016       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2656      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159616
min_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         22        21        18        18       197       275    none      none      none      none      none      none      none      none      none      none  
dram[1]:         21        21        18        18       189       218    none      none      none      none      none      none      none      none      none      none  
dram[2]:         21        20        17        19       178       259    none      none      none      none      none      none      none      none      none      none  
dram[3]:         20        22        18        18       149       248    none      none      none      none      none      none      none      none      none      none  
dram[4]:         20        20        18        17       300       262    none      none      none      none      none      none      none      none      none      none  
dram[5]:         21        19        18        18       135       181    none      none      none      none      none      none      none      none      none      none  
dram[6]:         21        20        18        18       225       114    none      none      none      none      none      none      none      none      none      none  
dram[7]:         21        21        17        19       182       161    none      none      none      none      none      none      none      none      none      none  
dram[8]:         21        22        18        19       315       140    none      none      none      none      none      none      none      none      none      none  
dram[9]:         21        23        19        17       187       174    none      none      none      none      none      none      none      none      none      none  
dram[10]:         21        20        17        17       331       152    none      none      none      none      none      none      none      none      none      none  
dram[11]:         23        21        18        18       168       242    none      none      none      none      none      none      none      none      none      none  
dram[12]:         21        20        17        19       219       195    none      none      none      none      none      none      none      none      none      none  
dram[13]:         21        22        18        19       160       124    none      none      none      none      none      none      none      none      none      none  
dram[14]:         21        20        18        18       205       351    none      none      none      none      none      none      none      none      none      none  
dram[15]:         21        23        18        18       243       134    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       539       533       528       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        538       533       534       519       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        535       545       536       535       441       446         0         0         0         0         0         0         0         0         0         0
dram[3]:        546       540       534       534       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        545       541       534       541       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        535       537       534       529       440       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        525       521       541       534       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        530       534       541       534       443       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        542       535       531       521       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        535       537       534       520       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        540       535       521       523       436       451         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       538       537       540       436       456         0         0         0         0         0         0         0         0         0         0
dram[12]:        534       540       535       528       436       443         0         0         0         0         0         0         0         0         0         0
dram[13]:        545       532       535       538       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        538       540       534       527       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        539       541       528       540       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459757 n_act=6 n_pre=0 n_ref_event=0 n_req=308 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006695
n_activity=4365 dram_eff=0.07056
bk0: 52a 460049i bk1: 56a 460043i bk2: 92a 460037i bk3: 56a 460045i bk4: 36a 460037i bk5: 16a 460040i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006250
Bank_Level_Parallism_Col = 1.006329
Bank_Level_Parallism_Ready = 1.003247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006329 

BW Util details:
bwutil = 0.000669 
total_CMD = 460071 
util_bw = 308 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 459591 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459757 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 308 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000669 
Either_Row_CoL_Bus_Util = 0.000683 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000160845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459741 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007042
n_activity=4661 dram_eff=0.06951
bk0: 68a 460049i bk1: 68a 460049i bk2: 68a 460040i bk3: 56a 460043i bk4: 24a 460049i bk5: 40a 460031i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004107
Bank_Level_Parallism_Col = 1.004158
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004158 

BW Util details:
bwutil = 0.000704 
total_CMD = 460071 
util_bw = 324 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 459584 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459741 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000704 
Either_Row_CoL_Bus_Util = 0.000717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000182581
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459794 n_act=6 n_pre=0 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000589
n_activity=3834 dram_eff=0.07068
bk0: 40a 460049i bk1: 68a 460046i bk2: 63a 460049i bk3: 48a 460049i bk4: 28a 460043i bk5: 24a 460040i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977860
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000589 
total_CMD = 460071 
util_bw = 271 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 459650 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459794 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 271 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000589 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000202143
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459805 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005651
n_activity=3702 dram_eff=0.07023
bk0: 44a 460043i bk1: 52a 460046i bk2: 64a 460046i bk3: 60a 460048i bk4: 24a 460031i bk5: 16a 460040i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.049628
Bank_Level_Parallism_Ready = 1.003846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049628 

BW Util details:
bwutil = 0.000565 
total_CMD = 460071 
util_bw = 260 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 459663 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459805 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000565 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00038907
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459789 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005999
n_activity=3961 dram_eff=0.06968
bk0: 48a 460048i bk1: 44a 460049i bk2: 60a 460049i bk3: 60a 460049i bk4: 28a 460043i bk5: 36a 460040i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000600 
total_CMD = 460071 
util_bw = 276 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 459647 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459789 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000600 
Either_Row_CoL_Bus_Util = 0.000613 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.12903e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459709 n_act=6 n_pre=0 n_ref_event=0 n_req=356 n_rd=356 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007738
n_activity=4904 dram_eff=0.07259
bk0: 64a 460034i bk1: 52a 460042i bk2: 80a 460040i bk3: 88a 460031i bk4: 40a 460046i bk5: 32a 460049i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983146
Row_Buffer_Locality_read = 0.983146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005587
Bank_Level_Parallism_Col = 1.005650
Bank_Level_Parallism_Ready = 1.008427
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005650 

BW Util details:
bwutil = 0.000774 
total_CMD = 460071 
util_bw = 356 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 459534 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459709 
Read = 356 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 356 
total_req = 356 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 356 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000774 
Either_Row_CoL_Bus_Util = 0.000787 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.17358e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459765 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006521
n_activity=4378 dram_eff=0.06852
bk0: 76a 460040i bk1: 72a 460049i bk2: 44a 460049i bk3: 56a 460046i bk4: 36a 460043i bk5: 16a 460030i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002137
Bank_Level_Parallism_Col = 1.002164
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002164 

BW Util details:
bwutil = 0.000652 
total_CMD = 460071 
util_bw = 300 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 459603 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459765 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000652 
Either_Row_CoL_Bus_Util = 0.000665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00050427
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459745 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006955
n_activity=4709 dram_eff=0.06795
bk0: 64a 460039i bk1: 84a 460036i bk2: 36a 460049i bk3: 48a 460049i bk4: 48a 460043i bk5: 40a 460042i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002053
Bank_Level_Parallism_Col = 1.002079
Bank_Level_Parallism_Ready = 1.003125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002079 

BW Util details:
bwutil = 0.000696 
total_CMD = 460071 
util_bw = 320 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 459584 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459745 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000696 
Either_Row_CoL_Bus_Util = 0.000709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000210837
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459693 n_act=6 n_pre=0 n_ref_event=0 n_req=372 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008086
n_activity=4780 dram_eff=0.07782
bk0: 88a 460042i bk1: 64a 460049i bk2: 80a 460040i bk3: 84a 460035i bk4: 28a 460043i bk5: 28a 460030i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025688
Bank_Level_Parallism_Col = 1.025974
Bank_Level_Parallism_Ready = 1.005376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025974 

BW Util details:
bwutil = 0.000809 
total_CMD = 460071 
util_bw = 372 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 459526 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459693 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 372 
total_req = 372 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 372 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000809 
Either_Row_CoL_Bus_Util = 0.000822 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000191275
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459750 n_act=6 n_pre=0 n_ref_event=0 n_req=315 n_rd=315 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006847
n_activity=4481 dram_eff=0.0703
bk0: 96a 460037i bk1: 48a 460049i bk2: 64a 460049i bk3: 63a 460043i bk4: 12a 460049i bk5: 32a 460028i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012500
Bank_Level_Parallism_Col = 1.010526
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010526 

BW Util details:
bwutil = 0.000685 
total_CMD = 460071 
util_bw = 315 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 459591 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459750 
Read = 315 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 315 
total_req = 315 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 315 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000685 
Either_Row_CoL_Bus_Util = 0.000698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000165192
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459749 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006869
n_activity=4475 dram_eff=0.07061
bk0: 96a 460049i bk1: 64a 460046i bk2: 64a 460041i bk3: 52a 460049i bk4: 8a 460043i bk5: 32a 460040i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002114
Bank_Level_Parallism_Col = 1.002141
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002141 

BW Util details:
bwutil = 0.000687 
total_CMD = 460071 
util_bw = 316 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 459598 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459749 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000687 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00012172
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459717 n_act=6 n_pre=0 n_ref_event=0 n_req=348 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007564
n_activity=4873 dram_eff=0.07141
bk0: 52a 460049i bk1: 76a 460049i bk2: 64a 460049i bk3: 80a 460049i bk4: 36a 460038i bk5: 40a 460012i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005714
Bank_Level_Parallism_Col = 1.005780
Bank_Level_Parallism_Ready = 1.002874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005780 

BW Util details:
bwutil = 0.000756 
total_CMD = 460071 
util_bw = 348 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 459546 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459717 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 348 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000769 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000247788
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459773 n_act=6 n_pre=0 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006347
n_activity=4097 dram_eff=0.07127
bk0: 40a 460037i bk1: 72a 460046i bk2: 52a 460040i bk3: 68a 460046i bk4: 32a 460049i bk5: 28a 460038i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979452
Row_Buffer_Locality_read = 0.979452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006536
Bank_Level_Parallism_Col = 1.006623
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006623 

BW Util details:
bwutil = 0.000635 
total_CMD = 460071 
util_bw = 292 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 459612 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459773 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 292 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000635 
Either_Row_CoL_Bus_Util = 0.000648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000265176
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459766 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006499
n_activity=4335 dram_eff=0.06897
bk0: 48a 460046i bk1: 60a 460031i bk2: 76a 460040i bk3: 60a 460046i bk4: 28a 460049i bk5: 27a 460016i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000650 
total_CMD = 460071 
util_bw = 299 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 459574 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459766 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000650 
Either_Row_CoL_Bus_Util = 0.000663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000469493
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459753 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006782
n_activity=4473 dram_eff=0.06975
bk0: 84a 460048i bk1: 76a 460039i bk2: 32a 460049i bk3: 76a 460040i bk4: 28a 460043i bk5: 16a 460019i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006036
Bank_Level_Parallism_Col = 1.006110
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006110 

BW Util details:
bwutil = 0.000678 
total_CMD = 460071 
util_bw = 312 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 459574 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459753 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000678 
Either_Row_CoL_Bus_Util = 0.000691 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000263003
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=460071 n_nop=459746 n_act=6 n_pre=0 n_ref_event=0 n_req=319 n_rd=319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006934
n_activity=4524 dram_eff=0.07051
bk0: 64a 460031i bk1: 68a 460039i bk2: 83a 460045i bk3: 68a 460039i bk4: 12a 460043i bk5: 24a 460040i bk6: 0a 460071i bk7: 0a 460071i bk8: 0a 460071i bk9: 0a 460071i bk10: 0a 460071i bk11: 0a 460071i bk12: 0a 460071i bk13: 0a 460071i bk14: 0a 460071i bk15: 0a 460071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981191
Row_Buffer_Locality_read = 0.981191
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001972
Bank_Level_Parallism_Col = 1.001996
Bank_Level_Parallism_Ready = 1.003135
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001996 

BW Util details:
bwutil = 0.000693 
total_CMD = 460071 
util_bw = 319 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 459564 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 460071 
n_nop = 459746 
Read = 319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 319 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 319 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000693 
Either_Row_CoL_Bus_Util = 0.000706 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.26037e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 103901
Req_Network_injected_packets_per_cycle =       0.2932 
Req_Network_conflicts_per_cycle =       0.0356
Req_Network_conflicts_per_cycle_util =       0.3007
Req_Bank_Level_Parallism =       2.4751
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0180
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0092

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 103901
Reply_Network_injected_packets_per_cycle =        0.2932
Reply_Network_conflicts_per_cycle =        0.0511
Reply_Network_conflicts_per_cycle_util =       0.4144
Reply_Bank_Level_Parallism =       2.3766
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0035
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 95068 (inst/sec)
gpgpu_simulation_rate = 9445 (cycle/sec)
gpgpu_silicon_slowdown = 119851x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
kernel_stream_id = 0
gpu_sim_cycle = 5680
gpu_sim_insn = 51847
gpu_ipc =       9.1280
gpu_tot_sim_cycle = 109581
gpu_tot_sim_insn = 1097596
gpu_tot_ipc =      10.0163
gpu_tot_issued_cta = 96
gpu_occupancy = 29.3337% 
gpu_tot_occupancy = 20.3497% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1000
partiton_level_parallism_total  =       0.2831
partiton_level_parallism_util =       3.5062
partiton_level_parallism_util_total  =       2.4885
L2_BW  =       3.6224 GB/Sec
L2_BW_total  =      10.2565 GB/Sec
gpu_total_sim_rate=99781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 20, Reservation_fails = 15
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 25
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 13, Reservation_fails = 21
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1060, Miss_rate = 0.190, Pending_hits = 80, Reservation_fails = 497
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 76, Reservation_fails = 303
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 75, Reservation_fails = 368
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 78, Reservation_fails = 273
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 60, Reservation_fails = 313
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 77, Reservation_fails = 302
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 76, Reservation_fails = 314
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 308
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 98, Reservation_fails = 257
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 98, Reservation_fails = 361
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 116, Reservation_fails = 295
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 122, Reservation_fails = 323
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 350
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 117, Reservation_fails = 323
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 108, Reservation_fails = 302
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 105, Reservation_fails = 270
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 21754
	L1D_total_cache_miss_rate = 0.2477
	L1D_total_cache_pending_hits = 1578
	L1D_total_cache_reservation_fails = 5243
	L1D_cache_data_port_util = 0.215
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1554
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4977
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 266
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 4459264
gpgpu_n_tot_w_icount = 139352
gpgpu_n_stall_shd_mem = 18993
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 16866
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16866
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38124	W0_Idle:314576	W0_Scoreboard:724613	W1:35704	W2:15986	W3:11069	W4:7158	W5:5027	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:17447
single_issue_nums: WS0:36275	WS1:34623	WS2:34371	WS3:34083	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 546 
max_icnt2mem_latency = 159 
maxmrqlatency = 7 
max_icnt2sh_latency = 32 
averagemflatency = 274 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4907 	16 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23656 	7078 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27413 	3056 	558 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28921 	1575 	383 	147 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729      6251      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233      6254      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744      9542      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739      6241      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5734      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006      6247      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 52.000000 56.000000 92.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 68.000000 68.000000 68.000000 56.000000 24.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 68.000000 63.000000 48.000000 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 44.000000 52.000000 64.000000 60.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 44.000000 60.000000 60.000000 28.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 52.000000 80.000000 88.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 76.000000 72.000000 44.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 84.000000 36.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 88.000000 64.000000 80.000000 84.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 96.000000 48.000000 64.000000 63.000000 12.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 96.000000 64.000000 64.000000 52.000000  8.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 52.000000 76.000000 64.000000 80.000000 36.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 40.000000 72.000000 52.000000 68.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 48.000000 60.000000 76.000000 60.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 84.000000 76.000000 32.000000 76.000000 28.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 68.000000 83.000000 68.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of bytes read:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2016      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2016       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2656      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159616
Bmin_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes accessed:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2016      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2016       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2656      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159616
min_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         22        21        18        18       202       282    none      none      none      none      none      none      none      none      none      none  
dram[1]:         21        21        18        18       192       221    none      none      none      none      none      none      none      none      none      none  
dram[2]:         21        20        17        19       182       265    none      none      none      none      none      none      none      none      none      none  
dram[3]:         20        22        18        18       153       253    none      none      none      none      none      none      none      none      none      none  
dram[4]:         20        20        18        17       307       268    none      none      none      none      none      none      none      none      none      none  
dram[5]:         21        19        18        18       136       184    none      none      none      none      none      none      none      none      none      none  
dram[6]:         21        20        18        18       230       117    none      none      none      none      none      none      none      none      none      none  
dram[7]:         21        21        17        19       186       163    none      none      none      none      none      none      none      none      none      none  
dram[8]:         21        22        18        19       350       143    none      none      none      none      none      none      none      none      none      none  
dram[9]:         21        23        19        17       192       178    none      none      none      none      none      none      none      none      none      none  
dram[10]:         21        20        17        17       338       154    none      none      none      none      none      none      none      none      none      none  
dram[11]:         23        21        18        18       170       246    none      none      none      none      none      none      none      none      none      none  
dram[12]:         21        20        17        19       225       199    none      none      none      none      none      none      none      none      none      none  
dram[13]:         21        22        18        19       162       128    none      none      none      none      none      none      none      none      none      none  
dram[14]:         21        20        18        18       210       361    none      none      none      none      none      none      none      none      none      none  
dram[15]:         21        23        18        18       248       135    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       539       533       528       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        538       533       534       519       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        535       545       536       535       441       446         0         0         0         0         0         0         0         0         0         0
dram[3]:        546       540       534       534       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        545       541       534       541       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        535       537       534       529       440       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        525       521       541       534       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        530       534       541       534       443       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        542       535       531       521       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        535       537       534       520       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        540       535       521       523       436       451         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       538       537       540       436       456         0         0         0         0         0         0         0         0         0         0
dram[12]:        534       540       535       528       436       443         0         0         0         0         0         0         0         0         0         0
dram[13]:        545       532       535       538       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        538       540       534       527       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        539       541       528       540       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484907 n_act=6 n_pre=0 n_ref_event=0 n_req=308 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006348
n_activity=4365 dram_eff=0.07056
bk0: 52a 485199i bk1: 56a 485193i bk2: 92a 485187i bk3: 56a 485195i bk4: 36a 485187i bk5: 16a 485190i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006250
Bank_Level_Parallism_Col = 1.006329
Bank_Level_Parallism_Ready = 1.003247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006329 

BW Util details:
bwutil = 0.000635 
total_CMD = 485221 
util_bw = 308 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 484741 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484907 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 308 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000635 
Either_Row_CoL_Bus_Util = 0.000647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000152508
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484891 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006677
n_activity=4661 dram_eff=0.06951
bk0: 68a 485199i bk1: 68a 485199i bk2: 68a 485190i bk3: 56a 485193i bk4: 24a 485199i bk5: 40a 485181i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004107
Bank_Level_Parallism_Col = 1.004158
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004158 

BW Util details:
bwutil = 0.000668 
total_CMD = 485221 
util_bw = 324 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 484734 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484891 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000668 
Either_Row_CoL_Bus_Util = 0.000680 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000173117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484944 n_act=6 n_pre=0 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005585
n_activity=3834 dram_eff=0.07068
bk0: 40a 485199i bk1: 68a 485196i bk2: 63a 485199i bk3: 48a 485199i bk4: 28a 485193i bk5: 24a 485190i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977860
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000559 
total_CMD = 485221 
util_bw = 271 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 484800 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484944 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 271 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000559 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000191665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484955 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005358
n_activity=3702 dram_eff=0.07023
bk0: 44a 485193i bk1: 52a 485196i bk2: 64a 485196i bk3: 60a 485198i bk4: 24a 485181i bk5: 16a 485190i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.049628
Bank_Level_Parallism_Ready = 1.003846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049628 

BW Util details:
bwutil = 0.000536 
total_CMD = 485221 
util_bw = 260 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 484813 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484955 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000368904
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484939 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005688
n_activity=3961 dram_eff=0.06968
bk0: 48a 485198i bk1: 44a 485199i bk2: 60a 485199i bk3: 60a 485199i bk4: 28a 485193i bk5: 36a 485190i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 485221 
util_bw = 276 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 484797 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484939 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000581 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.65585e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484859 n_act=6 n_pre=0 n_ref_event=0 n_req=356 n_rd=356 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007337
n_activity=4904 dram_eff=0.07259
bk0: 64a 485184i bk1: 52a 485192i bk2: 80a 485190i bk3: 88a 485181i bk4: 40a 485196i bk5: 32a 485199i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983146
Row_Buffer_Locality_read = 0.983146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005587
Bank_Level_Parallism_Col = 1.005650
Bank_Level_Parallism_Ready = 1.008427
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005650 

BW Util details:
bwutil = 0.000734 
total_CMD = 485221 
util_bw = 356 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 484684 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484859 
Read = 356 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 356 
total_req = 356 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 356 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000734 
Either_Row_CoL_Bus_Util = 0.000746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.06092e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484915 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006183
n_activity=4378 dram_eff=0.06852
bk0: 76a 485190i bk1: 72a 485199i bk2: 44a 485199i bk3: 56a 485196i bk4: 36a 485193i bk5: 16a 485180i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002137
Bank_Level_Parallism_Col = 1.002164
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002164 

BW Util details:
bwutil = 0.000618 
total_CMD = 485221 
util_bw = 300 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 484753 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484915 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000618 
Either_Row_CoL_Bus_Util = 0.000631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000478133
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484895 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006595
n_activity=4709 dram_eff=0.06795
bk0: 64a 485189i bk1: 84a 485186i bk2: 36a 485199i bk3: 48a 485199i bk4: 48a 485193i bk5: 40a 485192i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002053
Bank_Level_Parallism_Col = 1.002079
Bank_Level_Parallism_Ready = 1.003125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002079 

BW Util details:
bwutil = 0.000659 
total_CMD = 485221 
util_bw = 320 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 484734 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484895 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000659 
Either_Row_CoL_Bus_Util = 0.000672 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000199909
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484843 n_act=6 n_pre=0 n_ref_event=0 n_req=372 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007667
n_activity=4780 dram_eff=0.07782
bk0: 88a 485192i bk1: 64a 485199i bk2: 80a 485190i bk3: 84a 485185i bk4: 28a 485193i bk5: 28a 485180i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025688
Bank_Level_Parallism_Col = 1.025974
Bank_Level_Parallism_Ready = 1.005376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025974 

BW Util details:
bwutil = 0.000767 
total_CMD = 485221 
util_bw = 372 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 484676 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484843 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 372 
total_req = 372 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 372 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000767 
Either_Row_CoL_Bus_Util = 0.000779 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000181361
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484900 n_act=6 n_pre=0 n_ref_event=0 n_req=315 n_rd=315 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006492
n_activity=4481 dram_eff=0.0703
bk0: 96a 485187i bk1: 48a 485199i bk2: 64a 485199i bk3: 63a 485193i bk4: 12a 485199i bk5: 32a 485178i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012500
Bank_Level_Parallism_Col = 1.010526
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010526 

BW Util details:
bwutil = 0.000649 
total_CMD = 485221 
util_bw = 315 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 484741 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484900 
Read = 315 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 315 
total_req = 315 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 315 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000649 
Either_Row_CoL_Bus_Util = 0.000662 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00015663
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484899 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006512
n_activity=4475 dram_eff=0.07061
bk0: 96a 485199i bk1: 64a 485196i bk2: 64a 485191i bk3: 52a 485199i bk4: 8a 485193i bk5: 32a 485190i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002114
Bank_Level_Parallism_Col = 1.002141
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002141 

BW Util details:
bwutil = 0.000651 
total_CMD = 485221 
util_bw = 316 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 484748 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484899 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000651 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000115411
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484867 n_act=6 n_pre=0 n_ref_event=0 n_req=348 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007172
n_activity=4873 dram_eff=0.07141
bk0: 52a 485199i bk1: 76a 485199i bk2: 64a 485199i bk3: 80a 485199i bk4: 36a 485188i bk5: 40a 485162i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005714
Bank_Level_Parallism_Col = 1.005780
Bank_Level_Parallism_Ready = 1.002874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005780 

BW Util details:
bwutil = 0.000717 
total_CMD = 485221 
util_bw = 348 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 484696 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484867 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 348 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000717 
Either_Row_CoL_Bus_Util = 0.000730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000234944
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484923 n_act=6 n_pre=0 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006018
n_activity=4097 dram_eff=0.07127
bk0: 40a 485187i bk1: 72a 485196i bk2: 52a 485190i bk3: 68a 485196i bk4: 32a 485199i bk5: 28a 485188i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979452
Row_Buffer_Locality_read = 0.979452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006536
Bank_Level_Parallism_Col = 1.006623
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006623 

BW Util details:
bwutil = 0.000602 
total_CMD = 485221 
util_bw = 292 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 484762 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484923 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 292 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000602 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000251432
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484916 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006162
n_activity=4335 dram_eff=0.06897
bk0: 48a 485196i bk1: 60a 485181i bk2: 76a 485190i bk3: 60a 485196i bk4: 28a 485199i bk5: 27a 485166i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000616 
total_CMD = 485221 
util_bw = 299 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 484724 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484916 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000616 
Either_Row_CoL_Bus_Util = 0.000629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000445158
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484903 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000643
n_activity=4473 dram_eff=0.06975
bk0: 84a 485198i bk1: 76a 485189i bk2: 32a 485199i bk3: 76a 485190i bk4: 28a 485193i bk5: 16a 485169i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006036
Bank_Level_Parallism_Col = 1.006110
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006110 

BW Util details:
bwutil = 0.000643 
total_CMD = 485221 
util_bw = 312 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 484724 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484903 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000643 
Either_Row_CoL_Bus_Util = 0.000655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000249371
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=485221 n_nop=484896 n_act=6 n_pre=0 n_ref_event=0 n_req=319 n_rd=319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006574
n_activity=4524 dram_eff=0.07051
bk0: 64a 485181i bk1: 68a 485189i bk2: 83a 485195i bk3: 68a 485189i bk4: 12a 485193i bk5: 24a 485190i bk6: 0a 485221i bk7: 0a 485221i bk8: 0a 485221i bk9: 0a 485221i bk10: 0a 485221i bk11: 0a 485221i bk12: 0a 485221i bk13: 0a 485221i bk14: 0a 485221i bk15: 0a 485221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981191
Row_Buffer_Locality_read = 0.981191
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001972
Bank_Level_Parallism_Col = 1.001996
Bank_Level_Parallism_Ready = 1.003135
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001996 

BW Util details:
bwutil = 0.000657 
total_CMD = 485221 
util_bw = 319 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 484714 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 485221 
n_nop = 484896 
Read = 319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 319 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 319 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000657 
Either_Row_CoL_Bus_Util = 0.000670 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.09138e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 109581
Req_Network_injected_packets_per_cycle =       0.2831 
Req_Network_conflicts_per_cycle =       0.0373
Req_Network_conflicts_per_cycle_util =       0.3274
Req_Bank_Level_Parallism =       2.4885
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0187
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0088

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 109581
Reply_Network_injected_packets_per_cycle =        0.2831
Reply_Network_conflicts_per_cycle =        0.0485
Reply_Network_conflicts_per_cycle_util =       0.4092
Reply_Bank_Level_Parallism =       2.3907
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 99781 (inst/sec)
gpgpu_simulation_rate = 9961 (cycle/sec)
gpgpu_silicon_slowdown = 113643x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
kernel_stream_id = 0
gpu_sim_cycle = 8648
gpu_sim_insn = 64165
gpu_ipc =       7.4196
gpu_tot_sim_cycle = 118229
gpu_tot_sim_insn = 1161761
gpu_tot_ipc =       9.8264
gpu_tot_issued_cta = 104
gpu_occupancy = 20.4515% 
gpu_tot_occupancy = 20.3580% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1555
partiton_level_parallism_total  =       0.2738
partiton_level_parallism_util =       2.4815
partiton_level_parallism_util_total  =       2.4882
L2_BW  =       5.6338 GB/Sec
L2_BW_total  =       9.9184 GB/Sec
gpu_total_sim_rate=96813

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 25, Reservation_fails = 15
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 28
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 21
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1060, Miss_rate = 0.190, Pending_hits = 80, Reservation_fails = 497
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 76, Reservation_fails = 303
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 75, Reservation_fails = 368
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 78, Reservation_fails = 273
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 60, Reservation_fails = 313
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 77, Reservation_fails = 302
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 76, Reservation_fails = 314
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 308
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 98, Reservation_fails = 257
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 98, Reservation_fails = 361
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 116, Reservation_fails = 295
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 122, Reservation_fails = 323
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 350
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 117, Reservation_fails = 323
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 108, Reservation_fails = 302
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 105, Reservation_fails = 270
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 22989
	L1D_total_cache_miss_rate = 0.2548
	L1D_total_cache_pending_hits = 1626
	L1D_total_cache_reservation_fails = 5246
	L1D_cache_data_port_util = 0.201
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1602
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4980
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 266
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 4955680
gpgpu_n_tot_w_icount = 154865
gpgpu_n_stall_shd_mem = 19225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17098
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17098
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46100	W0_Idle:328770	W0_Scoreboard:798137	W1:39878	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:18873
single_issue_nums: WS0:40544	WS1:38877	WS2:38062	WS3:37382	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 546 
max_icnt2mem_latency = 159 
maxmrqlatency = 7 
max_icnt2sh_latency = 32 
averagemflatency = 272 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4910 	16 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24998 	7081 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28758 	3056 	558 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30266 	1575 	383 	147 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729      6251      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233      6254      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744      9542      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739      6241      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5734      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006      6247      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 52.000000 56.000000 92.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 68.000000 68.000000 68.000000 56.000000 24.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 68.000000 64.000000 48.000000 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 44.000000 52.000000 64.000000 60.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 44.000000 60.000000 60.000000 28.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 52.000000 80.000000 88.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 76.000000 72.000000 44.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 84.000000 36.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 88.000000 64.000000 80.000000 84.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 96.000000 48.000000 64.000000 64.000000 12.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 96.000000 64.000000 64.000000 52.000000  8.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 52.000000 76.000000 64.000000 80.000000 36.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 40.000000 72.000000 52.000000 68.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 48.000000 60.000000 76.000000 60.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 84.000000 76.000000 32.000000 76.000000 28.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 68.000000 84.000000 68.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of bytes read:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2048      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2048       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2688      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes accessed:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2048      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2048       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2688      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        22        19        19       205       302    none      none      none      none      none      none      none      none      none      none  
dram[1]:         22        22        18        18       194       224    none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22        18        19       186       267    none      none      none      none      none      none      none      none      none      none  
dram[3]:         21        23        19        18       168       260    none      none      none      none      none      none      none      none      none      none  
dram[4]:         21        21        19        18       312       270    none      none      none      none      none      none      none      none      none      none  
dram[5]:         22        21        19        19       137       201    none      none      none      none      none      none      none      none      none      none  
dram[6]:         22        21        19        18       238       124    none      none      none      none      none      none      none      none      none      none  
dram[7]:         22        22        17        20       197       174    none      none      none      none      none      none      none      none      none      none  
dram[8]:         23        23        19        20       352       152    none      none      none      none      none      none      none      none      none      none  
dram[9]:         22        24        19        18       216       182    none      none      none      none      none      none      none      none      none      none  
dram[10]:         22        21        18        17       338       163    none      none      none      none      none      none      none      none      none      none  
dram[11]:         25        22        19        19       172       246    none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        21        18        19       239       205    none      none      none      none      none      none      none      none      none      none  
dram[13]:         22        24        19        19       171       134    none      none      none      none      none      none      none      none      none      none  
dram[14]:         23        22        19        18       222       372    none      none      none      none      none      none      none      none      none      none  
dram[15]:         23        24        19        19       248       137    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       539       533       528       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        538       533       534       519       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        535       545       536       535       441       446         0         0         0         0         0         0         0         0         0         0
dram[3]:        546       540       534       534       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        545       541       534       541       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        535       537       534       529       440       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        525       521       541       534       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        530       534       541       534       443       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        542       535       531       521       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        535       537       534       520       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        540       535       521       523       436       451         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       538       537       540       436       456         0         0         0         0         0         0         0         0         0         0
dram[12]:        534       540       535       528       436       443         0         0         0         0         0         0         0         0         0         0
dram[13]:        545       532       535       538       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        538       540       534       527       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        539       541       528       540       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523201 n_act=6 n_pre=0 n_ref_event=0 n_req=308 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005883
n_activity=4365 dram_eff=0.07056
bk0: 52a 523493i bk1: 56a 523487i bk2: 92a 523481i bk3: 56a 523489i bk4: 36a 523481i bk5: 16a 523484i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006250
Bank_Level_Parallism_Col = 1.006329
Bank_Level_Parallism_Ready = 1.003247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006329 

BW Util details:
bwutil = 0.000588 
total_CMD = 523515 
util_bw = 308 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 523035 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523201 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 308 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000141352
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523185 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006189
n_activity=4661 dram_eff=0.06951
bk0: 68a 523493i bk1: 68a 523493i bk2: 68a 523484i bk3: 56a 523487i bk4: 24a 523493i bk5: 40a 523475i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004107
Bank_Level_Parallism_Col = 1.004158
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004158 

BW Util details:
bwutil = 0.000619 
total_CMD = 523515 
util_bw = 324 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 523028 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523185 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.000630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000160454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523237 n_act=6 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005196
n_activity=3855 dram_eff=0.07056
bk0: 40a 523493i bk1: 68a 523490i bk2: 64a 523493i bk3: 48a 523493i bk4: 28a 523487i bk5: 24a 523484i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977941
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000520 
total_CMD = 523515 
util_bw = 272 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 523093 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523237 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000520 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000177645
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523249 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004966
n_activity=3702 dram_eff=0.07023
bk0: 44a 523487i bk1: 52a 523490i bk2: 64a 523490i bk3: 60a 523492i bk4: 24a 523475i bk5: 16a 523484i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.049628
Bank_Level_Parallism_Ready = 1.003846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049628 

BW Util details:
bwutil = 0.000497 
total_CMD = 523515 
util_bw = 260 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 523107 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523249 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00034192
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523233 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005272
n_activity=3961 dram_eff=0.06968
bk0: 48a 523492i bk1: 44a 523493i bk2: 60a 523493i bk3: 60a 523493i bk4: 28a 523487i bk5: 36a 523484i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000527 
total_CMD = 523515 
util_bw = 276 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 523091 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523233 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.02269e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523153 n_act=6 n_pre=0 n_ref_event=0 n_req=356 n_rd=356 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00068
n_activity=4904 dram_eff=0.07259
bk0: 64a 523478i bk1: 52a 523486i bk2: 80a 523484i bk3: 88a 523475i bk4: 40a 523490i bk5: 32a 523493i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983146
Row_Buffer_Locality_read = 0.983146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005587
Bank_Level_Parallism_Col = 1.005650
Bank_Level_Parallism_Ready = 1.008427
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005650 

BW Util details:
bwutil = 0.000680 
total_CMD = 523515 
util_bw = 356 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 522978 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523153 
Read = 356 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 356 
total_req = 356 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 356 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000680 
Either_Row_CoL_Bus_Util = 0.000691 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.91016e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523209 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000573
n_activity=4378 dram_eff=0.06852
bk0: 76a 523484i bk1: 72a 523493i bk2: 44a 523493i bk3: 56a 523490i bk4: 36a 523487i bk5: 16a 523474i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002137
Bank_Level_Parallism_Col = 1.002164
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002164 

BW Util details:
bwutil = 0.000573 
total_CMD = 523515 
util_bw = 300 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 523047 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523209 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000585 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000443158
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523189 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006113
n_activity=4709 dram_eff=0.06795
bk0: 64a 523483i bk1: 84a 523480i bk2: 36a 523493i bk3: 48a 523493i bk4: 48a 523487i bk5: 40a 523486i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002053
Bank_Level_Parallism_Col = 1.002079
Bank_Level_Parallism_Ready = 1.003125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002079 

BW Util details:
bwutil = 0.000611 
total_CMD = 523515 
util_bw = 320 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 523028 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523189 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185286
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523137 n_act=6 n_pre=0 n_ref_event=0 n_req=372 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007106
n_activity=4780 dram_eff=0.07782
bk0: 88a 523486i bk1: 64a 523493i bk2: 80a 523484i bk3: 84a 523479i bk4: 28a 523487i bk5: 28a 523474i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025688
Bank_Level_Parallism_Col = 1.025974
Bank_Level_Parallism_Ready = 1.005376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025974 

BW Util details:
bwutil = 0.000711 
total_CMD = 523515 
util_bw = 372 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 522970 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523137 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 372 
total_req = 372 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 372 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000711 
Either_Row_CoL_Bus_Util = 0.000722 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000168095
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523193 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006036
n_activity=4502 dram_eff=0.07019
bk0: 96a 523481i bk1: 48a 523493i bk2: 64a 523493i bk3: 64a 523487i bk4: 12a 523493i bk5: 32a 523472i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012474
Bank_Level_Parallism_Col = 1.010504
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010504 

BW Util details:
bwutil = 0.000604 
total_CMD = 523515 
util_bw = 316 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 523034 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523193 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000604 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000145173
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523193 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006036
n_activity=4475 dram_eff=0.07061
bk0: 96a 523493i bk1: 64a 523490i bk2: 64a 523485i bk3: 52a 523493i bk4: 8a 523487i bk5: 32a 523484i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002114
Bank_Level_Parallism_Col = 1.002141
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002141 

BW Util details:
bwutil = 0.000604 
total_CMD = 523515 
util_bw = 316 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 523042 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523193 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000604 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000106969
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523161 n_act=6 n_pre=0 n_ref_event=0 n_req=348 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006647
n_activity=4873 dram_eff=0.07141
bk0: 52a 523493i bk1: 76a 523493i bk2: 64a 523493i bk3: 80a 523493i bk4: 36a 523482i bk5: 40a 523456i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005714
Bank_Level_Parallism_Col = 1.005780
Bank_Level_Parallism_Ready = 1.002874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005780 

BW Util details:
bwutil = 0.000665 
total_CMD = 523515 
util_bw = 348 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 522990 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523161 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 348 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000665 
Either_Row_CoL_Bus_Util = 0.000676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000217759
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523217 n_act=6 n_pre=0 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005578
n_activity=4097 dram_eff=0.07127
bk0: 40a 523481i bk1: 72a 523490i bk2: 52a 523484i bk3: 68a 523490i bk4: 32a 523493i bk5: 28a 523482i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979452
Row_Buffer_Locality_read = 0.979452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006536
Bank_Level_Parallism_Col = 1.006623
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006623 

BW Util details:
bwutil = 0.000558 
total_CMD = 523515 
util_bw = 292 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 523056 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523217 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 292 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000558 
Either_Row_CoL_Bus_Util = 0.000569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00023304
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523210 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005711
n_activity=4335 dram_eff=0.06897
bk0: 48a 523490i bk1: 60a 523475i bk2: 76a 523484i bk3: 60a 523490i bk4: 28a 523493i bk5: 27a 523460i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000571 
total_CMD = 523515 
util_bw = 299 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 523018 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523210 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000571 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000412596
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523197 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000596
n_activity=4473 dram_eff=0.06975
bk0: 84a 523492i bk1: 76a 523483i bk2: 32a 523493i bk3: 76a 523484i bk4: 28a 523487i bk5: 16a 523463i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006036
Bank_Level_Parallism_Col = 1.006110
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006110 

BW Util details:
bwutil = 0.000596 
total_CMD = 523515 
util_bw = 312 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 523018 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523197 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00023113
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523515 n_nop=523189 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006113
n_activity=4545 dram_eff=0.07041
bk0: 64a 523475i bk1: 68a 523483i bk2: 84a 523489i bk3: 68a 523483i bk4: 12a 523487i bk5: 24a 523484i bk6: 0a 523515i bk7: 0a 523515i bk8: 0a 523515i bk9: 0a 523515i bk10: 0a 523515i bk11: 0a 523515i bk12: 0a 523515i bk13: 0a 523515i bk14: 0a 523515i bk15: 0a 523515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001969
Bank_Level_Parallism_Col = 1.001992
Bank_Level_Parallism_Ready = 1.003125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001992 

BW Util details:
bwutil = 0.000611 
total_CMD = 523515 
util_bw = 320 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 523007 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523515 
n_nop = 523189 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.86525e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 118229
Req_Network_injected_packets_per_cycle =       0.2738 
Req_Network_conflicts_per_cycle =       0.0356
Req_Network_conflicts_per_cycle_util =       0.3233
Req_Bank_Level_Parallism =       2.4882
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0175
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0086

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 118229
Reply_Network_injected_packets_per_cycle =        0.2738
Reply_Network_conflicts_per_cycle =        0.0449
Reply_Network_conflicts_per_cycle_util =       0.3928
Reply_Bank_Level_Parallism =       2.3944
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0030
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0060
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 96813 (inst/sec)
gpgpu_simulation_rate = 9852 (cycle/sec)
gpgpu_silicon_slowdown = 114900x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
kernel_stream_id = 0
gpu_sim_cycle = 5579
gpu_sim_insn = 49174
gpu_ipc =       8.8141
gpu_tot_sim_cycle = 123808
gpu_tot_sim_insn = 1210935
gpu_tot_ipc =       9.7807
gpu_tot_issued_cta = 112
gpu_occupancy = 27.5093% 
gpu_tot_occupancy = 20.4252% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0244
partiton_level_parallism_total  =       0.2626
partiton_level_parallism_util =       3.1628
partiton_level_parallism_util_total  =       2.4905
L2_BW  =       0.8830 GB/Sec
L2_BW_total  =       9.5113 GB/Sec
gpu_total_sim_rate=100911

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 25, Reservation_fails = 15
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 28
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 21
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1076, Miss_rate = 0.193, Pending_hits = 80, Reservation_fails = 497
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 76, Reservation_fails = 303
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 75, Reservation_fails = 368
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 78, Reservation_fails = 273
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 60, Reservation_fails = 313
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 77, Reservation_fails = 302
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 76, Reservation_fails = 314
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 308
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 98, Reservation_fails = 257
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 98, Reservation_fails = 361
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 116, Reservation_fails = 295
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 122, Reservation_fails = 323
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 350
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 117, Reservation_fails = 323
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 108, Reservation_fails = 302
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 105, Reservation_fails = 270
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 23123
	L1D_total_cache_miss_rate = 0.2559
	L1D_total_cache_pending_hits = 1626
	L1D_total_cache_reservation_fails = 5246
	L1D_cache_data_port_util = 0.199
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1602
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4980
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 266
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5009696
gpgpu_n_tot_w_icount = 156553
gpgpu_n_stall_shd_mem = 19225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17098
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17098
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46691	W0_Idle:331054	W0_Scoreboard:806158	W1:39902	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:20407
single_issue_nums: WS0:40960	WS1:39305	WS2:38490	WS3:37798	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 546 
max_icnt2mem_latency = 159 
maxmrqlatency = 7 
max_icnt2sh_latency = 32 
averagemflatency = 272 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4910 	16 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25134 	7081 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28894 	3056 	558 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30402 	1575 	383 	147 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729      6251      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233      6254      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744      9542      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739      6241      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5734      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006      6247      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 52.000000 56.000000 92.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 68.000000 68.000000 68.000000 56.000000 24.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 68.000000 64.000000 48.000000 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 44.000000 52.000000 64.000000 60.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 44.000000 60.000000 60.000000 28.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 52.000000 80.000000 88.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 76.000000 72.000000 44.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 84.000000 36.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 88.000000 64.000000 80.000000 84.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 96.000000 48.000000 64.000000 64.000000 12.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 96.000000 64.000000 64.000000 52.000000  8.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 52.000000 76.000000 64.000000 80.000000 36.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 40.000000 72.000000 52.000000 68.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 48.000000 60.000000 76.000000 60.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 84.000000 76.000000 32.000000 76.000000 28.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 68.000000 84.000000 68.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of bytes read:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2048      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2048       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2688      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes accessed:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2048      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2048       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2688      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        22        19        19       207       304    none      none      none      none      none      none      none      none      none      none  
dram[1]:         22        22        18        18       195       225    none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22        18        19       187       270    none      none      none      none      none      none      none      none      none      none  
dram[3]:         21        23        19        18       168       262    none      none      none      none      none      none      none      none      none      none  
dram[4]:         21        21        19        18       315       272    none      none      none      none      none      none      none      none      none      none  
dram[5]:         22        21        19        19       137       201    none      none      none      none      none      none      none      none      none      none  
dram[6]:         22        21        19        18       239       124    none      none      none      none      none      none      none      none      none      none  
dram[7]:         22        22        17        20       198       174    none      none      none      none      none      none      none      none      none      none  
dram[8]:         23        23        19        20       354       152    none      none      none      none      none      none      none      none      none      none  
dram[9]:         22        24        19        18       217       183    none      none      none      none      none      none      none      none      none      none  
dram[10]:         22        21        18        17       342       163    none      none      none      none      none      none      none      none      none      none  
dram[11]:         25        22        19        19       173       248    none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        21        18        19       240       206    none      none      none      none      none      none      none      none      none      none  
dram[13]:         22        24        19        19       171       134    none      none      none      none      none      none      none      none      none      none  
dram[14]:         23        22        19        18       223       376    none      none      none      none      none      none      none      none      none      none  
dram[15]:         23        24        19        19       250       137    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       539       533       528       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        538       533       534       519       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        535       545       536       535       441       446         0         0         0         0         0         0         0         0         0         0
dram[3]:        546       540       534       534       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        545       541       534       541       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        535       537       534       529       440       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        525       521       541       534       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        530       534       541       534       443       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        542       535       531       521       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        535       537       534       520       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        540       535       521       523       436       451         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       538       537       540       436       456         0         0         0         0         0         0         0         0         0         0
dram[12]:        534       540       535       528       436       443         0         0         0         0         0         0         0         0         0         0
dram[13]:        545       532       535       538       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        538       540       534       527       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        539       541       528       540       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547905 n_act=6 n_pre=0 n_ref_event=0 n_req=308 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005618
n_activity=4365 dram_eff=0.07056
bk0: 52a 548197i bk1: 56a 548191i bk2: 92a 548185i bk3: 56a 548193i bk4: 36a 548185i bk5: 16a 548188i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006250
Bank_Level_Parallism_Col = 1.006329
Bank_Level_Parallism_Ready = 1.003247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006329 

BW Util details:
bwutil = 0.000562 
total_CMD = 548219 
util_bw = 308 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 547739 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547905 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 308 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000573 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000134983
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547889 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000591
n_activity=4661 dram_eff=0.06951
bk0: 68a 548197i bk1: 68a 548197i bk2: 68a 548188i bk3: 56a 548191i bk4: 24a 548197i bk5: 40a 548179i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004107
Bank_Level_Parallism_Col = 1.004158
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004158 

BW Util details:
bwutil = 0.000591 
total_CMD = 548219 
util_bw = 324 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 547732 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547889 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000153223
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547941 n_act=6 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004962
n_activity=3855 dram_eff=0.07056
bk0: 40a 548197i bk1: 68a 548194i bk2: 64a 548197i bk3: 48a 548197i bk4: 28a 548191i bk5: 24a 548188i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977941
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000496 
total_CMD = 548219 
util_bw = 272 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 547797 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547941 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00016964
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547953 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004743
n_activity=3702 dram_eff=0.07023
bk0: 44a 548191i bk1: 52a 548194i bk2: 64a 548194i bk3: 60a 548196i bk4: 24a 548179i bk5: 16a 548188i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.049628
Bank_Level_Parallism_Ready = 1.003846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049628 

BW Util details:
bwutil = 0.000474 
total_CMD = 548219 
util_bw = 260 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 547811 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547953 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000485 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000326512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547937 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005034
n_activity=3961 dram_eff=0.06968
bk0: 48a 548196i bk1: 44a 548197i bk2: 60a 548197i bk3: 60a 548197i bk4: 28a 548191i bk5: 36a 548188i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000503 
total_CMD = 548219 
util_bw = 276 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 547795 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547937 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000503 
Either_Row_CoL_Bus_Util = 0.000514 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.66117e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547857 n_act=6 n_pre=0 n_ref_event=0 n_req=356 n_rd=356 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006494
n_activity=4904 dram_eff=0.07259
bk0: 64a 548182i bk1: 52a 548190i bk2: 80a 548188i bk3: 88a 548179i bk4: 40a 548194i bk5: 32a 548197i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983146
Row_Buffer_Locality_read = 0.983146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005587
Bank_Level_Parallism_Col = 1.005650
Bank_Level_Parallism_Ready = 1.008427
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005650 

BW Util details:
bwutil = 0.000649 
total_CMD = 548219 
util_bw = 356 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 547682 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547857 
Read = 356 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 356 
total_req = 356 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 356 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000649 
Either_Row_CoL_Bus_Util = 0.000660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.82409e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547913 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005472
n_activity=4378 dram_eff=0.06852
bk0: 76a 548188i bk1: 72a 548197i bk2: 44a 548197i bk3: 56a 548194i bk4: 36a 548191i bk5: 16a 548178i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002137
Bank_Level_Parallism_Col = 1.002164
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002164 

BW Util details:
bwutil = 0.000547 
total_CMD = 548219 
util_bw = 300 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 547751 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547913 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000547 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000423189
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547893 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005837
n_activity=4709 dram_eff=0.06795
bk0: 64a 548187i bk1: 84a 548184i bk2: 36a 548197i bk3: 48a 548197i bk4: 48a 548191i bk5: 40a 548190i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002053
Bank_Level_Parallism_Col = 1.002079
Bank_Level_Parallism_Ready = 1.003125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002079 

BW Util details:
bwutil = 0.000584 
total_CMD = 548219 
util_bw = 320 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 547732 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547893 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000595 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000176937
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547841 n_act=6 n_pre=0 n_ref_event=0 n_req=372 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006786
n_activity=4780 dram_eff=0.07782
bk0: 88a 548190i bk1: 64a 548197i bk2: 80a 548188i bk3: 84a 548183i bk4: 28a 548191i bk5: 28a 548178i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025688
Bank_Level_Parallism_Col = 1.025974
Bank_Level_Parallism_Ready = 1.005376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025974 

BW Util details:
bwutil = 0.000679 
total_CMD = 548219 
util_bw = 372 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 547674 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547841 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 372 
total_req = 372 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 372 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000679 
Either_Row_CoL_Bus_Util = 0.000690 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00016052
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547897 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005764
n_activity=4502 dram_eff=0.07019
bk0: 96a 548185i bk1: 48a 548197i bk2: 64a 548197i bk3: 64a 548191i bk4: 12a 548197i bk5: 32a 548176i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012474
Bank_Level_Parallism_Col = 1.010504
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010504 

BW Util details:
bwutil = 0.000576 
total_CMD = 548219 
util_bw = 316 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 547738 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547897 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000576 
Either_Row_CoL_Bus_Util = 0.000587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000138631
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547897 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005764
n_activity=4475 dram_eff=0.07061
bk0: 96a 548197i bk1: 64a 548194i bk2: 64a 548189i bk3: 52a 548197i bk4: 8a 548191i bk5: 32a 548188i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002114
Bank_Level_Parallism_Col = 1.002141
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002141 

BW Util details:
bwutil = 0.000576 
total_CMD = 548219 
util_bw = 316 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 547746 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547897 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000576 
Either_Row_CoL_Bus_Util = 0.000587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102149
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547865 n_act=6 n_pre=0 n_ref_event=0 n_req=348 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006348
n_activity=4873 dram_eff=0.07141
bk0: 52a 548197i bk1: 76a 548197i bk2: 64a 548197i bk3: 80a 548197i bk4: 36a 548186i bk5: 40a 548160i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005714
Bank_Level_Parallism_Col = 1.005780
Bank_Level_Parallism_Ready = 1.002874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005780 

BW Util details:
bwutil = 0.000635 
total_CMD = 548219 
util_bw = 348 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 547694 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547865 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 348 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000635 
Either_Row_CoL_Bus_Util = 0.000646 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000207946
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547921 n_act=6 n_pre=0 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005326
n_activity=4097 dram_eff=0.07127
bk0: 40a 548185i bk1: 72a 548194i bk2: 52a 548188i bk3: 68a 548194i bk4: 32a 548197i bk5: 28a 548186i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979452
Row_Buffer_Locality_read = 0.979452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006536
Bank_Level_Parallism_Col = 1.006623
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006623 

BW Util details:
bwutil = 0.000533 
total_CMD = 548219 
util_bw = 292 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 547760 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547921 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 292 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000222539
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547914 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005454
n_activity=4335 dram_eff=0.06897
bk0: 48a 548194i bk1: 60a 548179i bk2: 76a 548188i bk3: 60a 548194i bk4: 28a 548197i bk5: 27a 548164i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000545 
total_CMD = 548219 
util_bw = 299 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 547722 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547914 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000545 
Either_Row_CoL_Bus_Util = 0.000556 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000394003
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547901 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005691
n_activity=4473 dram_eff=0.06975
bk0: 84a 548196i bk1: 76a 548187i bk2: 32a 548197i bk3: 76a 548188i bk4: 28a 548191i bk5: 16a 548167i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006036
Bank_Level_Parallism_Col = 1.006110
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006110 

BW Util details:
bwutil = 0.000569 
total_CMD = 548219 
util_bw = 312 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 547722 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547901 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000220715
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=548219 n_nop=547893 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005837
n_activity=4545 dram_eff=0.07041
bk0: 64a 548179i bk1: 68a 548187i bk2: 84a 548193i bk3: 68a 548187i bk4: 12a 548191i bk5: 24a 548188i bk6: 0a 548219i bk7: 0a 548219i bk8: 0a 548219i bk9: 0a 548219i bk10: 0a 548219i bk11: 0a 548219i bk12: 0a 548219i bk13: 0a 548219i bk14: 0a 548219i bk15: 0a 548219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001969
Bank_Level_Parallism_Col = 1.001992
Bank_Level_Parallism_Ready = 1.003125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001992 

BW Util details:
bwutil = 0.000584 
total_CMD = 548219 
util_bw = 320 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 547711 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 548219 
n_nop = 547893 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000595 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.73613e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 123808
Req_Network_injected_packets_per_cycle =       0.2626 
Req_Network_conflicts_per_cycle =       0.0342
Req_Network_conflicts_per_cycle_util =       0.3243
Req_Bank_Level_Parallism =       2.4905
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0168
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0082

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 123808
Reply_Network_injected_packets_per_cycle =        0.2626
Reply_Network_conflicts_per_cycle =        0.0429
Reply_Network_conflicts_per_cycle_util =       0.3916
Reply_Bank_Level_Parallism =       2.3968
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0029
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0057
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 100911 (inst/sec)
gpgpu_simulation_rate = 10317 (cycle/sec)
gpgpu_silicon_slowdown = 109721x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
kernel_stream_id = 0
gpu_sim_cycle = 6496
gpu_sim_insn = 49218
gpu_ipc =       7.5767
gpu_tot_sim_cycle = 130304
gpu_tot_sim_insn = 1260153
gpu_tot_ipc =       9.6709
gpu_tot_issued_cta = 120
gpu_occupancy = 19.2069% 
gpu_tot_occupancy = 20.4085% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0211
partiton_level_parallism_total  =       0.2505
partiton_level_parallism_util =       4.4194
partiton_level_parallism_util_total  =       2.4950
L2_BW  =       0.7640 GB/Sec
L2_BW_total  =       9.0752 GB/Sec
gpu_total_sim_rate=96934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 25, Reservation_fails = 15
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 28
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 21
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1076, Miss_rate = 0.193, Pending_hits = 80, Reservation_fails = 497
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 76, Reservation_fails = 303
	L1D_cache_core[20]: Access = 5675, Miss = 1110, Miss_rate = 0.196, Pending_hits = 75, Reservation_fails = 368
	L1D_cache_core[21]: Access = 4856, Miss = 992, Miss_rate = 0.204, Pending_hits = 78, Reservation_fails = 273
	L1D_cache_core[22]: Access = 5011, Miss = 1017, Miss_rate = 0.203, Pending_hits = 60, Reservation_fails = 313
	L1D_cache_core[23]: Access = 5140, Miss = 1043, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 302
	L1D_cache_core[24]: Access = 4702, Miss = 988, Miss_rate = 0.210, Pending_hits = 76, Reservation_fails = 314
	L1D_cache_core[25]: Access = 4875, Miss = 1017, Miss_rate = 0.209, Pending_hits = 81, Reservation_fails = 308
	L1D_cache_core[26]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 98, Reservation_fails = 257
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 98, Reservation_fails = 361
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 116, Reservation_fails = 295
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 122, Reservation_fails = 323
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 350
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 117, Reservation_fails = 323
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 108, Reservation_fails = 302
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 105, Reservation_fails = 270
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 23258
	L1D_total_cache_miss_rate = 0.2570
	L1D_total_cache_pending_hits = 1626
	L1D_total_cache_reservation_fails = 5246
	L1D_cache_data_port_util = 0.196
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1602
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4980
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 266
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5066304
gpgpu_n_tot_w_icount = 158322
gpgpu_n_stall_shd_mem = 19225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17098
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17098
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47350	W0_Idle:337389	W0_Scoreboard:815940	W1:39970	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:21941
single_issue_nums: WS0:41376	WS1:39761	WS2:38971	WS3:38214	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 546 
max_icnt2mem_latency = 159 
maxmrqlatency = 7 
max_icnt2sh_latency = 32 
averagemflatency = 272 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4910 	16 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25271 	7081 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29031 	3056 	558 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30539 	1575 	383 	147 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729      6251      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233      6254      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744      9542      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739      6241      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5734      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006      6247      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 52.000000 56.000000 92.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 68.000000 68.000000 68.000000 56.000000 24.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 68.000000 64.000000 48.000000 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 44.000000 52.000000 64.000000 60.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 44.000000 60.000000 60.000000 28.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 52.000000 80.000000 88.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 76.000000 72.000000 44.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 84.000000 36.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 88.000000 64.000000 80.000000 84.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 96.000000 48.000000 64.000000 64.000000 12.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 96.000000 64.000000 64.000000 52.000000  8.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 52.000000 76.000000 64.000000 80.000000 36.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 40.000000 72.000000 52.000000 68.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 48.000000 60.000000 76.000000 60.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 84.000000 76.000000 32.000000 76.000000 28.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 68.000000 84.000000 68.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of bytes read:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2048      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2048       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2688      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes accessed:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2048      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2048       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2688      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        22        19        19       209       304    none      none      none      none      none      none      none      none      none      none  
dram[1]:         22        22        18        18       197       225    none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22        18        19       189       272    none      none      none      none      none      none      none      none      none      none  
dram[3]:         21        23        19        18       170       262    none      none      none      none      none      none      none      none      none      none  
dram[4]:         21        21        19        18       315       273    none      none      none      none      none      none      none      none      none      none  
dram[5]:         22        21        19        19       138       201    none      none      none      none      none      none      none      none      none      none  
dram[6]:         22        21        19        18       241       127    none      none      none      none      none      none      none      none      none      none  
dram[7]:         22        22        17        20       199       175    none      none      none      none      none      none      none      none      none      none  
dram[8]:         23        23        19        20       355       154    none      none      none      none      none      none      none      none      none      none  
dram[9]:         22        24        19        18       217       184    none      none      none      none      none      none      none      none      none      none  
dram[10]:         22        21        18        17       342       164    none      none      none      none      none      none      none      none      none      none  
dram[11]:         25        22        19        19       173       248    none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        21        18        19       241       207    none      none      none      none      none      none      none      none      none      none  
dram[13]:         22        24        19        19       171       137    none      none      none      none      none      none      none      none      none      none  
dram[14]:         23        22        19        18       224       378    none      none      none      none      none      none      none      none      none      none  
dram[15]:         23        24        19        19       250       138    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       539       533       528       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        538       533       534       519       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        535       545       536       535       441       446         0         0         0         0         0         0         0         0         0         0
dram[3]:        546       540       534       534       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        545       541       534       541       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        535       537       534       529       440       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        525       521       541       534       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        530       534       541       534       443       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        542       535       531       521       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        535       537       534       520       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        540       535       521       523       436       451         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       538       537       540       436       456         0         0         0         0         0         0         0         0         0         0
dram[12]:        534       540       535       528       436       443         0         0         0         0         0         0         0         0         0         0
dram[13]:        545       532       535       538       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        538       540       534       527       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        539       541       528       540       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576669 n_act=6 n_pre=0 n_ref_event=0 n_req=308 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005338
n_activity=4365 dram_eff=0.07056
bk0: 52a 576961i bk1: 56a 576955i bk2: 92a 576949i bk3: 56a 576957i bk4: 36a 576949i bk5: 16a 576952i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006250
Bank_Level_Parallism_Col = 1.006329
Bank_Level_Parallism_Ready = 1.003247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006329 

BW Util details:
bwutil = 0.000534 
total_CMD = 576983 
util_bw = 308 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 576503 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576669 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 308 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000534 
Either_Row_CoL_Bus_Util = 0.000544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000128253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576653 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005615
n_activity=4661 dram_eff=0.06951
bk0: 68a 576961i bk1: 68a 576961i bk2: 68a 576952i bk3: 56a 576955i bk4: 24a 576961i bk5: 40a 576943i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004107
Bank_Level_Parallism_Col = 1.004158
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004158 

BW Util details:
bwutil = 0.000562 
total_CMD = 576983 
util_bw = 324 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 576496 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576653 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000145585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576705 n_act=6 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004714
n_activity=3855 dram_eff=0.07056
bk0: 40a 576961i bk1: 68a 576958i bk2: 64a 576961i bk3: 48a 576961i bk4: 28a 576955i bk5: 24a 576952i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977941
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000471 
total_CMD = 576983 
util_bw = 272 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 576561 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576705 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000482 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161183
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576717 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004506
n_activity=3702 dram_eff=0.07023
bk0: 44a 576955i bk1: 52a 576958i bk2: 64a 576958i bk3: 60a 576960i bk4: 24a 576943i bk5: 16a 576952i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.049628
Bank_Level_Parallism_Ready = 1.003846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049628 

BW Util details:
bwutil = 0.000451 
total_CMD = 576983 
util_bw = 260 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 576575 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576717 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000310234
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576701 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004784
n_activity=3961 dram_eff=0.06968
bk0: 48a 576960i bk1: 44a 576961i bk2: 60a 576961i bk3: 60a 576961i bk4: 28a 576955i bk5: 36a 576952i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000478 
total_CMD = 576983 
util_bw = 276 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 576559 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576701 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.27924e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576621 n_act=6 n_pre=0 n_ref_event=0 n_req=356 n_rd=356 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000617
n_activity=4904 dram_eff=0.07259
bk0: 64a 576946i bk1: 52a 576954i bk2: 80a 576952i bk3: 88a 576943i bk4: 40a 576958i bk5: 32a 576961i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983146
Row_Buffer_Locality_read = 0.983146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005587
Bank_Level_Parallism_Col = 1.005650
Bank_Level_Parallism_Ready = 1.008427
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005650 

BW Util details:
bwutil = 0.000617 
total_CMD = 576983 
util_bw = 356 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 576446 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576621 
Read = 356 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 356 
total_req = 356 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 356 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.000627 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.73315e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576677 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005199
n_activity=4378 dram_eff=0.06852
bk0: 76a 576952i bk1: 72a 576961i bk2: 44a 576961i bk3: 56a 576958i bk4: 36a 576955i bk5: 16a 576942i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002137
Bank_Level_Parallism_Col = 1.002164
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002164 

BW Util details:
bwutil = 0.000520 
total_CMD = 576983 
util_bw = 300 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 576515 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576677 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000520 
Either_Row_CoL_Bus_Util = 0.000530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000402092
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576657 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005546
n_activity=4709 dram_eff=0.06795
bk0: 64a 576951i bk1: 84a 576948i bk2: 36a 576961i bk3: 48a 576961i bk4: 48a 576955i bk5: 40a 576954i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002053
Bank_Level_Parallism_Col = 1.002079
Bank_Level_Parallism_Ready = 1.003125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002079 

BW Util details:
bwutil = 0.000555 
total_CMD = 576983 
util_bw = 320 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 576496 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576657 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000555 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000168116
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576605 n_act=6 n_pre=0 n_ref_event=0 n_req=372 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006447
n_activity=4780 dram_eff=0.07782
bk0: 88a 576954i bk1: 64a 576961i bk2: 80a 576952i bk3: 84a 576947i bk4: 28a 576955i bk5: 28a 576942i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025688
Bank_Level_Parallism_Col = 1.025974
Bank_Level_Parallism_Ready = 1.005376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025974 

BW Util details:
bwutil = 0.000645 
total_CMD = 576983 
util_bw = 372 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 576438 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576605 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 372 
total_req = 372 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 372 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000152517
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576661 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005477
n_activity=4502 dram_eff=0.07019
bk0: 96a 576949i bk1: 48a 576961i bk2: 64a 576961i bk3: 64a 576955i bk4: 12a 576961i bk5: 32a 576940i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012474
Bank_Level_Parallism_Col = 1.010504
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010504 

BW Util details:
bwutil = 0.000548 
total_CMD = 576983 
util_bw = 316 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 576502 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576661 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000548 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00013172
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576661 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005477
n_activity=4475 dram_eff=0.07061
bk0: 96a 576961i bk1: 64a 576958i bk2: 64a 576953i bk3: 52a 576961i bk4: 8a 576955i bk5: 32a 576952i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002114
Bank_Level_Parallism_Col = 1.002141
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002141 

BW Util details:
bwutil = 0.000548 
total_CMD = 576983 
util_bw = 316 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 576510 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576661 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000548 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.70566e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576629 n_act=6 n_pre=0 n_ref_event=0 n_req=348 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006031
n_activity=4873 dram_eff=0.07141
bk0: 52a 576961i bk1: 76a 576961i bk2: 64a 576961i bk3: 80a 576961i bk4: 36a 576950i bk5: 40a 576924i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005714
Bank_Level_Parallism_Col = 1.005780
Bank_Level_Parallism_Ready = 1.002874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005780 

BW Util details:
bwutil = 0.000603 
total_CMD = 576983 
util_bw = 348 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 576458 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576629 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 348 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000197579
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576685 n_act=6 n_pre=0 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005061
n_activity=4097 dram_eff=0.07127
bk0: 40a 576949i bk1: 72a 576958i bk2: 52a 576952i bk3: 68a 576958i bk4: 32a 576961i bk5: 28a 576950i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979452
Row_Buffer_Locality_read = 0.979452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006536
Bank_Level_Parallism_Col = 1.006623
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006623 

BW Util details:
bwutil = 0.000506 
total_CMD = 576983 
util_bw = 292 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 576524 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576685 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 292 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000211445
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576678 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005182
n_activity=4335 dram_eff=0.06897
bk0: 48a 576958i bk1: 60a 576943i bk2: 76a 576952i bk3: 60a 576958i bk4: 28a 576961i bk5: 27a 576928i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000518 
total_CMD = 576983 
util_bw = 299 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 576486 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576678 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000518 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000374361
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576665 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005407
n_activity=4473 dram_eff=0.06975
bk0: 84a 576960i bk1: 76a 576951i bk2: 32a 576961i bk3: 76a 576952i bk4: 28a 576955i bk5: 16a 576931i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006036
Bank_Level_Parallism_Col = 1.006110
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006110 

BW Util details:
bwutil = 0.000541 
total_CMD = 576983 
util_bw = 312 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 576486 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576665 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000541 
Either_Row_CoL_Bus_Util = 0.000551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000209712
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=576983 n_nop=576657 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005546
n_activity=4545 dram_eff=0.07041
bk0: 64a 576943i bk1: 68a 576951i bk2: 84a 576957i bk3: 68a 576951i bk4: 12a 576955i bk5: 24a 576952i bk6: 0a 576983i bk7: 0a 576983i bk8: 0a 576983i bk9: 0a 576983i bk10: 0a 576983i bk11: 0a 576983i bk12: 0a 576983i bk13: 0a 576983i bk14: 0a 576983i bk15: 0a 576983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001969
Bank_Level_Parallism_Col = 1.001992
Bank_Level_Parallism_Ready = 1.003125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001992 

BW Util details:
bwutil = 0.000555 
total_CMD = 576983 
util_bw = 320 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 576475 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 576983 
n_nop = 576657 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000555 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.59973e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 130304
Req_Network_injected_packets_per_cycle =       0.2505 
Req_Network_conflicts_per_cycle =       0.0326
Req_Network_conflicts_per_cycle_util =       0.3245
Req_Bank_Level_Parallism =       2.4950
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0160
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0078

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 130304
Reply_Network_injected_packets_per_cycle =        0.2505
Reply_Network_conflicts_per_cycle =        0.0408
Reply_Network_conflicts_per_cycle_util =       0.3907
Reply_Bank_Level_Parallism =       2.4014
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0028
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0054
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 96934 (inst/sec)
gpgpu_simulation_rate = 10023 (cycle/sec)
gpgpu_silicon_slowdown = 112940x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
kernel_stream_id = 0
gpu_sim_cycle = 5333
gpu_sim_insn = 49152
gpu_ipc =       9.2166
gpu_tot_sim_cycle = 135637
gpu_tot_sim_insn = 1309305
gpu_tot_ipc =       9.6530
gpu_tot_issued_cta = 128
gpu_occupancy = 32.4059% 
gpu_tot_occupancy = 20.5010% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0240
partiton_level_parallism_total  =       0.2416
partiton_level_parallism_util =       4.1290
partiton_level_parallism_util_total  =       2.4989
L2_BW  =       0.8694 GB/Sec
L2_BW_total  =       8.7525 GB/Sec
gpu_total_sim_rate=100715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 23
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 25, Reservation_fails = 15
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 28
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 21
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1076, Miss_rate = 0.193, Pending_hits = 80, Reservation_fails = 497
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 76, Reservation_fails = 303
	L1D_cache_core[20]: Access = 5675, Miss = 1110, Miss_rate = 0.196, Pending_hits = 75, Reservation_fails = 368
	L1D_cache_core[21]: Access = 4856, Miss = 992, Miss_rate = 0.204, Pending_hits = 78, Reservation_fails = 273
	L1D_cache_core[22]: Access = 5011, Miss = 1017, Miss_rate = 0.203, Pending_hits = 60, Reservation_fails = 313
	L1D_cache_core[23]: Access = 5140, Miss = 1043, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 302
	L1D_cache_core[24]: Access = 4702, Miss = 988, Miss_rate = 0.210, Pending_hits = 76, Reservation_fails = 314
	L1D_cache_core[25]: Access = 4875, Miss = 1017, Miss_rate = 0.209, Pending_hits = 81, Reservation_fails = 308
	L1D_cache_core[26]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 148, Miss = 100, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 128, Miss = 90, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 148, Miss = 100, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 140, Miss = 96, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 299, Miss = 168, Miss_rate = 0.562, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 533, Miss = 267, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3637, Miss = 895, Miss_rate = 0.246, Pending_hits = 98, Reservation_fails = 257
	L1D_cache_core[35]: Access = 3682, Miss = 918, Miss_rate = 0.249, Pending_hits = 98, Reservation_fails = 361
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 116, Reservation_fails = 295
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 122, Reservation_fails = 323
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 350
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 117, Reservation_fails = 323
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 108, Reservation_fails = 302
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 105, Reservation_fails = 270
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 23386
	L1D_total_cache_miss_rate = 0.2580
	L1D_total_cache_pending_hits = 1626
	L1D_total_cache_reservation_fails = 5246
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1602
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4980
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 266
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5119552
gpgpu_n_tot_w_icount = 159986
gpgpu_n_stall_shd_mem = 19225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17098
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17098
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47956	W0_Idle:337709	W0_Scoreboard:823906	W1:39970	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:23477
single_issue_nums: WS0:41792	WS1:40177	WS2:39387	WS3:38630	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 546 
max_icnt2mem_latency = 159 
maxmrqlatency = 7 
max_icnt2sh_latency = 32 
averagemflatency = 272 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4910 	16 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25399 	7081 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29159 	3056 	558 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30667 	1575 	383 	147 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5743      5729      6251      6259      5488      5496         0         0         0         0         0         0         0         0         0         0 
dram[1]:      7767      6233      6254      6245      5488      5490         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5749      5738      6259      6234      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5739      5738      6253      6245      5480      5496         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5740      5755      7447      6233      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5742      5752      6253      6247      5488     10319         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5729      6247      6229      6240      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5751      5744      9542      6235      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5752      5739      6241      6234      5480      5494         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5741      5744      6248      6244     11530      5490         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5955      5751      6262      6255      5480      5497         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5743      5730      7450      6256      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5734      5749      6257      6247      5488      5494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5752      5731      6239      6249      9648      5490         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5729      5750      9006      6247      5480      5490         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6459      5740      6248      6245      5488      5494         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 52.000000 56.000000 92.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 68.000000 68.000000 68.000000 56.000000 24.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 68.000000 64.000000 48.000000 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 44.000000 52.000000 64.000000 60.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 44.000000 60.000000 60.000000 28.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 52.000000 80.000000 88.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 76.000000 72.000000 44.000000 56.000000 36.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 84.000000 36.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 88.000000 64.000000 80.000000 84.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 96.000000 48.000000 64.000000 64.000000 12.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 96.000000 64.000000 64.000000 52.000000  8.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 52.000000 76.000000 64.000000 80.000000 36.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 40.000000 72.000000 52.000000 68.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 48.000000 60.000000 76.000000 60.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 84.000000 76.000000 32.000000 76.000000 28.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 68.000000 84.000000 68.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of bytes read:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2048      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2048       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2688      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes accessed:
dram[0]:      1664      1792      2944      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      2176      2176      1792       768      1280         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280      2176      2048      1536       896       768         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1408      1664      2048      1920       768       512         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1408      1920      1920       896      1152         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2048      1664      2560      2816      1280      1024         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2432      2304      1408      1792      1152       512         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      2688      1152      1536      1536      1280         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2816      2048      2560      2688       896       896         0         0         0         0         0         0         0         0         0         0 
dram[9]:      3072      1536      2048      2048       384      1024         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3072      2048      2048      1664       256      1024         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      2432      2048      2560      1152      1280         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304      1664      2176      1024       896         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1536      1920      2432      1920       896       864         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      2432      1024      2432       896       512         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2048      2176      2688      2176       384       768         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 11904/8320 = 1.43
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        22        19        19       210       306    none      none      none      none      none      none      none      none      none      none  
dram[1]:         22        22        18        18       198       227    none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22        18        19       190       274    none      none      none      none      none      none      none      none      none      none  
dram[3]:         21        23        19        18       170       264    none      none      none      none      none      none      none      none      none      none  
dram[4]:         21        21        19        18       318       275    none      none      none      none      none      none      none      none      none      none  
dram[5]:         22        21        19        19       138       201    none      none      none      none      none      none      none      none      none      none  
dram[6]:         22        21        19        18       242       127    none      none      none      none      none      none      none      none      none      none  
dram[7]:         22        22        17        20       200       175    none      none      none      none      none      none      none      none      none      none  
dram[8]:         23        23        19        20       356       154    none      none      none      none      none      none      none      none      none      none  
dram[9]:         22        24        19        18       217       185    none      none      none      none      none      none      none      none      none      none  
dram[10]:         22        21        18        17       345       164    none      none      none      none      none      none      none      none      none      none  
dram[11]:         25        22        19        19       174       250    none      none      none      none      none      none      none      none      none      none  
dram[12]:         23        21        18        19       242       208    none      none      none      none      none      none      none      none      none      none  
dram[13]:         22        24        19        19       171       137    none      none      none      none      none      none      none      none      none      none  
dram[14]:         23        22        19        18       225       381    none      none      none      none      none      none      none      none      none      none  
dram[15]:         23        24        19        19       253       138    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       539       533       528       442       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        538       533       534       519       436       440         0         0         0         0         0         0         0         0         0         0
dram[2]:        535       545       536       535       441       446         0         0         0         0         0         0         0         0         0         0
dram[3]:        546       540       534       534       439       436         0         0         0         0         0         0         0         0         0         0
dram[4]:        545       541       534       541       449       449         0         0         0         0         0         0         0         0         0         0
dram[5]:        535       537       534       529       440       436         0         0         0         0         0         0         0         0         0         0
dram[6]:        525       521       541       534       436       441         0         0         0         0         0         0         0         0         0         0
dram[7]:        530       534       541       534       443       442         0         0         0         0         0         0         0         0         0         0
dram[8]:        542       535       531       521       436       440         0         0         0         0         0         0         0         0         0         0
dram[9]:        535       537       534       520       436       440         0         0         0         0         0         0         0         0         0         0
dram[10]:        540       535       521       523       436       451         0         0         0         0         0         0         0         0         0         0
dram[11]:        538       538       537       540       436       456         0         0         0         0         0         0         0         0         0         0
dram[12]:        534       540       535       528       436       443         0         0         0         0         0         0         0         0         0         0
dram[13]:        545       532       535       538       436       442         0         0         0         0         0         0         0         0         0         0
dram[14]:        538       540       534       527       436       441         0         0         0         0         0         0         0         0         0         0
dram[15]:        539       541       528       540       437       437         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600284 n_act=6 n_pre=0 n_ref_event=0 n_req=308 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005128
n_activity=4365 dram_eff=0.07056
bk0: 52a 600576i bk1: 56a 600570i bk2: 92a 600564i bk3: 56a 600572i bk4: 36a 600564i bk5: 16a 600567i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006250
Bank_Level_Parallism_Col = 1.006329
Bank_Level_Parallism_Ready = 1.003247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006329 

BW Util details:
bwutil = 0.000513 
total_CMD = 600598 
util_bw = 308 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 600118 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600284 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 308 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000123211
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600268 n_act=6 n_pre=0 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005395
n_activity=4661 dram_eff=0.06951
bk0: 68a 600576i bk1: 68a 600576i bk2: 68a 600567i bk3: 56a 600570i bk4: 24a 600576i bk5: 40a 600558i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004107
Bank_Level_Parallism_Col = 1.004158
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004158 

BW Util details:
bwutil = 0.000539 
total_CMD = 600598 
util_bw = 324 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 600111 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600268 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 324 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000539 
Either_Row_CoL_Bus_Util = 0.000549 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000139861
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600320 n_act=6 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004529
n_activity=3855 dram_eff=0.07056
bk0: 40a 600576i bk1: 68a 600573i bk2: 64a 600576i bk3: 48a 600576i bk4: 28a 600570i bk5: 24a 600567i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977941
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000453 
total_CMD = 600598 
util_bw = 272 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 600176 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600320 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000154846
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600332 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004329
n_activity=3702 dram_eff=0.07023
bk0: 44a 600570i bk1: 52a 600573i bk2: 64a 600573i bk3: 60a 600575i bk4: 24a 600558i bk5: 16a 600567i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.049628
Bank_Level_Parallism_Ready = 1.003846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049628 

BW Util details:
bwutil = 0.000433 
total_CMD = 600598 
util_bw = 260 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 600190 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600332 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000433 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000298036
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600316 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004595
n_activity=3961 dram_eff=0.06968
bk0: 48a 600575i bk1: 44a 600576i bk2: 60a 600576i bk3: 60a 600576i bk4: 28a 600570i bk5: 36a 600567i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 600598 
util_bw = 276 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 600174 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600316 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.99303e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600236 n_act=6 n_pre=0 n_ref_event=0 n_req=356 n_rd=356 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005927
n_activity=4904 dram_eff=0.07259
bk0: 64a 600561i bk1: 52a 600569i bk2: 80a 600567i bk3: 88a 600558i bk4: 40a 600573i bk5: 32a 600576i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983146
Row_Buffer_Locality_read = 0.983146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005587
Bank_Level_Parallism_Col = 1.005650
Bank_Level_Parallism_Ready = 1.008427
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005650 

BW Util details:
bwutil = 0.000593 
total_CMD = 600598 
util_bw = 356 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 600061 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600236 
Read = 356 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 356 
total_req = 356 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 356 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.000603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.66501e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600292 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004995
n_activity=4378 dram_eff=0.06852
bk0: 76a 600567i bk1: 72a 600576i bk2: 44a 600576i bk3: 56a 600573i bk4: 36a 600570i bk5: 16a 600557i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002137
Bank_Level_Parallism_Col = 1.002164
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002164 

BW Util details:
bwutil = 0.000500 
total_CMD = 600598 
util_bw = 300 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 600130 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600292 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.000509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000386282
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600272 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005328
n_activity=4709 dram_eff=0.06795
bk0: 64a 600566i bk1: 84a 600563i bk2: 36a 600576i bk3: 48a 600576i bk4: 48a 600570i bk5: 40a 600569i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002053
Bank_Level_Parallism_Col = 1.002079
Bank_Level_Parallism_Ready = 1.003125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002079 

BW Util details:
bwutil = 0.000533 
total_CMD = 600598 
util_bw = 320 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 600111 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600272 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161506
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600220 n_act=6 n_pre=0 n_ref_event=0 n_req=372 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006194
n_activity=4780 dram_eff=0.07782
bk0: 88a 600569i bk1: 64a 600576i bk2: 80a 600567i bk3: 84a 600562i bk4: 28a 600570i bk5: 28a 600557i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025688
Bank_Level_Parallism_Col = 1.025974
Bank_Level_Parallism_Ready = 1.005376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025974 

BW Util details:
bwutil = 0.000619 
total_CMD = 600598 
util_bw = 372 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 600053 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600220 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 372 
total_req = 372 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 372 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.000629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000146521
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600276 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005261
n_activity=4502 dram_eff=0.07019
bk0: 96a 600564i bk1: 48a 600576i bk2: 64a 600576i bk3: 64a 600570i bk4: 12a 600576i bk5: 32a 600555i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012474
Bank_Level_Parallism_Col = 1.010504
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010504 

BW Util details:
bwutil = 0.000526 
total_CMD = 600598 
util_bw = 316 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 600117 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600276 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000526 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000126541
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600276 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005261
n_activity=4475 dram_eff=0.07061
bk0: 96a 600576i bk1: 64a 600573i bk2: 64a 600568i bk3: 52a 600576i bk4: 8a 600570i bk5: 32a 600567i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.981013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002114
Bank_Level_Parallism_Col = 1.002141
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002141 

BW Util details:
bwutil = 0.000526 
total_CMD = 600598 
util_bw = 316 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 600125 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600276 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000526 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.32404e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600244 n_act=6 n_pre=0 n_ref_event=0 n_req=348 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005794
n_activity=4873 dram_eff=0.07141
bk0: 52a 600576i bk1: 76a 600576i bk2: 64a 600576i bk3: 80a 600576i bk4: 36a 600565i bk5: 40a 600539i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005714
Bank_Level_Parallism_Col = 1.005780
Bank_Level_Parallism_Ready = 1.002874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005780 

BW Util details:
bwutil = 0.000579 
total_CMD = 600598 
util_bw = 348 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 600073 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600244 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 348 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000579 
Either_Row_CoL_Bus_Util = 0.000589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000189811
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600300 n_act=6 n_pre=0 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004862
n_activity=4097 dram_eff=0.07127
bk0: 40a 600564i bk1: 72a 600573i bk2: 52a 600567i bk3: 68a 600573i bk4: 32a 600576i bk5: 28a 600565i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979452
Row_Buffer_Locality_read = 0.979452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006536
Bank_Level_Parallism_Col = 1.006623
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006623 

BW Util details:
bwutil = 0.000486 
total_CMD = 600598 
util_bw = 292 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 600139 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600300 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 292 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000486 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000203131
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600293 n_act=6 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004978
n_activity=4335 dram_eff=0.06897
bk0: 48a 600573i bk1: 60a 600558i bk2: 76a 600567i bk3: 60a 600573i bk4: 28a 600576i bk5: 27a 600543i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979933
Row_Buffer_Locality_read = 0.979933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000498 
total_CMD = 600598 
util_bw = 299 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 600101 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600293 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 299 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000359642
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600280 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005195
n_activity=4473 dram_eff=0.06975
bk0: 84a 600575i bk1: 76a 600566i bk2: 32a 600576i bk3: 76a 600567i bk4: 28a 600570i bk5: 16a 600546i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006036
Bank_Level_Parallism_Col = 1.006110
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006110 

BW Util details:
bwutil = 0.000519 
total_CMD = 600598 
util_bw = 312 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 600101 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600280 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000201466
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=600598 n_nop=600272 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005328
n_activity=4545 dram_eff=0.07041
bk0: 64a 600558i bk1: 68a 600566i bk2: 84a 600572i bk3: 68a 600566i bk4: 12a 600570i bk5: 24a 600567i bk6: 0a 600598i bk7: 0a 600598i bk8: 0a 600598i bk9: 0a 600598i bk10: 0a 600598i bk11: 0a 600598i bk12: 0a 600598i bk13: 0a 600598i bk14: 0a 600598i bk15: 0a 600598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001969
Bank_Level_Parallism_Col = 1.001992
Bank_Level_Parallism_Ready = 1.003125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001992 

BW Util details:
bwutil = 0.000533 
total_CMD = 600598 
util_bw = 320 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 600090 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 600598 
n_nop = 600272 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.49751e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 135637
Req_Network_injected_packets_per_cycle =       0.2416 
Req_Network_conflicts_per_cycle =       0.0315
Req_Network_conflicts_per_cycle_util =       0.3263
Req_Bank_Level_Parallism =       2.4989
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0154
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0076

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 135637
Reply_Network_injected_packets_per_cycle =        0.2416
Reply_Network_conflicts_per_cycle =        0.0392
Reply_Network_conflicts_per_cycle_util =       0.3898
Reply_Bank_Level_Parallism =       2.4054
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0027
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0053
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 100715 (inst/sec)
gpgpu_simulation_rate = 10433 (cycle/sec)
gpgpu_silicon_slowdown = 108501x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

