# SPDX-FileCopyrightText: Â© 2024 Tiny Tapeout
# SPDX-License-Identifier: Apache-2.0

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles


@cocotb.test()
async def test_project(dut):
    dut._log.info("Start")

    # Set the clock period to 10 us (100 KHz)
    clock = Clock(dut.clk, 10, units="us")
    cocotb.start_soon(clock.start())

    # Reset
    dut._log.info("Reset")
    dut.ena.value = 1
    dut.ui_in.value = 0
    dut.uio_in.value = 0
    dut.rst_n.value = 0
    await ClockCycles(dut.clk, 10)
    dut.rst_n.value = 1

    dut._log.info("Test project behavior")

    # Set the input values you want to test
    dut.ui_in.value = 20
    dut.uio_in.value = 30

    # Wait for one clock cycle to see the output values
    await ClockCycles(dut.clk, 1)

    # The following assersion is just an example of how to check the output values.
    # Change it to match the actual expected output of your module:
    assert dut.uo_out.value == 50

    # Keep testing the module by changing the input values, waiting for
    # one or more clock cycles, and asserting the expected output values.
        # Test all combinations of ui_in and uio_in across 256 possible values
    max_val = 255  # Maximum sum value allowed
    a_vals = [i for i in range(max_val)]  # ui_in can range from 0 to 255
    b_vals = [j for j in range(max_val)]  # uio_in can also range from 0 to 255

    for i in range(len(a_vals)):
        for j in range(len(b_vals)):
            # Set the input values
            dut.ui_in.value = a_vals[i]
            dut.uio_in.value = b_vals[j]

            # Wait for one or more clock cycles to see the output values
            await ClockCycles(dut.clk, 20)  # Allow enough time for the DUT to process

            # Log the output and check the assertion
            dut._log.info(f"Test case ui_in={a_vals[i]}, uio_in={b_vals[j]} -> uo_out={dut.uo_out.value}")

            # Expected output logic (assuming sum modulo 256, replace as per DUT logic)
            # expected_uo_out = (a_vals[i] + b_vals[j]) % 256
            #Converting A and B into binary values
            binary_A = format(a_vals[i], '08b')
            binary_B = format(b_vals[j], '08b')
            
            #Show what A and B are as binary values
            dut._log.info(f"Value: {a_vals[i]} -> Binary: {binary_A}")
            dut._log.info(f"Value: {b_vals[j]} -> Binary: {binary_B}")
            
            #Extract the 8th and 7th bit of the binary number as select lines
            select_line_one = (a_vals[i] >> 7) & 1
            select_line_two = (a_vals[i] >> 6) & 1

            output_arr = []
            #Add the first 4 bits of the output
            for k in range(4):
                temporary = 0
                #If the select line is 0, take the bit number of A
                if select_line_one == 0:
                    temporary = (a_vals[i] >> k) & 1
                    output_arr.append(temporary)
                #If the select line is 0, take the bit number of B
                elif select_line_one == 1:
                    temporary = (b_vals[j] >> k) & 1
                    output_arr.append(temporary)
                else:
                    dut._log.info(f"Error in select line value")
                    continue
                
            #Add the first 4 bits of the output
            for v in range(4, 8):
                temporary = 0
                #If the select line is 0, take the bit number of A
                if select_line_two == 0:
                    temporary = (a_vals[i] >> v) & 1
                    output_arr.append(temporary)
                #If the select line is 0, take the bit number of B
                elif select_line_two == 1:
                    temporary = (b_vals[j] >> v) & 1
                    output_arr.append(temporary)
                else:
                    dut._log.info(f"Error in select line value")
                    continue
            #Check if the expected output has 8 bits
            assert len(output_arr) == 8, f"output_arr length mismatch: {output_arr}"
            dut._log.info(f"The expected output in binary is: {output_arr}")
            
            # Example: Combine 8 bits into a single 8-bit binary number
            expected_out = 0
            for f in range(8):
                expected_out |= output_arr[f] << (7 - f)  # Shift each bit into place

            # Assert the output matches the expected value
            assert int(dut.uo_out.value) == expected_out, (
                f"Test failed for ui_in={a_vals[i]}, uio_in={b_vals[j]}. Expected {expected_out}, "
                f"but got {dut.uo_out.value}")
            
            # Optionally log the test case result if the assertion passed
            dut._log.info(f"Test passed for ui_in={a_vals[i]}, uio_in={b_vals[j]} with uo_out={dut.uo_out.value}")
