{
  "topModuleName": "UART_tx",
  "exportedPorts": [
    {
      "type": "cond_pred",
      "signals": [
      {
        "name": "_cond_pred_UART_tx__M__UART_tx__S___T",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 134:20]"
      },
      {
        "name": "_cond_pred_UART_tx__M__UART_tx__S___T_1",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 141:37]"
      },
      {
        "name": "_cond_pred_UART_tx__M__UART_tx__S___T_2",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 134:20]"
      },
      {
        "name": "_cond_pred_UART_tx__M__UART_tx__S___T_3",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 151:40]"
      },
      {
        "name": "_cond_pred_UART_tx__M__UART_tx__S___T_4",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 134:20]"
      },
      {
        "name": "_cond_pred_UART_tx__M__UART_tx__S___T_5",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 163:40]"
      },
      {
        "name": "_cond_pred_UART_tx__M__UART_tx__S___T_6",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 168:43]"
      },
      {
        "name": "_cond_pred_UART_tx__M__UART_tx__S___T_7",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 134:20]"
      },
      {
        "name": "_cond_pred_UART_tx__M__UART_tx__S___T_8",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 182:40]"
      }
      ]
    },
    {
      "type": "register",
      "signals": [
      {
        "name": "_reg_signals_UART_tx__M__UART_tx__S__bitCnterReg",
        "type": "UInt<4>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 121:28]"
      },
      {
        "name": "_reg_signals_UART_tx__M__UART_tx__S__clkCnterReg",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 120:28]"
      },
      {
        "name": "_reg_signals_UART_tx__M__UART_tx__S__inDataReg",
        "type": "UInt<8>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 123:26]"
      },
      {
        "name": "_reg_signals_UART_tx__M__UART_tx__S__outDataReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 124:27]"
      },
      {
        "name": "_reg_signals_UART_tx__M__UART_tx__S__outTxBusyReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 125:29]"
      },
      {
        "name": "_reg_signals_UART_tx__M__UART_tx__S__outTxDoneReg",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 126:29]"
      },
      {
        "name": "_reg_signals_UART_tx__M__UART_tx__S__stateReg",
        "type": "UInt<2>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\Uart.scala 127:25]"
      }
      ]
    }
  ]
}