$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module sipoTest $end
   $var wire 32 8 WIDTH [31:0] $end
   $var wire 1 3 clk $end
   $var wire 1 4 data $end
   $var wire 1 5 reset $end
   $var wire 1 6 hold_value $end
   $var wire 8 * q [7:0] $end
   $scope module dut $end
    $var wire 32 8 WIDTH [31:0] $end
    $var wire 1 4 data_in $end
    $var wire 1 6 hold_value $end
    $var wire 1 5 reset $end
    $var wire 1 3 clk $end
    $var wire 8 * q [7:0] $end
    $scope module dff0 $end
     $var wire 1 7 d $end
     $var wire 1 3 clk $end
     $var wire 1 5 reset $end
     $var wire 1 + q $end
    $upscope $end
    $scope module genblk1[0] $end
     $scope module dff_inst $end
      $var wire 1 # d $end
      $var wire 1 3 clk $end
      $var wire 1 5 reset $end
      $var wire 1 , q $end
     $upscope $end
    $upscope $end
    $scope module genblk1[1] $end
     $scope module dff_inst $end
      $var wire 1 $ d $end
      $var wire 1 3 clk $end
      $var wire 1 5 reset $end
      $var wire 1 - q $end
     $upscope $end
    $upscope $end
    $scope module genblk1[2] $end
     $scope module dff_inst $end
      $var wire 1 % d $end
      $var wire 1 3 clk $end
      $var wire 1 5 reset $end
      $var wire 1 . q $end
     $upscope $end
    $upscope $end
    $scope module genblk1[3] $end
     $scope module dff_inst $end
      $var wire 1 & d $end
      $var wire 1 3 clk $end
      $var wire 1 5 reset $end
      $var wire 1 / q $end
     $upscope $end
    $upscope $end
    $scope module genblk1[4] $end
     $scope module dff_inst $end
      $var wire 1 ' d $end
      $var wire 1 3 clk $end
      $var wire 1 5 reset $end
      $var wire 1 0 q $end
     $upscope $end
    $upscope $end
    $scope module genblk1[5] $end
     $scope module dff_inst $end
      $var wire 1 ( d $end
      $var wire 1 3 clk $end
      $var wire 1 5 reset $end
      $var wire 1 1 q $end
     $upscope $end
    $upscope $end
    $scope module genblk1[6] $end
     $scope module dff_inst $end
      $var wire 1 ) d $end
      $var wire 1 3 clk $end
      $var wire 1 5 reset $end
      $var wire 1 2 q $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
b00000000 *
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
b00000000000000000000000000001000 8
#5000
1#
b00000001 *
1+
13
14
17
#10000
0#
1$
b00000010 *
0+
1,
03
04
07
#15000
0$
1%
b00000100 *
0,
1-
13
#20000
1#
0%
1&
b00001001 *
1+
0-
1.
03
14
17
#25000
1$
0&
1'
b00010011 *
1,
0.
1/
13
#30000
0#
1%
0'
1(
b00100110 *
0+
1-
0/
10
03
04
07
#35000
0$
1&
0(
1)
b01001100 *
0,
1.
00
11
13
#40000
1#
0%
1'
0)
b10011001 *
1+
0-
1/
01
12
03
14
17
#45000
0#
1%
0'
1)
13
16
#50000
0%
0&
0)
b00000000 *
0+
0.
0/
02
03
04
15
07
#55000
13
