#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri May 24 11:45:50 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_filter.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_filter.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_filter.v(line number: 1)] Analyzing module key_filter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_filter.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_uart.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_uart.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_uart.v(line number: 4)] Analyzing module key_uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_uart.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_data_gen.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_data_gen.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_data_gen.v(line number: 23)] Analyzing module uart_data_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_data_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_rx.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_rx.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_rx.v(line number: 24)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_top.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_top.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_top.v(line number: 24)] Analyzing module uart_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_tx.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_tx.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_tx.v(line number: 24)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_tx.v successfully.
I: Module "key_uart" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.361s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_uart.v(line number: 4)] Elaborating module key_uart
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_uart.v(line number: 34)] Elaborating instance key_filter_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_filter.v(line number: 1)] Elaborating module key_filter
I: Module instance {key_uart.key_filter_inst} parameter value:
    CNT_MAX = 20'b00000010011100001111
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/key_uart.v(line number: 53)] Elaborating instance uart_top_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_top.v(line number: 24)] Elaborating module uart_top
I: Module instance {key_uart.uart_top_inst} parameter value:
    BPS_NUM = 16'b0000000110110010
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_top.v(line number: 66)] Elaborating instance uart_data_gen
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_data_gen.v(line number: 23)] Elaborating module uart_data_gen
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_top.v(line number: 80)] Elaborating instance u_uart_tx
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_tx.v(line number: 24)] Elaborating module uart_tx
I: Module instance {key_uart.uart_top_inst.u_uart_tx} parameter value:
    BPS_NUM = 16'b0000000110110010
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_top.v(line number: 92)] Elaborating instance u_uart_rx
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_rx.v(line number: 24)] Elaborating module uart_rx
I: Module instance {key_uart.uart_top_inst.u_uart_rx} parameter value:
    BPS_NUM = 16'b0000000110110010
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (151.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.067s wall, 0.062s user + 0.016s system = 0.078s CPU (117.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM tx_state_fsm[2:0] inferred.
I: FSM rx_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.021s wall, 0.016s user + 0.016s system = 0.031s CPU (147.7%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (79.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Fri May 24 11:45:52 2024
Action compile: Peak memory pool usage is 136 MB
