
;; Function generateMap (generateMap, funcdef_no=4, decl_uid=5634, cgraph_uid=5, symbol_order=4)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 23 n_edges 32 count 60 (  2.6)


generateMap

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,22u} r12={6d} r13={4d,35u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,22u} r103={1d,21u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,7u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r174={1d,4u} r176={1d,4u} r178={1d,5u,1e} r179={1d,5u} r181={1d,1u} r183={1d,2u} r184={1d,1u} r185={1d,1u} 
;;    total ref usage 557{336d,218u,3e} in 196{193 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 26, 27, 28, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 279, 280, 281, 282, 283, 284, 285, 286, 287
;;  reg->defs[] map:	0[0,5] 1[6,11] 2[12,17] 3[18,21] 7[22,22] 12[23,28] 13[29,32] 14[33,36] 15[37,39] 16[40,43] 17[44,47] 18[48,51] 19[52,55] 20[56,59] 21[60,63] 22[64,67] 23[68,71] 24[72,75] 25[76,79] 26[80,83] 27[84,87] 28[88,91] 29[92,95] 30[96,99] 31[100,103] 48[104,106] 49[107,109] 50[110,112] 51[113,115] 52[116,118] 53[119,121] 54[122,124] 55[125,127] 56[128,130] 57[131,133] 58[134,136] 59[137,139] 60[140,142] 61[143,145] 62[146,148] 63[149,151] 64[152,154] 65[155,157] 66[158,160] 67[161,163] 68[164,166] 69[167,169] 70[170,172] 71[173,175] 72[176,178] 73[179,181] 74[182,184] 75[185,187] 76[188,190] 77[191,193] 78[194,196] 79[197,199] 80[200,202] 81[203,205] 82[206,208] 83[209,211] 84[212,214] 85[215,217] 86[218,220] 87[221,223] 88[224,226] 89[227,229] 90[230,232] 91[233,235] 92[236,238] 93[239,241] 94[242,244] 95[245,247] 96[248,250] 97[251,253] 98[254,256] 99[257,259] 100[260,273] 101[274,276] 102[277,277] 103[278,278] 104[279,281] 105[282,284] 106[285,287] 113[288,288] 118[289,289] 121[290,291] 124[292,294] 126[295,297] 127[298,299] 128[300,300] 129[301,301] 130[302,303] 131[304,304] 132[305,306] 135[307,308] 136[309,310] 137[311,312] 139[313,313] 147[314,314] 148[315,315] 151[316,316] 153[317,317] 154[318,318] 155[319,319] 156[320,320] 165[321,322] 166[323,324] 167[325,325] 168[326,326] 171[327,327] 174[328,328] 176[329,329] 178[330,330] 179[331,331] 181[332,332] 183[333,333] 184[334,334] 185[335,335] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d11(1){ }d17(2){ }d21(3){ }d22(7){ }d32(13){ }d36(14){ }d43(16){ }d47(17){ }d51(18){ }d55(19){ }d59(20){ }d63(21){ }d67(22){ }d71(23){ }d75(24){ }d79(25){ }d83(26){ }d87(27){ }d91(28){ }d95(29){ }d99(30){ }d103(31){ }d277(102){ }d278(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[5],1[11],2[17],3[21],7[22],13[32],14[36],16[43],17[47],18[51],19[55],20[59],21[63],22[67],23[71],24[75],25[79],26[83],27[87],28[91],29[95],30[99],31[103],102[277],103[278]
;; rd  kill	(97) 0[0,1,2,3,4,5],1[6,7,8,9,10,11],2[12,13,14,15,16,17],3[18,19,20,21],7[22],13[29,30,31,32],14[33,34,35,36],16[40,41,42,43],17[44,45,46,47],18[48,49,50,51],19[52,53,54,55],20[56,57,58,59],21[60,61,62,63],22[64,65,66,67],23[68,69,70,71],24[72,73,74,75],25[76,77,78,79],26[80,81,82,83],27[84,85,86,87],28[88,89,90,91],29[92,93,94,95],30[96,97,98,99],31[100,101,102,103],102[277],103[278]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[22],13[32],102[277],103[278]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d22(bb 0 insn -1) }u1(13){ d29(bb 2 insn 21) }u2(102){ d277(bb 0 insn -1) }u3(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 128 131 135 136 137 183 184 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 128 131 135 136 137 183 184 185
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[22],13[32],102[277],103[278]
;; rd  gen 	(10) 0[3],13[29],128[300],131[304],135[308],136[310],137[311],183[333],184[334],185[335]
;; rd  kill	(25) 0[0,1,2,3,4,5],13[29,30,31,32],14[33,34,35,36],128[300],131[304],135[307,308],136[309,310],137[311,312],183[333],184[334],185[335]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
;; rd  out 	(12) 7[22],13[29],102[277],103[278],128[300],131[304],135[308],136[310],137[311],183[333],184[334],185[335]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 2 8 4 5 6 )->[3]->( 4 20 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(7){ d22(bb 0 insn -1) }u21(13){ d29(bb 2 insn 21) }u22(102){ d277(bb 0 insn -1) }u23(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 130 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
;; live  gen 	 0 [r0] 100 [cc] 113 130 147 148
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(18) 7[22],13[29],102[277],103[278],128[300],130[302],131[304],135[307,308],136[309,310],137[311,312],178[330],179[331],183[333],184[334],185[335]
;; rd  gen 	(6) 0[2],100[269],113[288],130[302],147[314],148[315]
;; rd  kill	(29) 0[0,1,2,3,4,5],14[33,34,35,36],100[260,261,262,263,264,265,266,267,268,269,270,271,272,273],113[288],130[302,303],147[314],148[315]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 183 184 185
;; rd  out 	(16) 7[22],13[29],102[277],103[278],128[300],130[302],131[304],135[307,308],136[309,310],137[311,312],183[333],184[334],185[335]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 3 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u37(7){ d22(bb 0 insn -1) }u38(13){ d29(bb 2 insn 21) }u39(102){ d277(bb 0 insn -1) }u40(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 183
;; lr  def 	 100 [cc] 129 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 183 184 185
;; live  gen 	 100 [cc] 129 179
;; live  kill	
;; rd  in  	(21) 0[2],7[22],13[29],100[269],102[277],103[278],113[288],128[300],130[302],131[304],135[307,308],136[309,310],137[311,312],147[314],148[315],183[333],184[334],185[335]
;; rd  gen 	(3) 100[261],129[301],179[331]
;; rd  kill	(16) 100[260,261,262,263,264,265,266,267,268,269,270,271,272,273],129[301],179[331]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 179 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 179 183 184 185
;; rd  out 	(17) 7[22],13[29],102[277],103[278],128[300],130[302],131[304],135[307,308],136[309,310],137[311,312],179[331],183[333],184[334],185[335]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 4 )->[5]->( 3 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u51(7){ d22(bb 0 insn -1) }u52(13){ d29(bb 2 insn 21) }u53(102){ d277(bb 0 insn -1) }u54(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 184
;; lr  def 	 100 [cc] 118 151 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 135 136 137 179 183 184 185
;; live  gen 	 100 [cc] 118 151 178
;; live  kill	
;; rd  in  	(17) 7[22],13[29],102[277],103[278],128[300],130[302],131[304],135[307,308],136[309,310],137[311,312],179[331],183[333],184[334],185[335]
;; rd  gen 	(4) 100[268],118[289],151[316],178[330]
;; rd  kill	(17) 100[260,261,262,263,264,265,266,267,268,269,270,271,272,273],118[289],151[316],178[330]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
;; rd  out 	(17) 7[22],13[29],102[277],103[278],128[300],131[304],135[307,308],136[309,310],137[311,312],178[330],179[331],183[333],184[334],185[335]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 5 )->[6]->( 3 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u63(7){ d22(bb 0 insn -1) }u64(13){ d29(bb 2 insn 21) }u65(102){ d277(bb 0 insn -1) }u66(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(17) 7[22],13[29],102[277],103[278],128[300],131[304],135[307,308],136[309,310],137[311,312],178[330],179[331],183[333],184[334],185[335]
;; rd  gen 	(1) 100[260]
;; rd  kill	(14) 100[260,261,262,263,264,265,266,267,268,269,270,271,272,273]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 178 179 183 184 185
;; rd  out 	(17) 7[22],13[29],102[277],103[278],128[300],131[304],135[307,308],136[309,310],137[311,312],178[330],179[331],183[333],184[334],185[335]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 6 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u69(7){ d22(bb 0 insn -1) }u70(13){ d29(bb 2 insn 21) }u71(102){ d277(bb 0 insn -1) }u72(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 178 179 185
;; lr  def 	 100 [cc] 135 153 154 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
;; live  gen 	 100 [cc] 135 153 154 155 156
;; live  kill	
;; rd  in  	(17) 7[22],13[29],102[277],103[278],128[300],131[304],135[307,308],136[309,310],137[311,312],178[330],179[331],183[333],184[334],185[335]
;; rd  gen 	(6) 100[267],135[307],153[317],154[318],155[319],156[320]
;; rd  kill	(20) 100[260,261,262,263,264,265,266,267,268,269,270,271,272,273],135[307,308],153[317],154[318],155[319],156[320]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
;; rd  out 	(12) 7[22],13[29],102[277],103[278],128[300],131[304],135[307],178[330],179[331],183[333],184[334],185[335]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 7 )->[8]->( 3 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u89(7){ d22(bb 0 insn -1) }u90(13){ d29(bb 2 insn 21) }u91(102){ d277(bb 0 insn -1) }u92(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; lr  def 	 136 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 178 179 183 184 185
;; live  gen 	 136 137
;; live  kill	
;; rd  in  	(12) 7[22],13[29],102[277],103[278],128[300],131[304],135[307],178[330],179[331],183[333],184[334],185[335]
;; rd  gen 	(2) 136[309],137[312]
;; rd  kill	(4) 136[309,310],137[311,312]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 135 136 137 183 184 185
;; rd  out 	(12) 7[22],13[29],102[277],103[278],128[300],131[304],135[307],136[309],137[312],183[333],184[334],185[335]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 11 )->[9]->( 18 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u98(7){ d22(bb 0 insn -1) }u99(13){ d29(bb 2 insn 21) }u100(102){ d277(bb 0 insn -1) }u101(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124 126 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 124 126 181
;; live  kill	
;; rd  in  	(8) 7[22],13[29],102[277],103[278],121[290],128[300],132[305],139[313]
;; rd  gen 	(3) 124[294],126[297],181[332]
;; rd  kill	(7) 124[292,293,294],126[295,296,297],181[332]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; rd  out 	(8) 7[22],13[29],102[277],103[278],124[294],126[297],128[300],181[332]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u102(7){ d22(bb 0 insn -1) }u103(13){ d29(bb 2 insn 21) }u104(102){ d277(bb 0 insn -1) }u105(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 121 132 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131
;; live  gen 	 121 132 139
;; live  kill	
;; rd  in  	(12) 7[22],13[29],102[277],103[278],128[300],131[304],135[307],178[330],179[331],183[333],184[334],185[335]
;; rd  gen 	(3) 121[291],132[306],139[313]
;; rd  kill	(5) 121[290,291],132[305,306],139[313]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
;; rd  out 	(8) 7[22],13[29],102[277],103[278],121[291],128[300],132[306],139[313]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 10 11 )->[11]->( 11 9 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u108(7){ d22(bb 0 insn -1) }u109(13){ d29(bb 2 insn 21) }u110(102){ d277(bb 0 insn -1) }u111(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; lr  def 	 100 [cc] 121 132 165 166 167 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
;; live  gen 	 100 [cc] 121 132 165 166 167 168
;; live  kill	
;; rd  in  	(15) 7[22],13[29],100[266],102[277],103[278],121[290,291],128[300],132[305,306],139[313],165[321],166[323],167[325],168[326]
;; rd  gen 	(7) 100[266],121[290],132[305],165[321],166[323],167[325],168[326]
;; rd  kill	(24) 100[260,261,262,263,264,265,266,267,268,269,270,271,272,273],121[290,291],132[305,306],165[321,322],166[323,324],167[325],168[326]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 128 132 139
;; rd  out 	(8) 7[22],13[29],102[277],103[278],121[290],128[300],132[305],139[313]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 15 16 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u135(7){ d22(bb 0 insn -1) }u136(13){ d29(bb 2 insn 21) }u137(102){ d277(bb 0 insn -1) }u138(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  gen 	 127
;; live  kill	
;; rd  in  	(15) 7[22],13[29],100[264],102[277],103[278],124[292,293,294],126[295,296,297],127[298,299],128[300],181[332]
;; rd  gen 	(1) 127[299]
;; rd  kill	(2) 127[298,299]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; rd  out 	(13) 7[22],13[29],102[277],103[278],124[292,293,294],126[295,296,297],127[299],128[300],181[332]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 18 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u140(7){ d22(bb 0 insn -1) }u141(13){ d29(bb 2 insn 21) }u142(102){ d277(bb 0 insn -1) }u143(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  gen 	 127
;; live  kill	
;; rd  in  	(13) 7[22],13[29],100[262],102[277],103[278],124[292,293,294],126[295,296,297],128[300],181[332]
;; rd  gen 	(1) 127[298]
;; rd  kill	(2) 127[298,299]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; rd  out 	(13) 7[22],13[29],102[277],103[278],124[292,293,294],126[295,296,297],127[298],128[300],181[332]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 13 12 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u144(7){ d22(bb 0 insn -1) }u145(13){ d29(bb 2 insn 21) }u146(102){ d277(bb 0 insn -1) }u147(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  gen 	 100 [cc] 171
;; live  kill	
;; rd  in  	(14) 7[22],13[29],102[277],103[278],124[292,293,294],126[295,296,297],127[298,299],128[300],181[332]
;; rd  gen 	(2) 100[265],171[327]
;; rd  kill	(15) 100[260,261,262,263,264,265,266,267,268,269,270,271,272,273],171[327]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; rd  out 	(14) 7[22],13[29],102[277],103[278],124[292,293,294],126[295,296,297],127[298,299],128[300],181[332]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 14 )->[15]->( 12 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u152(7){ d22(bb 0 insn -1) }u153(13){ d29(bb 2 insn 21) }u154(102){ d277(bb 0 insn -1) }u155(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  gen 	
;; live  kill	
;; rd  in  	(16) 7[22],13[29],100[265],102[277],103[278],124[292,293,294],126[295,296,297],127[298,299],128[300],171[327],181[332]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; rd  out 	(14) 7[22],13[29],102[277],103[278],124[292,293,294],126[295,296,297],127[298,299],128[300],181[332]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 14 )->[16]->( 12 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u160(7){ d22(bb 0 insn -1) }u161(13){ d29(bb 2 insn 21) }u162(102){ d277(bb 0 insn -1) }u163(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(14) 7[22],13[29],102[277],103[278],124[292,293,294],126[295,296,297],127[298,299],128[300],181[332]
;; rd  gen 	(1) 100[264]
;; rd  kill	(14) 100[260,261,262,263,264,265,266,267,268,269,270,271,272,273]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 181
;; rd  out 	(14) 7[22],13[29],102[277],103[278],124[292,293,294],126[295,296,297],127[298,299],128[300],181[332]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 18 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u168(7){ d22(bb 0 insn -1) }u169(13){ d29(bb 2 insn 21) }u170(102){ d277(bb 0 insn -1) }u171(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 100 [cc] 124 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  gen 	 100 [cc] 124 126
;; live  kill	
;; rd  in  	(12) 7[22],13[29],102[277],103[278],124[292,293,294],126[295,296,297],128[300],181[332]
;; rd  gen 	(3) 100[263],124[293],126[296]
;; rd  kill	(20) 100[260,261,262,263,264,265,266,267,268,269,270,271,272,273],124[292,293,294],126[295,296,297]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; rd  out 	(8) 7[22],13[29],102[277],103[278],124[293],126[296],128[300],181[332]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 9 21 17 )->[18]->( 17 13 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u178(7){ d22(bb 0 insn -1) }u179(13){ d29(bb 2 insn 21) }u180(102){ d277(bb 0 insn -1) }u181(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(13) 7[22],13[29],100[263],102[277],103[278],124[292,293,294],126[295,296,297],128[300],181[332]
;; rd  gen 	(1) 100[262]
;; rd  kill	(14) 100[260,261,262,263,264,265,266,267,268,269,270,271,272,273]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; rd  out 	(12) 7[22],13[29],102[277],103[278],124[292,293,294],126[295,296,297],128[300],181[332]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 17 )->[19]->( 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u185(7){ d22(bb 0 insn -1) }u186(13){ d31(bb 19 insn 258) }u187(102){ d277(bb 0 insn -1) }u188(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 13 [sp] 174 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 13 [sp] 174 176
;; live  kill	
;; rd  in  	(8) 7[22],13[29],102[277],103[278],124[293],126[296],128[300],181[332]
;; rd  gen 	(3) 13[31],174[328],176[329]
;; rd  kill	(6) 13[29,30,31,32],174[328],176[329]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[22],13[31],102[277],103[278]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d31(bb 19 insn 258) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 3 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u200(7){ d22(bb 0 insn -1) }u201(13){ d30(bb 20 insn 266) }u202(102){ d277(bb 0 insn -1) }u203(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 13 [sp]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 13 [sp]
;; live  kill	
;; rd  in  	(16) 7[22],13[29],102[277],103[278],128[300],130[302],131[304],135[307,308],136[309,310],137[311,312],183[333],184[334],185[335]
;; rd  gen 	(1) 13[30]
;; rd  kill	(4) 13[29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[22],13[30],102[277],103[278]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d30(bb 20 insn 266) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 16 )->[21]->( 18 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u207(7){ d22(bb 0 insn -1) }u208(13){ d29(bb 2 insn 21) }u209(102){ d277(bb 0 insn -1) }u210(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 124 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  gen 	 124 126
;; live  kill	
;; rd  in  	(14) 7[22],13[29],102[277],103[278],124[292,293,294],126[295,296,297],127[298,299],128[300],181[332]
;; rd  gen 	(2) 124[292],126[295]
;; rd  kill	(6) 124[292,293,294],126[295,296,297]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 128 181
;; rd  out 	(8) 7[22],13[29],102[277],103[278],124[292],126[295],128[300],181[332]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d29(bb 2 insn 21) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 20 19 )->[22]->( 1 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u215(7){ d22(bb 0 insn -1) }u216(13){ d31(bb 19 insn 258) d30(bb 20 insn 266) }u217(102){ d277(bb 0 insn -1) }u218(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[22],13[30,31],102[277],103[278]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 7[22],13[30,31],102[277],103[278]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d31(bb 19 insn 258) d30(bb 20 insn 266) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 22 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u219(7){ d22(bb 0 insn -1) }u220(13){ d31(bb 19 insn 258) d30(bb 20 insn 266) }u221(102){ d277(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[22],13[30,31],102[277],103[278]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 13 { d31(bb 19 insn 258) d30(bb 20 insn 266) }
;;   reg 102 { d277(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 33 to worklist
  Adding insn 69 to worklist
  Adding insn 58 to worklist
  Adding insn 81 to worklist
  Adding insn 90 to worklist
  Adding insn 95 to worklist
  Adding insn 126 to worklist
  Adding insn 115 to worklist
  Adding insn 178 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 162 to worklist
  Adding insn 193 to worklist
  Adding insn 198 to worklist
  Adding insn 212 to worklist
  Adding insn 225 to worklist
  Adding insn 238 to worklist
  Adding insn 257 to worklist
  Adding insn 256 to worklist
  Adding insn 252 to worklist
  Adding insn 250 to worklist
  Adding insn 249 to worklist
  Adding insn 248 to worklist
  Adding insn 265 to worklist
  Adding insn 264 to worklist
Finished finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 258 to worklist
  Adding insn 266 to worklist
Processing use of (reg 13 sp) in insn 266:
Processing use of (reg 128 [ saved_stack.2_40 ]) in insn 266:
  Adding insn 11 to worklist
Processing use of (reg 13 sp) in insn 11:
Processing use of (reg 13 sp) in insn 258:
Processing use of (reg 128 [ saved_stack.2_40 ]) in insn 258:
Processing use of (reg 13 sp) in insn 21:
Processing use of (reg 13 sp) in insn 21:
Processing use of (reg 13 sp) in insn 265:
Processing use of (reg 174) in insn 248:
  Adding insn 245 to worklist
Processing use of (reg 176) in insn 248:
  Adding insn 247 to worklist
Processing use of (reg 174) in insn 249:
Processing use of (reg 176) in insn 249:
Processing use of (reg 174) in insn 250:
Processing use of (reg 176) in insn 250:
Processing use of (reg 174) in insn 252:
Processing use of (subreg (reg 176) 0) in insn 252:
Processing use of (reg 13 sp) in insn 257:
Processing use of (reg 100 cc) in insn 238:
  Adding insn 237 to worklist
Processing use of (reg 124 [ ivtmp.27 ]) in insn 237:
  Adding insn 7 to worklist
  Adding insn 222 to worklist
  Adding insn 277 to worklist
Processing use of (reg 124 [ ivtmp.27 ]) in insn 277:
Processing use of (reg 124 [ ivtmp.27 ]) in insn 222:
Processing use of (reg 100 cc) in insn 225:
  Adding insn 224 to worklist
Processing use of (reg 124 [ ivtmp.27 ]) in insn 224:
Processing use of (reg 100 cc) in insn 212:
  Adding insn 211 to worklist
Processing use of (reg 127 [ ivtmp.17 ]) in insn 211:
  Adding insn 185 to worklist
  Adding insn 6 to worklist
Processing use of (reg 127 [ ivtmp.17 ]) in insn 185:
Processing use of (reg 126 [ ivtmp.28 ]) in insn 198:
  Adding insn 143 to worklist
  Adding insn 223 to worklist
  Adding insn 278 to worklist
Processing use of (reg 127 [ ivtmp.17 ]) in insn 198:
Processing use of (subreg (reg 181) 0) in insn 198:
  Adding insn 196 to worklist
Processing use of (reg 126 [ ivtmp.28 ]) in insn 278:
Processing use of (reg 126 [ ivtmp.28 ]) in insn 223:
Processing use of (reg 100 cc) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 171) in insn 192:
  Adding insn 189 to worklist
Processing use of (reg 127 [ ivtmp.17 ]) in insn 189:
Processing use of (reg 121 [ ivtmp.36 ]) in insn 162:
  Adding insn 148 to worklist
  Adding insn 174 to worklist
Processing use of (reg 165) in insn 162:
  Adding insn 158 to worklist
Processing use of (reg 132 [ ivtmp.38 ]) in insn 158:
  Adding insn 149 to worklist
  Adding insn 175 to worklist
Processing use of (reg 132 [ ivtmp.38 ]) in insn 175:
Processing use of (reg 131 [ part.0 ]) in insn 149:
  Adding insn 24 to worklist
Processing use of (reg 13 sp) in insn 24:
Processing use of (reg 121 [ ivtmp.36 ]) in insn 174:
Processing use of (reg 121 [ ivtmp.36 ]) in insn 163:
Processing use of (reg 166) in insn 163:
  Adding insn 159 to worklist
Processing use of (reg 132 [ ivtmp.38 ]) in insn 159:
Processing use of (reg 121 [ ivtmp.36 ]) in insn 164:
Processing use of (reg 167) in insn 164:
  Adding insn 160 to worklist
Processing use of (reg 132 [ ivtmp.38 ]) in insn 160:
Processing use of (reg 121 [ ivtmp.36 ]) in insn 165:
Processing use of (reg 168) in insn 165:
  Adding insn 161 to worklist
Processing use of (reg 132 [ ivtmp.38 ]) in insn 161:
Processing use of (reg 121 [ ivtmp.36 ]) in insn 168:
Processing use of (reg 165) in insn 168:
  Adding insn 166 to worklist
Processing use of (reg 132 [ ivtmp.38 ]) in insn 166:
Processing use of (reg 121 [ ivtmp.36 ]) in insn 169:
Processing use of (reg 166) in insn 169:
  Adding insn 167 to worklist
Processing use of (reg 132 [ ivtmp.38 ]) in insn 167:
Processing use of (reg 100 cc) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 121 [ ivtmp.36 ]) in insn 177:
Processing use of (reg 139 [ _113 ]) in insn 177:
  Adding insn 151 to worklist
Processing use of (reg 121 [ ivtmp.36 ]) in insn 151:
Processing use of (reg 156) in insn 115:
  Adding insn 111 to worklist
Processing use of (reg 179) in insn 115:
  Adding insn 77 to worklist
Processing use of (subreg (reg 185) 0) in insn 115:
  Adding insn 113 to worklist
Processing use of (reg 135 [ i ]) in insn 113:
  Adding insn 3 to worklist
Processing use of (reg 129 [ dirx ]) in insn 77:
  Adding insn 72 to worklist
Processing use of (reg 137 [ walkx ]) in insn 77:
  Adding insn 130 to worklist
  Adding insn 5 to worklist
Processing use of (reg 136 [ walky ]) in insn 5:
  Adding insn 4 to worklist
Processing use of (subreg (reg 179) 0) in insn 130:
Processing use of (reg 130 [ _42 ]) in insn 72:
  Adding insn 65 to worklist
Processing use of (reg 183) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 100 cc) in insn 65:
  Adding insn 62 to worklist
Processing use of (reg 130 [ _42 ]) in insn 65:
  Adding insn 63 to worklist
Processing use of (reg 148) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 147) in insn 64:
Processing use of (reg 113 [ _1 ]) in insn 63:
  Adding insn 59 to worklist
Processing use of (reg 0 r0) in insn 59:
Processing use of (reg 113 [ _1 ]) in insn 62:
Processing use of (reg 113 [ _1 ]) in insn 62:
Processing use of (reg 131 [ part.0 ]) in insn 111:
Processing use of (reg 155) in insn 111:
  Adding insn 109 to worklist
Processing use of (reg 154) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 153) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 178) in insn 108:
  Adding insn 85 to worklist
Processing use of (reg 118 [ diry ]) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 136 [ walky ]) in insn 85:
  Adding insn 133 to worklist
Processing use of (subreg (reg 178) 0) in insn 133:
Processing use of (reg 130 [ _42 ]) in insn 84:
Processing use of (reg 184) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 178) in insn 107:
Processing use of (reg 100 cc) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 135 [ i ]) in insn 125:
  Adding insn 120 to worklist
Processing use of (reg 135 [ i ]) in insn 120:
Processing use of (reg 100 cc) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 179) in insn 94:
Processing use of (reg 100 cc) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 151) in insn 89:
  Adding insn 86 to worklist
Processing use of (reg 178) in insn 86:
Processing use of (reg 100 cc) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 179) in insn 80:
Processing use of (reg 13 sp) in insn 58:
Processing use of (reg 100 cc) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 130 [ _42 ]) in insn 68:
Processing use of (reg 13 sp) in insn 33:
Processing use of (reg 0 r0) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 1 r1) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 2 r2) in insn 33:
  Adding insn 30 to worklist
Processing use of (reg 13 sp) in insn 32:
Processing use of (reg 13 sp) in insn 42:
Processing use of (reg 0 r0) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 1 r1) in insn 42:
  Adding insn 40 to worklist
Processing use of (reg 2 r2) in insn 42:
  Adding insn 39 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


generateMap

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,22u} r12={6d} r13={4d,35u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,22u} r103={1d,21u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,7u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r174={1d,4u} r176={1d,4u} r178={1d,5u,1e} r179={1d,5u} r181={1d,1u} r183={1d,2u} r184={1d,1u} r185={1d,1u} 
;;    total ref usage 557{336d,218u,3e} in 196{193 regular + 3 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 8 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 2 12 2 (set (reg/f:SI 128 [ saved_stack.2_40 ])
        (reg/f:SI 13 sp)) "../System/map.c":16:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/map.c":17:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI walkx (const_int 12 [0xc])) "../System/map.c":17:10 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/map.c":18:2 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI walky (const_int 12 [0xc])) "../System/map.c":18:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/map.c":19:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI part_size (const_int 24 [0x18])) "../System/map.c":19:16 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/map.c":21:2 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI D.7602 (const_int 23 [0x17])) "../System/map.c":21:10 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI D.7605 (const_int 23 [0x17])) "../System/map.c":21:10 -1
     (nil))
(insn 21 20 24 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -576 [0xfffffffffffffdc0]))) "../System/map.c":21:10 7 {*arm_addsi3}
     (nil))
(insn 24 21 25 2 (set (reg/f:SI 131 [ part.0 ])
        (reg/f:SI 13 sp)) "../System/map.c":21:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 25 24 26 2 (var_location:SI part.0 (reg/f:SI 13 sp)) "../System/map.c":21:10 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/map.c":22:2 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/map.c":22:6 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../System/map.c":22:14 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 2 r2)
        (const_int 576 [0x240])) "../System/map.c":24:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 2 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/map.c":24:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 2 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) "../System/map.c":24:25 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 33 32 34 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":24:25 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d800 __builtin_memset>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 34 33 35 2 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 35 34 36 2 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 36 35 39 2 (debug_marker) "../System/map.c":27:2 -1
     (nil))
(insn 39 36 40 2 (set (reg:SI 2 r2)
        (const_int 1250 [0x4e2])) "../System/map.c":27:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 2 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/map.c":27:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)) "../System/map.c":27:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 42 41 43 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d900 memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":27:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d900 memset>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 43 42 44 2 (debug_marker) "../System/map.c":28:2 -1
     (nil))
(debug_insn 44 43 45 2 (var_location:SI max_i (const_int 250 [0xfa])) "../System/map.c":28:12 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../System/map.c":29:2 -1
     (nil))
(debug_insn 46 45 47 2 (debug_marker) "../System/map.c":30:2 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../System/map.c":31:2 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "../System/map.c":31:6 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 50 49 51 2 (var_location:QI walky (const_int 12 [0xc])) -1
     (nil))
(debug_insn 51 50 52 2 (var_location:QI walkx (const_int 12 [0xc])) -1
     (nil))
(debug_insn 52 51 3 2 (debug_marker) "../System/map.c":31:14 -1
     (nil))
(insn 3 52 320 2 (set (reg/v:SI 135 [ i ])
        (const_int 0 [0])) "../System/map.c":31:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 320 3 4 2 (var_location:SI D#8 (const_int 12 [0xc])) -1
     (nil))
(insn 4 320 317 2 (set (reg/v:SI 136 [ walky ])
        (const_int 12 [0xc])) "../System/map.c":18:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 317 4 5 2 (var_location:SI D#7 (const_int 12 [0xc])) -1
     (nil))
(insn 5 317 71 2 (set (reg/v:SI 137 [ walkx ])
        (reg/v:SI 136 [ walky ])) "../System/map.c":17:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 12 [0xc])
        (nil)))
(insn 71 5 83 2 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 71 113 2 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 83 139 2 (set (reg:SI 185)
        (reg/v:SI 135 [ i ])) "../System/map.c":61:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 139 113 53 3 5 (nil) [3 uses])
(note 53 139 54 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 3 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 55 54 56 3 (var_location:QI walky (subreg:QI (debug_expr:SI D#8) 0)) -1
     (nil))
(debug_insn 56 55 57 3 (var_location:QI walkx (subreg:QI (debug_expr:SI D#7) 0)) -1
     (nil))
(debug_insn 57 56 58 3 (debug_marker) "../System/map.c":32:3 -1
     (nil))
(call_insn 58 57 59 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000005ed0600 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":32:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000005ed0600 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 59 58 60 3 (set (reg:SI 113 [ _1 ])
        (reg:SI 0 r0)) "../System/map.c":32:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 60 59 61 3 (var_location:SI dir (mod:SI (reg:SI 113 [ _1 ])
        (const_int 4 [0x4]))) "../System/map.c":32:7 -1
     (nil))
(debug_insn 61 60 62 3 (debug_marker) "../System/map.c":34:3 -1
     (nil))
(insn 62 61 63 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (minus:SI (const_int 0 [0])
                        (reg:SI 113 [ _1 ]))
                    (const_int 0 [0])))
            (set (reg:SI 147)
                (minus:SI (const_int 0 [0])
                    (reg:SI 113 [ _1 ])))
        ]) "../System/map.c":32:7 46 {subsi3_compare0}
     (nil))
(insn 63 62 64 3 (set (reg:SI 130 [ _42 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../System/map.c":32:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 64 63 65 3 (set (reg:SI 148)
        (and:SI (reg:SI 147)
            (const_int 3 [0x3]))) "../System/map.c":32:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 65 64 68 3 (set (reg:SI 130 [ _42 ])
        (if_then_else:SI (ge:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (neg:SI (reg:SI 148))
            (reg:SI 130 [ _42 ]))) "../System/map.c":32:7 371 {*if_neg_move}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
            (nil))))
(insn 68 65 69 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _42 ])
            (const_int 3 [0x3]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 69 68 70 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 261)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 261)
(note 70 69 330 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 330 70 329 4 (var_location:SI D#10 (reg/f:SI 183)) -1
     (nil))
(debug_insn 329 330 316 4 (var_location:SI D#9 (debug_expr:SI D#10)) -1
     (nil))
(debug_insn 316 329 72 4 (var_location:SI D#6 (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                (const_int 4 [0x4]))
            (debug_expr:SI D#9)) [2 CSWTCH.10[_42]+0 S4 A32])) -1
     (nil))
(insn 72 316 73 4 (set (reg/v:SI 129 [ dirx ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 183)) [2 CSWTCH.10[_42]+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 CSWTCH.10[_42]+0 S4 A32])
        (nil)))
(debug_insn 73 72 74 4 (var_location:SI D#5 (mem/u:SI (plus:SI (ashift:SI (reg:SI 130 [ _42 ])
                (const_int 2 [0x2]))
            (symbol_ref/v:SI ("CSWTCH.11") [flags 0x82]  <var_decl 0000000005fd1ea0 CSWTCH.11>)) [2 CSWTCH.11[_42]+0 S4 A32])) -1
     (nil))
(debug_insn 74 73 75 4 (var_location:SI diry (debug_expr:SI D#5)) -1
     (nil))
(debug_insn 75 74 76 4 (var_location:SI dirx (debug_expr:SI D#6)) -1
     (nil))
(debug_insn 76 75 77 4 (debug_marker) "../System/map.c":57:3 -1
     (nil))
(insn 77 76 80 4 (set (reg:SI 179)
        (plus:SI (reg/v:SI 137 [ walkx ])
            (reg/v:SI 129 [ dirx ]))) "../System/map.c":57:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 129 [ dirx ])
        (nil)))
(insn 80 77 81 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0]))) "../System/map.c":57:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 81 80 82 4 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 139)
            (pc))) "../System/map.c":57:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 139)
(note 82 81 84 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 84 82 85 5 (set (reg/v:SI 118 [ diry ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 184)) [2 CSWTCH.11[_42]+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _42 ])
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) [2 CSWTCH.11[_42]+0 S4 A32])
            (nil))))
(insn 85 84 86 5 (set (reg:SI 178)
        (plus:SI (reg/v:SI 136 [ walky ])
            (reg/v:SI 118 [ diry ]))) "../System/map.c":57:29 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 118 [ diry ])
        (nil)))
(insn 86 85 89 5 (set (reg:SI 151)
        (plus:SI (reg:SI 178)
            (const_int -1 [0xffffffffffffffff]))) "../System/map.c":57:21 7 {*arm_addsi3}
     (nil))
(insn 89 86 90 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 22 [0x16]))) "../System/map.c":57:21 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(jump_insn 90 89 91 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 139)
            (pc))) "../System/map.c":57:21 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 139)
(note 91 90 94 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 94 91 95 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 23 [0x17]))) "../System/map.c":57:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 95 94 96 6 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 139)
            (pc))) "../System/map.c":57:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 139)
(note 96 95 97 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 7 (debug_marker) "../System/map.c":59:4 -1
     (nil))
(debug_insn 98 97 99 7 (var_location:QI D#4 (subreg:QI (debug_expr:SI D#6) 0)) "../System/map.c":59:10 -1
     (nil))
(debug_insn 99 98 100 7 (var_location:QI D#3 (plus:QI (debug_expr:QI D#4)
        (subreg:QI (debug_expr:SI D#7) 0))) "../System/map.c":59:10 -1
     (nil))
(debug_insn 100 99 101 7 (var_location:QI walkx (debug_expr:QI D#3)) "../System/map.c":59:10 -1
     (nil))
(debug_insn 101 100 102 7 (debug_marker) "../System/map.c":60:4 -1
     (nil))
(debug_insn 102 101 103 7 (var_location:QI D#2 (subreg:QI (debug_expr:SI D#5) 0)) "../System/map.c":60:10 -1
     (nil))
(debug_insn 103 102 104 7 (var_location:QI D#1 (plus:QI (debug_expr:QI D#2)
        (subreg:QI (debug_expr:SI D#8) 0))) "../System/map.c":60:10 -1
     (nil))
(debug_insn 104 103 105 7 (var_location:QI walky (debug_expr:QI D#1)) "../System/map.c":60:10 -1
     (nil))
(debug_insn 105 104 107 7 (debug_marker) "../System/map.c":61:4 -1
     (nil))
(insn 107 105 108 7 (set (reg:SI 153)
        (ashift:SI (reg:SI 178)
            (const_int 1 [0x1]))) "../System/map.c":61:23 147 {*arm_shiftsi3}
     (nil))
(insn 108 107 109 7 (set (reg:SI 154)
        (plus:SI (reg:SI 153)
            (reg:SI 178))) "../System/map.c":61:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (mult:SI (reg:SI 178)
                (const_int 3 [0x3]))
            (nil))))
(insn 109 108 111 7 (set (reg:SI 155)
        (ashift:SI (reg:SI 154)
            (const_int 3 [0x3]))) "../System/map.c":61:23 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 111 109 115 7 (set (reg:SI 156)
        (plus:SI (reg/f:SI 131 [ part.0 ])
            (reg:SI 155))) "../System/map.c":61:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 115 111 116 7 (set (mem:QI (plus:SI (reg:SI 156)
                (reg:SI 179)) [0 (*part.0_46)[_5]{lb: 0 sz: 24}[_3]+0 S1 A8])
        (subreg:QI (reg:SI 185) 0)) "../System/map.c":61:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(debug_insn 116 115 117 7 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 117 116 118 7 (var_location:QI walky (debug_expr:QI D#1)) -1
     (nil))
(debug_insn 118 117 119 7 (var_location:QI walkx (debug_expr:QI D#3)) -1
     (nil))
(debug_insn 119 118 120 7 (debug_marker) "../System/map.c":31:22 -1
     (nil))
(insn 120 119 121 7 (set (reg/v:SI 135 [ i ])
        (plus:SI (reg/v:SI 135 [ i ])
            (const_int 1 [0x1]))) "../System/map.c":31:23 7 {*arm_addsi3}
     (nil))
(debug_insn 121 120 122 7 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 122 121 123 7 (var_location:QI walky (debug_expr:QI D#1)) -1
     (nil))
(debug_insn 123 122 124 7 (var_location:QI walkx (debug_expr:QI D#3)) -1
     (nil))
(debug_insn 124 123 125 7 (debug_marker) "../System/map.c":31:14 -1
     (nil))
(insn 125 124 126 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ i ])
            (const_int 250 [0xfa]))) "../System/map.c":31:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 126 125 127 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) "../System/map.c":31:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 759896892 (nil)))
 -> 146)
(note 127 126 318 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 318 127 130 8 (var_location:SI D#7 (zero_extend:SI (subreg:QI (reg:SI 179) 0))) -1
     (nil))
(insn 130 318 319 8 (set (reg/v:SI 137 [ walkx ])
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/map.c":59:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(debug_insn 319 130 133 8 (var_location:SI D#8 (zero_extend:SI (subreg:QI (reg:SI 178) 0))) -1
     (nil))
(insn 133 319 136 8 (set (reg/v:SI 136 [ walky ])
        (zero_extend:SI (subreg:QI (reg:SI 178) 0))) "../System/map.c":60:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(debug_insn 136 133 137 8 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 137 136 138 8 (var_location:QI walky (subreg:QI (debug_expr:SI D#8) 0)) -1
     (nil))
(debug_insn 138 137 142 8 (var_location:QI walkx (subreg:QI (debug_expr:SI D#7) 0)) -1
     (nil))
      ; pc falls through to BB 3
(note 142 138 143 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 143 142 7 9 (set (reg:SI 126 [ ivtmp.28 ])
        (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 49 [0x31])))) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 143 196 9 (set (reg:SI 124 [ ivtmp.27 ])
        (const_int -6 [0xfffffffffffffffa])) "../System/map.c":69:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 7 146 9 (set (reg:SI 181)
        (const_int 0 [0])) "../System/map.c":78:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 18
(code_label 146 196 147 10 4 (nil) [1 uses])
(note 147 146 148 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 10 (set (reg:SI 121 [ ivtmp.36 ])
        (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 25 [0x19])))) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 151 10 (set (reg:SI 132 [ ivtmp.38 ])
        (reg/f:SI 131 [ part.0 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131 [ part.0 ])
        (nil)))
(insn 151 149 176 10 (set (reg/f:SI 139 [ _113 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 1200 [0x4b0]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 1225 [0x4c9])))
        (nil)))
(code_label 176 151 152 11 7 (nil) [1 uses])
(note 152 176 153 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 11 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 154 153 155 11 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 155 154 158 11 (debug_marker) "../System/map.c":70:15 -1
     (nil))
(insn 158 155 159 11 (set (reg:SI 165)
        (unspec:SI [
                (mem:SI (reg:SI 132 [ ivtmp.38 ]) [0 MEM <char[1:24]> [(void *)_30]+0 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 159 158 160 11 (set (reg:SI 166)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 4 [0x4])) [0 MEM <char[1:24]> [(void *)_30]+4 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 160 159 161 11 (set (reg:SI 167)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 8 [0x8])) [0 MEM <char[1:24]> [(void *)_30]+8 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 161 160 162 11 (set (reg:SI 168)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 12 [0xc])) [0 MEM <char[1:24]> [(void *)_30]+12 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 162 161 163 11 (set (mem:SI (reg:SI 121 [ ivtmp.36 ]) [0 MEM <char[1:24]> [(void *)_24]+0 S4 A8])
        (unspec:SI [
                (reg:SI 165)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 163 162 164 11 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 4 [0x4])) [0 MEM <char[1:24]> [(void *)_24]+4 S4 A8])
        (unspec:SI [
                (reg:SI 166)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 164 163 165 11 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 8 [0x8])) [0 MEM <char[1:24]> [(void *)_24]+8 S4 A8])
        (unspec:SI [
                (reg:SI 167)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 165 164 166 11 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 12 [0xc])) [0 MEM <char[1:24]> [(void *)_24]+12 S4 A8])
        (unspec:SI [
                (reg:SI 168)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 166 165 167 11 (set (reg:SI 165)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 16 [0x10])) [0 MEM <char[1:24]> [(void *)_30]+16 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 167 166 168 11 (set (reg:SI 166)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 20 [0x14])) [0 MEM <char[1:24]> [(void *)_30]+20 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 168 167 169 11 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 16 [0x10])) [0 MEM <char[1:24]> [(void *)_24]+16 S4 A8])
        (unspec:SI [
                (reg:SI 165)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 169 168 170 11 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 20 [0x14])) [0 MEM <char[1:24]> [(void *)_24]+20 S4 A8])
        (unspec:SI [
                (reg:SI 166)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 170 169 171 11 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 171 170 172 11 (debug_marker) "../System/map.c":69:19 -1
     (nil))
(debug_insn 172 171 173 11 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 173 172 174 11 (debug_marker) "../System/map.c":69:14 -1
     (nil))
(insn 174 173 175 11 (set (reg:SI 121 [ ivtmp.36 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 50 [0x32]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
(insn 175 174 177 11 (set (reg:SI 132 [ ivtmp.38 ])
        (plus:SI (reg:SI 132 [ ivtmp.38 ])
            (const_int 24 [0x18]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
(insn 177 175 178 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ ivtmp.36 ])
            (reg/f:SI 139 [ _113 ]))) "../System/map.c":69:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 178 177 202 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../System/map.c":69:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1029002596 (nil)))
 -> 176)
      ; pc falls through to BB 9
(code_label 202 178 183 12 10 (nil) [1 uses])
(note 183 202 184 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 184 183 185 12 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(insn 185 184 287 12 (set (reg:SI 127 [ ivtmp.17 ])
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 14
(code_label 287 185 286 13 17 (nil) [1 uses])
(note 286 287 6 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 6 286 234 13 (set (reg:SI 127 [ ivtmp.17 ])
        (const_int 2 [0x2])) "../System/map.c":17:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 234 6 186 14 13 (nil) [0 uses])
(note 186 234 187 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 188 14 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 188 187 189 14 (debug_marker) "../System/map.c":77:4 -1
     (nil))
(insn 189 188 192 14 (set (reg:SI 171)
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int -19 [0xffffffffffffffed]))) "../System/map.c":77:6 7 {*arm_addsi3}
     (nil))
(insn 192 189 193 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171)
            (const_int 6 [0x6]))) "../System/map.c":77:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(jump_insn 193 192 194 14 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 205)
            (pc))) "../System/map.c":77:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 205)
(note 194 193 195 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 195 194 198 15 (debug_marker) "../System/map.c":78:4 -1
     (nil))
(insn 198 195 199 15 (set (mem:QI (plus:SI (reg:SI 126 [ ivtmp.28 ])
                (reg:SI 127 [ ivtmp.17 ])) [0 MEM[base: _106, index: ivtmp.17_86, offset: 0B]+0 S1 A8])
        (subreg:QI (reg:SI 181) 0)) "../System/map.c":78:14 263 {*arm_movqi_insn}
     (nil))
(debug_insn 199 198 200 15 (debug_marker) "../System/map.c":76:20 -1
     (nil))
(debug_insn 200 199 201 15 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
(debug_insn 201 200 205 15 (debug_marker) "../System/map.c":76:15 -1
     (nil))
      ; pc falls through to BB 12
(code_label 205 201 206 16 9 (nil) [1 uses])
(note 206 205 207 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 207 206 208 16 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 208 207 209 16 (debug_marker) "../System/map.c":76:20 -1
     (nil))
(debug_insn 209 208 210 16 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
(debug_insn 210 209 211 16 (debug_marker) "../System/map.c":76:15 -1
     (nil))
(insn 211 210 212 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ ivtmp.17 ])
            (const_int 26 [0x1a]))) "../System/map.c":76:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 212 211 216 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 202)
            (pc))) "../System/map.c":76:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1030747484 (nil)))
 -> 202)
      ; pc falls through to BB 21
(note 216 212 217 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 217 216 218 17 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 7 [0x7]))) -1
     (nil))
(debug_insn 218 217 219 17 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 219 218 220 17 (debug_marker) "../System/map.c":75:19 -1
     (nil))
(debug_insn 220 219 221 17 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
(debug_insn 221 220 222 17 (debug_marker) "../System/map.c":75:14 -1
     (nil))
(insn 222 221 223 17 (set (reg:SI 124 [ ivtmp.27 ])
        (plus:SI (reg:SI 124 [ ivtmp.27 ])
            (const_int 1 [0x1]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
(insn 223 222 224 17 (set (reg:SI 126 [ ivtmp.28 ])
        (plus:SI (reg:SI 126 [ ivtmp.28 ])
            (const_int 50 [0x32]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
(insn 224 223 225 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ ivtmp.27 ])
            (const_int 19 [0x13]))) "../System/map.c":75:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 225 224 229 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) "../System/map.c":75:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 214971636 (nil)))
 -> 243)
(code_label 229 225 230 18 6 (nil) [0 uses])
(note 230 229 231 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 232 18 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 7 [0x7]))) -1
     (nil))
(debug_insn 232 231 233 18 (var_location:SI x (const_int 1 [0x1])) -1
     (nil))
(debug_insn 233 232 237 18 (debug_marker) "../System/map.c":76:15 -1
     (nil))
(insn 237 233 238 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ ivtmp.27 ])
            (const_int 10 [0xa]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 238 237 243 18 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 287)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 858993460 (nil)))
 -> 287)
      ; pc falls through to BB 17
(code_label 243 238 244 19 12 (nil) [1 uses])
(note 244 243 245 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 245 244 247 19 (set (reg/f:SI 174)
        (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 625 [0x271])))) "../System/map.c":84:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 247 245 248 19 (set (reg:SI 176)
        (const_int 0 [0])) "../System/map.c":84:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 247 249 19 (set (mem/c:SI (reg/f:SI 174) [0 MEM <char[1:13]> [(void *)&map + 625B]+0 S4 A8])
        (unspec:SI [
                (reg:SI 176)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":84:21 158 {unaligned_storesi}
     (nil))
(insn 249 248 250 19 (set (mem/c:SI (plus:SI (reg/f:SI 174)
                (const_int 4 [0x4])) [0 MEM <char[1:13]> [(void *)&map + 625B]+4 S4 A8])
        (unspec:SI [
                (reg:SI 176)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":84:21 158 {unaligned_storesi}
     (nil))
(insn 250 249 252 19 (set (mem/c:SI (plus:SI (reg/f:SI 174)
                (const_int 8 [0x8])) [0 MEM <char[1:13]> [(void *)&map + 625B]+8 S4 A8])
        (unspec:SI [
                (reg:SI 176)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":84:21 158 {unaligned_storesi}
     (nil))
(insn 252 250 253 19 (set (mem/c:QI (plus:SI (reg/f:SI 174)
                (const_int 12 [0xc])) [0 MEM <char[1:13]> [(void *)&map + 625B]+12 S1 A8])
        (subreg:QI (reg:SI 176) 0)) "../System/map.c":84:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
(debug_insn 253 252 254 19 (var_location:SI pathy (clobber (const_int 0 [0]))) "../System/map.c":82:18 -1
     (nil))
(debug_insn 254 253 255 19 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 255 254 256 19 (var_location:SI pathx (clobber (const_int 0 [0]))) -1
     (nil))
(insn 256 255 257 19 (clobber (mem:BLK (scratch) [0  A8])) -1
     (nil))
(insn 257 256 258 19 (clobber (mem:BLK (reg/f:SI 13 sp) [0  A8])) -1
     (nil))
(insn 258 257 261 19 (set (reg/f:SI 13 sp)
        (reg/f:SI 128 [ saved_stack.2_40 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ saved_stack.2_40 ])
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 22
(code_label 261 258 262 20 2 (nil) [1 uses])
(note 262 261 263 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 263 262 264 20 (debug_marker) "../System/map.c":54:4 -1
     (nil))
(insn 264 263 265 20 (clobber (mem:BLK (scratch) [0  A8])) -1
     (nil))
(insn 265 264 266 20 (clobber (mem:BLK (reg/f:SI 13 sp) [0  A8])) -1
     (nil))
(insn 266 265 272 20 (set (reg/f:SI 13 sp)
        (reg/f:SI 128 [ saved_stack.2_40 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ saved_stack.2_40 ])
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 22
(note 272 266 273 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 273 272 274 21 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 274 273 275 21 (debug_marker) "../System/map.c":75:19 -1
     (nil))
(debug_insn 275 274 276 21 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
(debug_insn 276 275 277 21 (debug_marker) "../System/map.c":75:14 -1
     (nil))
(insn 277 276 278 21 (set (reg:SI 124 [ ivtmp.27 ])
        (plus:SI (reg:SI 124 [ ivtmp.27 ])
            (const_int 1 [0x1]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
(insn 278 277 227 21 (set (reg:SI 126 [ ivtmp.28 ])
        (plus:SI (reg:SI 126 [ ivtmp.28 ])
            (const_int 50 [0x32]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
(debug_insn 227 278 228 21 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 228 227 282 21 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
      ; pc falls through to BB 18
(code_label 282 228 283 22 1 (nil) [0 uses])
(note 283 282 0 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

;; Function drawMiniMap (drawMiniMap, funcdef_no=5, decl_uid=5635, cgraph_uid=6, symbol_order=5)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 34 n_edges 54 count 36 (  1.1)


drawMiniMap

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,16u} r1={17d,8u} r2={17d,19u} r3={9d} r7={1d,33u} r12={16d} r13={1d,41u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={29d,21u} r101={8d} r102={1d,33u} r103={1d,32u} r104={8d} r105={8d} r106={8d} r115={1d,2u} r118={1d,1u} r119={1d,6u} r120={1d,6u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={8d,19u} r126={1d,2u} r127={1d,2u} r128={2d,7u} r129={2d,3u} r130={2d,7u} r134={1d,4u} r140={1d,1u} r144={1d,4u} r150={1d,1u} r154={1d,4u} r160={1d,1u} r164={1d,4u} r170={1d,1u} r171={2d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={3d,4u} r244={1d,5u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,12u} r251={1d,1u} r254={1d,1u} 
;;    total ref usage 1150{801d,349u,0e} in 254{246 regular + 8 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717
;;  reg->defs[] map:	0[0,16] 1[17,33] 2[34,50] 3[51,59] 7[60,60] 12[61,76] 13[77,77] 14[78,86] 15[87,94] 16[95,103] 17[104,112] 18[113,121] 19[122,130] 20[131,139] 21[140,148] 22[149,157] 23[158,166] 24[167,175] 25[176,184] 26[185,193] 27[194,202] 28[203,211] 29[212,220] 30[221,229] 31[230,238] 48[239,246] 49[247,254] 50[255,262] 51[263,270] 52[271,278] 53[279,286] 54[287,294] 55[295,302] 56[303,310] 57[311,318] 58[319,326] 59[327,334] 60[335,342] 61[343,350] 62[351,358] 63[359,366] 64[367,374] 65[375,382] 66[383,390] 67[391,398] 68[399,406] 69[407,414] 70[415,422] 71[423,430] 72[431,438] 73[439,446] 74[447,454] 75[455,462] 76[463,470] 77[471,478] 78[479,486] 79[487,494] 80[495,502] 81[503,510] 82[511,518] 83[519,526] 84[527,534] 85[535,542] 86[543,550] 87[551,558] 88[559,566] 89[567,574] 90[575,582] 91[583,590] 92[591,598] 93[599,606] 94[607,614] 95[615,622] 96[623,630] 97[631,638] 98[639,646] 99[647,654] 100[655,683] 101[684,691] 102[692,692] 103[693,693] 104[694,701] 105[702,709] 106[710,717] 115[718,718] 118[719,719] 119[720,720] 120[721,721] 122[722,722] 123[723,723] 124[724,724] 125[725,732] 126[733,733] 127[734,734] 128[735,736] 129[737,738] 130[739,740] 134[741,741] 140[742,742] 144[743,743] 150[744,744] 154[745,745] 160[746,746] 164[747,747] 170[748,748] 171[749,750] 177[751,751] 178[752,752] 179[753,753] 180[754,754] 181[755,755] 182[756,756] 188[757,757] 190[758,758] 192[759,759] 194[760,760] 195[761,761] 196[762,762] 198[763,763] 199[764,764] 200[765,765] 202[766,766] 204[767,767] 206[768,768] 207[769,769] 208[770,770] 210[771,771] 211[772,772] 212[773,773] 214[774,774] 216[775,775] 218[776,776] 219[777,777] 220[778,778] 222[779,779] 223[780,780] 224[781,781] 226[782,782] 228[783,783] 233[784,784] 234[785,785] 235[786,786] 240[787,787] 241[788,788] 242[789,789] 243[790,792] 244[793,793] 246[794,794] 247[795,795] 248[796,796] 249[797,797] 250[798,798] 251[799,799] 254[800,800] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d16(0){ }d33(1){ }d50(2){ }d59(3){ }d60(7){ }d77(13){ }d86(14){ }d103(16){ }d112(17){ }d121(18){ }d130(19){ }d139(20){ }d148(21){ }d157(22){ }d166(23){ }d175(24){ }d184(25){ }d193(26){ }d202(27){ }d211(28){ }d220(29){ }d229(30){ }d238(31){ }d692(102){ }d693(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[16],1[33],2[50],3[59],7[60],13[77],14[86],16[103],17[112],18[121],19[130],20[139],21[148],22[157],23[166],24[175],25[184],26[193],27[202],28[211],29[220],30[229],31[238],102[692],103[693]
;; rd  kill	(217) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16],1[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33],2[34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50],3[51,52,53,54,55,56,57,58,59],7[60],13[77],14[78,79,80,81,82,83,84,85,86],16[95,96,97,98,99,100,101,102,103],17[104,105,106,107,108,109,110,111,112],18[113,114,115,116,117,118,119,120,121],19[122,123,124,125,126,127,128,129,130],20[131,132,133,134,135,136,137,138,139],21[140,141,142,143,144,145,146,147,148],22[149,150,151,152,153,154,155,156,157],23[158,159,160,161,162,163,164,165,166],24[167,168,169,170,171,172,173,174,175],25[176,177,178,179,180,181,182,183,184],26[185,186,187,188,189,190,191,192,193],27[194,195,196,197,198,199,200,201,202],28[203,204,205,206,207,208,209,210,211],29[212,213,214,215,216,217,218,219,220],30[221,222,223,224,225,226,227,228,229],31[230,231,232,233,234,235,236,237,238],102[692],103[693]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[60],13[77],102[692],103[693]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 32 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d60(bb 0 insn -1) }u1(13){ d77(bb 0 insn -1) }u2(102){ d692(bb 0 insn -1) }u3(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115 126 127 128 171 177 178 179 180 181 182 244 246 250 251 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 115 126 127 128 171 177 178 179 180 181 182 244 246 250 251 254
;; live  kill	
;; rd  in  	(4) 7[60],13[77],102[692],103[693]
;; rd  gen 	(16) 115[718],126[733],127[734],128[736],171[750],177[751],178[752],179[753],180[754],181[755],182[756],244[793],246[794],250[798],251[799],254[800]
;; rd  kill	(18) 115[718],126[733],127[734],128[735,736],171[749,750],177[751],178[752],179[753],180[754],181[755],182[756],244[793],246[794],250[798],251[799],254[800]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; rd  out 	(13) 7[60],13[77],102[692],103[693],126[733],127[734],128[736],171[750],244[793],246[794],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 32 30 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(7){ d60(bb 0 insn -1) }u18(13){ d77(bb 0 insn -1) }u19(102){ d692(bb 0 insn -1) }u20(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(23) 7[60],13[77],100[656],102[692],103[693],119[720],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],243[790],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(1) 100[683]
;; rd  kill	(29) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(21) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 3 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(7){ d60(bb 0 insn -1) }u25(13){ d77(bb 0 insn -1) }u26(102){ d692(bb 0 insn -1) }u27(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(21) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(1) 100[682]
;; rd  kill	(29) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(21) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(7){ d60(bb 0 insn -1) }u31(13){ d77(bb 0 insn -1) }u32(102){ d692(bb 0 insn -1) }u33(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(21) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(1) 100[681]
;; rd  kill	(29) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(21) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ d60(bb 0 insn -1) }u37(13){ d77(bb 0 insn -1) }u38(102){ d692(bb 0 insn -1) }u39(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(21) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(1) 100[680]
;; rd  kill	(29) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(21) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 4 5 3 6 )->[7]->( 30 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ d60(bb 0 insn -1) }u43(13){ d77(bb 0 insn -1) }u44(102){ d692(bb 0 insn -1) }u45(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 118 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(21) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(3) 0[14],118[719],125[732]
;; rd  kill	(35) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16],14[78,79,80,81,82,83,84,85,86],118[719],125[725,726,727,728,729,730,731,732]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(22) 7[60],13[77],102[692],103[693],119[720],125[732],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ d60(bb 0 insn -1) }u55(13){ d77(bb 0 insn -1) }u56(102){ d692(bb 0 insn -1) }u57(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 249
;; lr  def 	 100 [cc] 120 188
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 120 188
;; live  kill	
;; rd  in  	(21) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(3) 100[678],120[721],188[757]
;; rd  kill	(31) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],120[721],188[757]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(22) 7[60],13[77],102[692],103[693],119[720],120[721],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(7){ d60(bb 0 insn -1) }u65(13){ d77(bb 0 insn -1) }u66(102){ d692(bb 0 insn -1) }u67(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 122 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 122 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(22) 7[60],13[77],102[692],103[693],119[720],120[721],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(3) 0[13],122[722],125[731]
;; rd  kill	(35) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16],14[78,79,80,81,82,83,84,85,86],122[722],125[725,726,727,728,729,730,731,732]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(23) 7[60],13[77],102[692],103[693],119[720],120[721],125[731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 8 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u77(7){ d60(bb 0 insn -1) }u78(13){ d77(bb 0 insn -1) }u79(102){ d692(bb 0 insn -1) }u80(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 123 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(22) 7[60],13[77],102[692],103[693],119[720],120[721],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(3) 0[12],123[723],125[730]
;; rd  kill	(35) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16],14[78,79,80,81,82,83,84,85,86],123[723],125[725,726,727,728,729,730,731,732]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(23) 7[60],13[77],102[692],103[693],119[720],120[721],125[730],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 9 10 )->[11]->( 12 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u90(7){ d60(bb 0 insn -1) }u91(13){ d77(bb 0 insn -1) }u92(102){ d692(bb 0 insn -1) }u93(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(24) 7[60],13[77],102[692],103[693],119[720],120[721],125[730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(1) 100[675]
;; rd  kill	(29) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(24) 7[60],13[77],102[692],103[693],119[720],120[721],125[730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u98(7){ d60(bb 0 insn -1) }u99(13){ d77(bb 0 insn -1) }u100(102){ d692(bb 0 insn -1) }u101(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(24) 7[60],13[77],102[692],103[693],119[720],120[721],125[730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(1) 100[674]
;; rd  kill	(29) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(24) 7[60],13[77],102[692],103[693],119[720],120[721],125[730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u105(7){ d60(bb 0 insn -1) }u106(13){ d77(bb 0 insn -1) }u107(102){ d692(bb 0 insn -1) }u108(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 124 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(24) 7[60],13[77],102[692],103[693],119[720],120[721],125[730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(3) 0[11],124[724],125[729]
;; rd  kill	(35) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16],14[78,79,80,81,82,83,84,85,86],124[724],125[725,726,727,728,729,730,731,732]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(23) 7[60],13[77],102[692],103[693],119[720],120[721],125[729],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 11 13 12 )->[14]->( 18 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u118(7){ d60(bb 0 insn -1) }u119(13){ d77(bb 0 insn -1) }u120(102){ d692(bb 0 insn -1) }u121(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 190
;; live  kill	
;; rd  in  	(25) 7[60],13[77],102[692],103[693],119[720],120[721],125[729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(2) 100[672],190[758]
;; rd  kill	(30) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],190[758]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(25) 7[60],13[77],102[692],103[693],119[720],120[721],125[729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 14 )->[15]->( 16 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u126(7){ d60(bb 0 insn -1) }u127(13){ d77(bb 0 insn -1) }u128(102){ d692(bb 0 insn -1) }u129(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 134 192 194 195 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 134 192 194 195 196
;; live  kill	
;; rd  in  	(25) 7[60],13[77],102[692],103[693],119[720],120[721],125[729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(6) 100[671],134[741],192[759],194[760],195[761],196[762]
;; rd  kill	(34) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],134[741],192[759],194[760],195[761],196[762]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 249 250 251 254
;; rd  out 	(26) 7[60],13[77],102[692],103[693],119[720],120[721],125[729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],134[741],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 15 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u141(7){ d60(bb 0 insn -1) }u142(13){ d77(bb 0 insn -1) }u143(102){ d692(bb 0 insn -1) }u144(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 134 250
;; lr  def 	 100 [cc] 198 199 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 198 199 200
;; live  kill	
;; rd  in  	(26) 7[60],13[77],102[692],103[693],119[720],120[721],125[729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],134[741],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(4) 100[670],198[763],199[764],200[765]
;; rd  kill	(32) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],198[763],199[764],200[765]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(25) 7[60],13[77],102[692],103[693],119[720],120[721],125[729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u152(7){ d60(bb 0 insn -1) }u153(13){ d77(bb 0 insn -1) }u154(102){ d692(bb 0 insn -1) }u155(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 140
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(25) 7[60],13[77],102[692],103[693],119[720],120[721],125[729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(3) 0[9],125[728],140[742]
;; rd  kill	(35) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16],14[78,79,80,81,82,83,84,85,86],125[725,726,727,728,729,730,731,732],140[742]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(23) 7[60],13[77],102[692],103[693],119[720],120[721],125[728],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 14 17 15 16 )->[18]->( 22 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u164(7){ d60(bb 0 insn -1) }u165(13){ d77(bb 0 insn -1) }u166(102){ d692(bb 0 insn -1) }u167(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 202
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 202
;; live  kill	
;; rd  in  	(27) 7[60],13[77],102[692],103[693],119[720],120[721],125[728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],134[741],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(2) 100[668],202[766]
;; rd  kill	(30) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],202[766]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(26) 7[60],13[77],102[692],103[693],119[720],120[721],125[728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 18 )->[19]->( 20 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u173(7){ d60(bb 0 insn -1) }u174(13){ d77(bb 0 insn -1) }u175(102){ d692(bb 0 insn -1) }u176(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 144 204 206 207 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 144 204 206 207 208
;; live  kill	
;; rd  in  	(26) 7[60],13[77],102[692],103[693],119[720],120[721],125[728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(6) 100[667],144[743],204[767],206[768],207[769],208[770]
;; rd  kill	(34) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],144[743],204[767],206[768],207[769],208[770]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 249 250 251 254
;; rd  out 	(27) 7[60],13[77],102[692],103[693],119[720],120[721],125[728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],144[743],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 19 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u188(7){ d60(bb 0 insn -1) }u189(13){ d77(bb 0 insn -1) }u190(102){ d692(bb 0 insn -1) }u191(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 144 250
;; lr  def 	 100 [cc] 210 211 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 210 211 212
;; live  kill	
;; rd  in  	(27) 7[60],13[77],102[692],103[693],119[720],120[721],125[728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],144[743],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(4) 100[666],210[771],211[772],212[773]
;; rd  kill	(32) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],210[771],211[772],212[773]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(26) 7[60],13[77],102[692],103[693],119[720],120[721],125[728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 20 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u199(7){ d60(bb 0 insn -1) }u200(13){ d77(bb 0 insn -1) }u201(102){ d692(bb 0 insn -1) }u202(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 150
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(26) 7[60],13[77],102[692],103[693],119[720],120[721],125[728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(3) 0[7],125[727],150[744]
;; rd  kill	(35) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16],14[78,79,80,81,82,83,84,85,86],125[725,726,727,728,729,730,731,732],150[744]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(23) 7[60],13[77],102[692],103[693],119[720],120[721],125[727],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 18 21 19 20 )->[22]->( 26 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u211(7){ d60(bb 0 insn -1) }u212(13){ d77(bb 0 insn -1) }u213(102){ d692(bb 0 insn -1) }u214(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 214
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 214
;; live  kill	
;; rd  in  	(28) 7[60],13[77],102[692],103[693],119[720],120[721],125[727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],144[743],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(2) 100[664],214[774]
;; rd  kill	(30) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],214[774]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(27) 7[60],13[77],102[692],103[693],119[720],120[721],125[727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 22 )->[23]->( 24 26 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u220(7){ d60(bb 0 insn -1) }u221(13){ d77(bb 0 insn -1) }u222(102){ d692(bb 0 insn -1) }u223(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 154 216 218 219 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 154 216 218 219 220
;; live  kill	
;; rd  in  	(27) 7[60],13[77],102[692],103[693],119[720],120[721],125[727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(6) 100[663],154[745],216[775],218[776],219[777],220[778]
;; rd  kill	(34) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],154[745],216[775],218[776],219[777],220[778]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 249 250 251 254
;; rd  out 	(28) 7[60],13[77],102[692],103[693],119[720],120[721],125[727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],154[745],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 23 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u235(7){ d60(bb 0 insn -1) }u236(13){ d77(bb 0 insn -1) }u237(102){ d692(bb 0 insn -1) }u238(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 154 250
;; lr  def 	 100 [cc] 222 223 224
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 222 223 224
;; live  kill	
;; rd  in  	(28) 7[60],13[77],102[692],103[693],119[720],120[721],125[727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],154[745],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(4) 100[662],222[779],223[780],224[781]
;; rd  kill	(32) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],222[779],223[780],224[781]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(27) 7[60],13[77],102[692],103[693],119[720],120[721],125[727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u246(7){ d60(bb 0 insn -1) }u247(13){ d77(bb 0 insn -1) }u248(102){ d692(bb 0 insn -1) }u249(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 160
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(27) 7[60],13[77],102[692],103[693],119[720],120[721],125[727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(3) 0[5],125[726],160[746]
;; rd  kill	(35) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16],14[78,79,80,81,82,83,84,85,86],125[725,726,727,728,729,730,731,732],160[746]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(23) 7[60],13[77],102[692],103[693],119[720],120[721],125[726],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 22 25 23 24 )->[26]->( 30 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u258(7){ d60(bb 0 insn -1) }u259(13){ d77(bb 0 insn -1) }u260(102){ d692(bb 0 insn -1) }u261(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 226
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 226
;; live  kill	
;; rd  in  	(29) 7[60],13[77],102[692],103[693],119[720],120[721],125[726,727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],154[745],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(2) 100[660],226[782]
;; rd  kill	(30) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],226[782]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(28) 7[60],13[77],102[692],103[693],119[720],120[721],125[726,727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 26 )->[27]->( 28 30 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u267(7){ d60(bb 0 insn -1) }u268(13){ d77(bb 0 insn -1) }u269(102){ d692(bb 0 insn -1) }u270(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 251
;; lr  def 	 100 [cc] 164 228 233 234 235
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 164 228 233 234 235
;; live  kill	
;; rd  in  	(28) 7[60],13[77],102[692],103[693],119[720],120[721],125[726,727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(6) 100[659],164[747],228[783],233[784],234[785],235[786]
;; rd  kill	(34) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],164[747],228[783],233[784],234[785],235[786]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 249 250 251 254
;; rd  out 	(28) 7[60],13[77],102[692],103[693],119[720],125[726,727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],164[747],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 27 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u282(7){ d60(bb 0 insn -1) }u283(13){ d77(bb 0 insn -1) }u284(102){ d692(bb 0 insn -1) }u285(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 164 254
;; lr  def 	 100 [cc] 240 241 242
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 240 241 242
;; live  kill	
;; rd  in  	(28) 7[60],13[77],102[692],103[693],119[720],125[726,727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],164[747],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(4) 100[658],240[787],241[788],242[789]
;; rd  kill	(32) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],240[787],241[788],242[789]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(27) 7[60],13[77],102[692],103[693],119[720],125[726,727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u293(7){ d60(bb 0 insn -1) }u294(13){ d77(bb 0 insn -1) }u295(102){ d692(bb 0 insn -1) }u296(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 170
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(27) 7[60],13[77],102[692],103[693],119[720],125[726,727,728,729,730,731],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(3) 0[3],125[725],170[748]
;; rd  kill	(35) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16],14[78,79,80,81,82,83,84,85,86],125[725,726,727,728,729,730,731,732],170[748]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(22) 7[60],13[77],102[692],103[693],119[720],125[725],126[733],127[734],128[735,736],129[737,738],130[739,740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 7 27 26 29 28 )->[30]->( 3 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u305(7){ d60(bb 0 insn -1) }u306(13){ d77(bb 0 insn -1) }u307(102){ d692(bb 0 insn -1) }u308(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 129 130
;; lr  def 	 100 [cc] 129 130 243
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 249 250 251 254
;; live  gen 	 100 [cc] 129 130 243
;; live  kill	
;; rd  in  	(31) 7[60],13[77],102[692],103[693],119[720],120[721],125[725,726,727,728,729,730,731,732],126[733],127[734],128[735,736],129[737,738],130[739,740],164[747],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(4) 100[656],129[738],130[740],243[790]
;; rd  kill	(33) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],129[737,738],130[739,740]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(19) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[738],130[740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 30 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u323(7){ d60(bb 0 insn -1) }u324(13){ d77(bb 0 insn -1) }u325(102){ d692(bb 0 insn -1) }u326(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 171
;; lr  def 	 100 [cc] 128 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; live  gen 	 100 [cc] 128 171
;; live  kill	
;; rd  in  	(19) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[738],130[740],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;; rd  gen 	(3) 100[655],128[735],171[749]
;; rd  kill	(33) 100[655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683],128[735,736],171[749,750]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; rd  out 	(13) 7[60],13[77],102[692],103[693],126[733],127[734],128[735],171[749],244[793],246[794],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 2 31 )->[32]->( 3 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u332(7){ d60(bb 0 insn -1) }u333(13){ d77(bb 0 insn -1) }u334(102){ d692(bb 0 insn -1) }u335(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 171 246
;; lr  def 	 119 129 130 247 248 249
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 254
;; live  gen 	 119 129 130 247 248 249
;; live  kill	
;; rd  in  	(16) 7[60],13[77],100[655],102[692],103[693],126[733],127[734],128[735,736],171[749,750],244[793],246[794],250[798],251[799],254[800]
;; rd  gen 	(6) 119[720],129[737],130[739],247[795],248[796],249[797]
;; rd  kill	(8) 119[720],129[737,738],130[739,740],247[795],248[796],249[797]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 249 250 251 254
;; rd  out 	(19) 7[60],13[77],102[692],103[693],119[720],126[733],127[734],128[735,736],129[737],130[739],171[749,750],244[793],246[794],249[797],250[798],251[799],254[800]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 31 )->[33]->( 1 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u343(7){ d60(bb 0 insn -1) }u344(13){ d77(bb 0 insn -1) }u345(102){ d692(bb 0 insn -1) }u346(103){ d693(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(13) 7[60],13[77],102[692],103[693],126[733],127[734],128[735],171[749],244[793],246[794],250[798],251[799],254[800]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[60],13[77],102[692],103[693]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }
;;   reg 103 { d693(bb 0 insn -1) }

( 33 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u347(7){ d60(bb 0 insn -1) }u348(13){ d77(bb 0 insn -1) }u349(102){ d692(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[60],13[77],102[692],103[693]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d60(bb 0 insn -1) }
;;   reg 13 { d77(bb 0 insn -1) }
;;   reg 102 { d692(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 34 to worklist
  Adding insn 37 to worklist
  Adding insn 40 to worklist
  Adding insn 43 to worklist
  Adding insn 50 to worklist
  Adding insn 67 to worklist
  Adding insn 73 to worklist
  Adding insn 85 to worklist
  Adding insn 94 to worklist
  Adding insn 97 to worklist
  Adding insn 103 to worklist
  Adding insn 116 to worklist
  Adding insn 133 to worklist
  Adding insn 140 to worklist
  Adding insn 146 to worklist
  Adding insn 161 to worklist
  Adding insn 178 to worklist
  Adding insn 185 to worklist
  Adding insn 191 to worklist
  Adding insn 206 to worklist
  Adding insn 223 to worklist
  Adding insn 230 to worklist
  Adding insn 236 to worklist
  Adding insn 251 to worklist
  Adding insn 271 to worklist
  Adding insn 281 to worklist
  Adding insn 287 to worklist
  Adding insn 312 to worklist
  Adding insn 304 to worklist
  Adding insn 301 to worklist
  Adding insn 320 to worklist
Finished finding needed instructions:
Processing use of (reg 100 cc) in insn 320:
  Adding insn 319 to worklist
Processing use of (reg 128 [ y ]) in insn 319:
  Adding insn 315 to worklist
Processing use of (reg 128 [ y ]) in insn 315:
  Adding insn 5 to worklist
Processing use of (reg 129 [ ivtmp.54 ]) in insn 301:
  Adding insn 309 to worklist
  Adding insn 3 to worklist
Processing use of (reg 243 [ color ]) in insn 301:
  Adding insn 297 to worklist
  Adding insn 298 to worklist
  Adding insn 299 to worklist
Processing use of (reg 125 [ color ]) in insn 299:
  Adding insn 52 to worklist
  Adding insn 75 to worklist
  Adding insn 87 to worklist
  Adding insn 105 to worklist
  Adding insn 148 to worklist
  Adding insn 193 to worklist
  Adding insn 238 to worklist
  Adding insn 289 to worklist
Processing use of (reg 243 [ color ]) in insn 299:
Processing use of (subreg (reg 170 [ _134 ]) 0) in insn 289:
  Adding insn 288 to worklist
Processing use of (reg 0 r0) in insn 288:
Processing use of (subreg (reg 160 [ _116 ]) 0) in insn 238:
  Adding insn 237 to worklist
Processing use of (reg 0 r0) in insn 237:
Processing use of (subreg (reg 150 [ _98 ]) 0) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 0 r0) in insn 192:
Processing use of (subreg (reg 140 [ _80 ]) 0) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 0 r0) in insn 147:
Processing use of (subreg (reg 124 [ _13 ]) 0) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 0 r0) in insn 104:
Processing use of (subreg (reg 123 [ _12 ]) 0) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 0 r0) in insn 86:
Processing use of (subreg (reg 122 [ _11 ]) 0) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 0 r0) in insn 74:
Processing use of (subreg (reg 118 [ _7 ]) 0) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 0 r0) in insn 51:
Processing use of (reg 125 [ color ]) in insn 298:
Processing use of (reg 243 [ color ]) in insn 298:
Processing use of (reg 171 [ ivtmp.67 ]) in insn 3:
  Adding insn 26 to worklist
  Adding insn 318 to worklist
Processing use of (reg 171 [ ivtmp.67 ]) in insn 318:
Processing use of (reg 129 [ ivtmp.54 ]) in insn 309:
Processing use of (reg 129 [ ivtmp.54 ]) in insn 304:
Processing use of (reg 243 [ color ]) in insn 304:
Processing use of (reg 100 cc) in insn 312:
  Adding insn 311 to worklist
Processing use of (reg 130 [ x ]) in insn 311:
  Adding insn 306 to worklist
Processing use of (reg 130 [ x ]) in insn 306:
  Adding insn 4 to worklist
Processing use of (reg 13 sp) in insn 287:
Processing use of (reg 0 r0) in insn 287:
  Adding insn 286 to worklist
Processing use of (reg 1 r1) in insn 287:
  Adding insn 285 to worklist
Processing use of (reg 2 r2) in insn 287:
  Adding insn 284 to worklist
Processing use of (reg 2 r2) in insn 285:
Processing use of (reg 100 cc) in insn 281:
  Adding insn 280 to worklist
Processing use of (reg 119 [ _8 ]) in insn 280:
  Adding insn 326 to worklist
Processing use of (reg 242 [ spy ]) in insn 280:
  Adding insn 279 to worklist
Processing use of (reg 240) in insn 279:
  Adding insn 278 to worklist
Processing use of (reg 164 [ _127 ]) in insn 278:
  Adding insn 256 to worklist
Processing use of (reg 241 [ sp[3].y ]) in insn 278:
  Adding insn 277 to worklist
Processing use of (reg 254) in insn 277:
  Adding insn 276 to worklist
Processing use of (reg 250) in insn 276:
  Adding insn 113 to worklist
Processing use of (reg 228 [ Blocksize ]) in insn 256:
  Adding insn 255 to worklist
Processing use of (reg 244) in insn 255:
  Adding insn 9 to worklist
Processing use of (reg 128 [ y ]) in insn 326:
Processing use of (reg 100 cc) in insn 271:
  Adding insn 270 to worklist
Processing use of (reg 120 [ _9 ]) in insn 270:
  Adding insn 59 to worklist
Processing use of (reg 235 [ spx ]) in insn 270:
  Adding insn 269 to worklist
Processing use of (reg 233) in insn 269:
  Adding insn 268 to worklist
Processing use of (reg 164 [ _127 ]) in insn 268:
Processing use of (reg 234 [ sp[3].x ]) in insn 268:
  Adding insn 267 to worklist
Processing use of (reg 251) in insn 267:
  Adding insn 266 to worklist
Processing use of (reg 250) in insn 266:
Processing use of (reg 130 [ x ]) in insn 59:
Processing use of (reg 100 cc) in insn 251:
  Adding insn 250 to worklist
Processing use of (reg 226 [ sp[3].life ]) in insn 250:
  Adding insn 249 to worklist
Processing use of (reg 250) in insn 249:
Processing use of (reg 13 sp) in insn 236:
Processing use of (reg 0 r0) in insn 236:
  Adding insn 235 to worklist
Processing use of (reg 1 r1) in insn 236:
  Adding insn 234 to worklist
Processing use of (reg 2 r2) in insn 236:
  Adding insn 233 to worklist
Processing use of (reg 2 r2) in insn 234:
Processing use of (reg 100 cc) in insn 230:
  Adding insn 229 to worklist
Processing use of (reg 119 [ _8 ]) in insn 229:
Processing use of (reg 224 [ spy ]) in insn 229:
  Adding insn 228 to worklist
Processing use of (reg 222) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 154 [ _109 ]) in insn 227:
  Adding insn 211 to worklist
Processing use of (reg 223 [ sp[2].y ]) in insn 227:
  Adding insn 226 to worklist
Processing use of (reg 250) in insn 226:
Processing use of (reg 216 [ Blocksize ]) in insn 211:
  Adding insn 210 to worklist
Processing use of (reg 244) in insn 210:
Processing use of (reg 100 cc) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 120 [ _9 ]) in insn 222:
Processing use of (reg 220 [ spx ]) in insn 222:
  Adding insn 221 to worklist
Processing use of (reg 218) in insn 221:
  Adding insn 220 to worklist
Processing use of (reg 154 [ _109 ]) in insn 220:
Processing use of (reg 219 [ sp[2].x ]) in insn 220:
  Adding insn 219 to worklist
Processing use of (reg 250) in insn 219:
Processing use of (reg 100 cc) in insn 206:
  Adding insn 205 to worklist
Processing use of (reg 214 [ sp[2].life ]) in insn 205:
  Adding insn 204 to worklist
Processing use of (reg 250) in insn 204:
Processing use of (reg 13 sp) in insn 191:
Processing use of (reg 0 r0) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 1 r1) in insn 191:
  Adding insn 189 to worklist
Processing use of (reg 2 r2) in insn 191:
  Adding insn 188 to worklist
Processing use of (reg 2 r2) in insn 189:
Processing use of (reg 100 cc) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 119 [ _8 ]) in insn 184:
Processing use of (reg 212 [ spy ]) in insn 184:
  Adding insn 183 to worklist
Processing use of (reg 210) in insn 183:
  Adding insn 182 to worklist
Processing use of (reg 144 [ _91 ]) in insn 182:
  Adding insn 166 to worklist
Processing use of (reg 211 [ sp[1].y ]) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 250) in insn 181:
Processing use of (reg 204 [ Blocksize ]) in insn 166:
  Adding insn 165 to worklist
Processing use of (reg 244) in insn 165:
Processing use of (reg 100 cc) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 120 [ _9 ]) in insn 177:
Processing use of (reg 208 [ spx ]) in insn 177:
  Adding insn 176 to worklist
Processing use of (reg 206) in insn 176:
  Adding insn 175 to worklist
Processing use of (reg 144 [ _91 ]) in insn 175:
Processing use of (reg 207 [ sp[1].x ]) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 250) in insn 174:
Processing use of (reg 100 cc) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 202 [ sp[1].life ]) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 250) in insn 159:
Processing use of (reg 13 sp) in insn 146:
Processing use of (reg 0 r0) in insn 146:
  Adding insn 145 to worklist
Processing use of (reg 1 r1) in insn 146:
  Adding insn 144 to worklist
Processing use of (reg 2 r2) in insn 146:
  Adding insn 143 to worklist
Processing use of (reg 2 r2) in insn 144:
Processing use of (reg 100 cc) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 119 [ _8 ]) in insn 139:
Processing use of (reg 200 [ spy ]) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 198) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 134 [ _73 ]) in insn 137:
  Adding insn 121 to worklist
Processing use of (reg 199 [ sp[0].y ]) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 250) in insn 136:
Processing use of (reg 192 [ Blocksize ]) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 244) in insn 120:
Processing use of (reg 100 cc) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 120 [ _9 ]) in insn 132:
Processing use of (reg 196 [ spx ]) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 194) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 134 [ _73 ]) in insn 130:
Processing use of (reg 195 [ sp[0].x ]) in insn 130:
  Adding insn 129 to worklist
Processing use of (reg 250) in insn 129:
Processing use of (reg 100 cc) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 190 [ sp[0].life ]) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 250) in insn 114:
Processing use of (reg 13 sp) in insn 103:
Processing use of (reg 0 r0) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 1 r1) in insn 103:
  Adding insn 101 to worklist
Processing use of (reg 2 r2) in insn 103:
  Adding insn 100 to worklist
Processing use of (reg 2 r2) in insn 101:
Processing use of (reg 2 r2) in insn 102:
Processing use of (reg 100 cc) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 119 [ _8 ]) in insn 96:
Processing use of (reg 127 [ dpy ]) in insn 96:
  Adding insn 20 to worklist
Processing use of (reg 115 [ Blocksize.4_3 ]) in insn 20:
  Adding insn 10 to worklist
Processing use of (reg 181) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 182 [ py ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 180) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 244) in insn 10:
Processing use of (reg 100 cc) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 120 [ _9 ]) in insn 93:
Processing use of (reg 126 [ dpx ]) in insn 93:
  Adding insn 14 to worklist
Processing use of (reg 115 [ Blocksize.4_3 ]) in insn 14:
Processing use of (reg 178) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 179 [ px ]) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 177) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 13 sp) in insn 85:
Processing use of (reg 0 r0) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 1 r1) in insn 85:
  Adding insn 83 to worklist
Processing use of (reg 2 r2) in insn 85:
  Adding insn 82 to worklist
Processing use of (reg 2 r2) in insn 83:
Processing use of (reg 2 r2) in insn 84:
Processing use of (reg 13 sp) in insn 73:
Processing use of (reg 0 r0) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 1 r1) in insn 73:
  Adding insn 71 to worklist
Processing use of (reg 2 r2) in insn 73:
  Adding insn 70 to worklist
Processing use of (reg 2 r2) in insn 71:
Processing use of (reg 2 r2) in insn 72:
Processing use of (reg 100 cc) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 188 [ map[_8][_9] ]) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 120 [ _9 ]) in insn 65:
Processing use of (reg 249) in insn 65:
  Adding insn 63 to worklist
Processing use of (reg 246) in insn 63:
  Adding insn 60 to worklist
Processing use of (reg 248) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 119 [ _8 ]) in insn 62:
Processing use of (reg 247) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 13 sp) in insn 50:
Processing use of (reg 0 r0) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 1 r1) in insn 50:
  Adding insn 48 to worklist
Processing use of (reg 2 r2) in insn 50:
  Adding insn 47 to worklist
Processing use of (reg 2 r2) in insn 48:
Processing use of (reg 100 cc) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 130 [ x ]) in insn 42:
Processing use of (reg 100 cc) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 128 [ y ]) in insn 39:
Processing use of (reg 100 cc) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 130 [ x ]) in insn 36:
Processing use of (reg 100 cc) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 128 [ y ]) in insn 33:
starting the processing of deferred insns
ending the processing of deferred insns


drawMiniMap

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,16u} r1={17d,8u} r2={17d,19u} r3={9d} r7={1d,33u} r12={16d} r13={1d,41u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={29d,21u} r101={8d} r102={1d,33u} r103={1d,32u} r104={8d} r105={8d} r106={8d} r115={1d,2u} r118={1d,1u} r119={1d,6u} r120={1d,6u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={8d,19u} r126={1d,2u} r127={1d,2u} r128={2d,7u} r129={2d,3u} r130={2d,7u} r134={1d,4u} r140={1d,1u} r144={1d,4u} r150={1d,1u} r154={1d,4u} r160={1d,1u} r164={1d,4u} r170={1d,1u} r171={2d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={3d,4u} r244={1d,5u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,12u} r251={1d,1u} r254={1d,1u} 
;;    total ref usage 1150{801d,349u,0e} in 254{246 regular + 8 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 2 9 2 (debug_marker) "../System/map.c":90:2 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 244)
        (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>)) "../System/map.c":90:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ Blocksize.4_3 ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":90:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
        (nil)))
(insn 11 10 12 2 (set (reg/f:SI 177)
        (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059d42d0 px>)) "../System/map.c":90:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SF 179 [ px ])
        (mem/c:SF (reg/f:SI 177) [1 px+0 S4 A32])) "../System/map.c":90:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 177)
        (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059d42d0 px>) [1 px+0 S4 A32])
            (nil))))
(insn 13 12 14 2 (set (reg:SI 178)
        (fix:SI (fix:SF (reg:SF 179 [ px ])))) "../System/map.c":90:13 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 179 [ px ])
        (nil)))
(insn 14 13 15 2 (set (reg/v:SI 126 [ dpx ])
        (div:SI (reg:SI 178)
            (reg:SI 115 [ Blocksize.4_3 ]))) "../System/map.c":90:6 162 {divsi3}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(debug_insn 15 14 16 2 (var_location:SI dpx (reg/v:SI 126 [ dpx ])) "../System/map.c":90:6 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/map.c":91:2 -1
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 180)
        (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059d4360 py>)) "../System/map.c":91:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (reg:SF 182 [ py ])
        (mem/c:SF (reg/f:SI 180) [1 py+0 S4 A32])) "../System/map.c":91:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059d4360 py>) [1 py+0 S4 A32])
            (nil))))
(insn 19 18 20 2 (set (reg:SI 181)
        (fix:SI (fix:SF (reg:SF 182 [ py ])))) "../System/map.c":91:13 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 182 [ py ])
        (nil)))
(insn 20 19 21 2 (set (reg/v:SI 127 [ dpy ])
        (div:SI (reg:SI 181)
            (reg:SI 115 [ Blocksize.4_3 ]))) "../System/map.c":91:6 162 {divsi3}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg:SI 115 [ Blocksize.4_3 ])
            (nil))))
(debug_insn 21 20 22 2 (var_location:SI dpy (reg/v:SI 127 [ dpy ])) "../System/map.c":91:6 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/map.c":92:2 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/map.c":92:6 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/map.c":92:14 -1
     (nil))
(insn 26 25 5 2 (set (reg:SI 171 [ ivtmp.67 ])
        (const:SI (plus:SI (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 00000000059d4a20 pixels>)
                (const_int 140 [0x8c])))) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 26 60 2 (set (reg/v:SI 128 [ y ])
        (const_int 0 [0])) "../System/map.c":92:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 5 113 2 (set (reg/f:SI 246)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)) "../System/map.c":98:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 60 266 2 (set (reg/f:SI 250)
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)) "../System/map.c":102:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 113 276 2 (set (reg/f:SI 251)
        (plus:SI (reg/f:SI 250)
            (const_int 1340 [0x53c]))) "../System/map.c":103:21 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1340 [0x53c])))
        (nil)))
(insn 276 266 310 2 (set (reg/f:SI 254)
        (plus:SI (reg/f:SI 250)
            (const_int 1344 [0x540]))) "../System/map.c":104:21 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1344 [0x540])))
        (nil)))
      ; pc falls through to BB 32
(code_label 310 276 29 3 39 (nil) [1 uses])
(note 29 310 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 3 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../System/map.c":94:4 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../System/map.c":95:4 -1
     (nil))
(insn 33 32 34 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 0 [0]))) "../System/map.c":95:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 232894604 (nil)))
 -> 44)
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 0 [0]))) "../System/map.c":95:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 37 36 38 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 386547060 (nil)))
 -> 44)
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 48 [0x30]))) "../System/map.c":95:24 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241269788 (nil)))
 -> 44)
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 98 [0x62]))) "../System/map.c":95:47 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 43 42 44 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../System/map.c":95:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 602047044 (nil)))
 -> 56)
(code_label 44 43 45 7 30 (nil) [3 uses])
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 7 (debug_marker) "../System/map.c":96:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
(insn 49 48 50 7 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 50 49 51 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":96:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 51 50 52 7 (set (reg:SI 118 [ _7 ])
        (reg:SI 0 r0)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 52 51 53 7 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 118 [ _7 ]) 0))) "../System/map.c":96:11 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(debug_insn 53 52 56 7 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":96:11 -1
     (nil))
      ; pc falls through to BB 30
(code_label 56 53 57 8 31 (nil) [1 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 8 (debug_marker) "../System/map.c":98:5 -1
     (nil))
(insn 59 58 65 8 (set (reg:SI 120 [ _9 ])
        (ashiftrt:SI (reg/v:SI 130 [ x ])
            (const_int 1 [0x1]))) "../System/map.c":98:18 147 {*arm_shiftsi3}
     (nil))
(insn 65 59 66 8 (set (reg:SI 188 [ map[_8][_9] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 249)
                    (reg:SI 120 [ _9 ])) [0 map[_8][_9]+0 S1 A8]))) "../System/map.c":98:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 66 65 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 188 [ map[_8][_9] ])
            (const_int 0 [0]))) "../System/map.c":98:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ map[_8][_9] ])
        (nil)))
(jump_insn 67 66 68 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../System/map.c":98:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 79)
(note 68 67 69 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 9 (debug_marker) "../System/map.c":98:28 -1
     (nil))
(insn 70 69 71 9 (set (reg:SI 2 r2)
        (const_int 255 [0xff])) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 9 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
(insn 72 71 73 9 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
(call_insn 73 72 74 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":98:36 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 74 73 75 9 (set (reg:SI 122 [ _11 ])
        (reg:SI 0 r0)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 75 74 76 9 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 122 [ _11 ]) 0))) "../System/map.c":98:34 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 76 75 79 9 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":98:34 -1
     (nil))
      ; pc falls through to BB 11
(code_label 79 76 80 10 33 (nil) [1 uses])
(note 80 79 81 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 10 (debug_marker) "../System/map.c":99:10 -1
     (nil))
(insn 82 81 83 10 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 10 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
(insn 84 83 85 10 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
(call_insn 85 84 86 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":99:18 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 86 85 87 10 (set (reg:SI 123 [ _12 ])
        (reg:SI 0 r0)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 87 86 88 10 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 123 [ _12 ]) 0))) "../System/map.c":99:16 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(debug_insn 88 87 89 10 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":99:16 -1
     (nil))
(code_label 89 88 90 11 34 (nil) [0 uses])
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 11 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 92 91 93 11 (debug_marker) "../System/map.c":100:5 -1
     (nil))
(insn 93 92 94 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg/v:SI 126 [ dpx ]))) "../System/map.c":100:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 107)
(note 95 94 96 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg/v:SI 127 [ dpy ]))) "../System/map.c":100:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 98 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 107)
(note 98 97 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 13 (debug_marker) "../System/map.c":100:34 -1
     (nil))
(insn 100 99 101 13 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 13 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 102 101 103 13 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 103 102 104 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":100:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 104 103 105 13 (set (reg:SI 124 [ _13 ])
        (reg:SI 0 r0)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 105 104 106 13 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 124 [ _13 ]) 0))) "../System/map.c":100:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 106 105 107 13 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":100:40 -1
     (nil))
(code_label 107 106 108 14 35 (nil) [2 uses])
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 110 14 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 110 109 111 14 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 111 110 112 14 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 112 111 114 14 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 114 112 115 14 (set (reg:SI 190 [ sp[0].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 24 [0x18])) [0 sp[0].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 24 [0x18]))) [0 sp[0].life+0 S1 A32]))
        (nil)))
(insn 115 114 116 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190 [ sp[0].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ sp[0].life ])
        (nil)))
(jump_insn 116 115 117 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 150)
(note 117 116 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 118 117 120 15 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 120 118 121 15 (set (reg:SI 192 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
        (nil)))
(insn 121 120 122 15 (set (reg:SF 134 [ _73 ])
        (float:SF (reg:SI 192 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 192 [ Blocksize ])
        (nil)))
(debug_insn 122 121 123 15 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (reg:SF 134 [ _73 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 123 122 124 15 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 124 123 125 15 (var_location:SF D#18 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 125 124 126 15 (var_location:SF D#17 (div:SF (debug_expr:SF D#18)
        (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 126 125 127 15 (var_location:SI spy (fix:SI (debug_expr:SF D#17))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 127 126 129 15 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 129 127 130 15 (set (reg:SF 195 [ sp[0].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 8 [0x8])) [1 sp[0].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
        (nil)))
(insn 130 129 131 15 (set (reg:SF 194)
        (div:SF (reg:SF 195 [ sp[0].x ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 195 [ sp[0].x ])
        (nil)))
(insn 131 130 132 15 (set (reg:SI 196 [ spx ])
        (fix:SI (fix:SF (reg:SF 194)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 194)
        (nil)))
(insn 132 131 133 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 196 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ spx ])
        (nil)))
(jump_insn 133 132 134 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 150)
(note 134 133 136 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 136 134 137 16 (set (reg:SF 199 [ sp[0].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 12 [0xc])) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])
        (nil)))
(insn 137 136 138 16 (set (reg:SF 198)
        (div:SF (reg:SF 199 [ sp[0].y ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 199 [ sp[0].y ])
        (expr_list:REG_DEAD (reg:SF 134 [ _73 ])
            (nil))))
(insn 138 137 139 16 (set (reg:SI 200 [ spy ])
        (fix:SI (fix:SF (reg:SF 198)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 198)
        (nil)))
(insn 139 138 140 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 200 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ spy ])
        (nil)))
(jump_insn 140 139 141 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 150)
(note 141 140 142 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 17 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 143 142 144 17 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 17 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 145 144 146 17 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 146 145 147 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 147 146 148 17 (set (reg:SI 140 [ _80 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 148 147 149 17 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 140 [ _80 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140 [ _80 ])
        (nil)))
(debug_insn 149 148 150 17 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 150 149 151 18 36 (nil) [3 uses])
(note 151 150 152 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 153 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 153 152 154 18 (debug_marker) "../System/map.c":101:33 -1
     (nil))
(debug_insn 154 153 155 18 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
(debug_insn 155 154 156 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 156 155 157 18 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 157 156 159 18 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 159 157 160 18 (set (reg:SI 202 [ sp[1].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 468 [0x1d4])) [0 sp[1].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 468 [0x1d4]))) [0 sp[1].life+0 S1 A32]))
        (nil)))
(insn 160 159 161 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 202 [ sp[1].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ sp[1].life ])
        (nil)))
(jump_insn 161 160 162 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 195)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 195)
(note 162 161 163 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 163 162 165 19 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 165 163 166 19 (set (reg:SI 204 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
        (nil)))
(insn 166 165 167 19 (set (reg:SF 144 [ _91 ])
        (float:SF (reg:SI 204 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 204 [ Blocksize ])
        (nil)))
(debug_insn 167 166 168 19 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (reg:SF 144 [ _91 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 168 167 169 19 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 169 168 170 19 (var_location:SF D#16 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 170 169 171 19 (var_location:SF D#15 (div:SF (debug_expr:SF D#16)
        (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 171 170 172 19 (var_location:SI spy (fix:SI (debug_expr:SF D#15))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 172 171 174 19 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 174 172 175 19 (set (reg:SF 207 [ sp[1].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 452 [0x1c4])) [1 sp[1].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
        (nil)))
(insn 175 174 176 19 (set (reg:SF 206)
        (div:SF (reg:SF 207 [ sp[1].x ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 207 [ sp[1].x ])
        (nil)))
(insn 176 175 177 19 (set (reg:SI 208 [ spx ])
        (fix:SI (fix:SF (reg:SF 206)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 206)
        (nil)))
(insn 177 176 178 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 208 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ spx ])
        (nil)))
(jump_insn 178 177 179 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 195)
(note 179 178 181 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 181 179 182 20 (set (reg:SF 211 [ sp[1].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 456 [0x1c8])) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])
        (nil)))
(insn 182 181 183 20 (set (reg:SF 210)
        (div:SF (reg:SF 211 [ sp[1].y ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 211 [ sp[1].y ])
        (expr_list:REG_DEAD (reg:SF 144 [ _91 ])
            (nil))))
(insn 183 182 184 20 (set (reg:SI 212 [ spy ])
        (fix:SI (fix:SF (reg:SF 210)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 210)
        (nil)))
(insn 184 183 185 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 212 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ spy ])
        (nil)))
(jump_insn 185 184 186 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 195)
(note 186 185 187 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 188 21 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 188 187 189 21 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 189 188 190 21 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 190 189 191 21 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 191 190 192 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 192 191 193 21 (set (reg:SI 150 [ _98 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 193 192 194 21 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 150 [ _98 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 150 [ _98 ])
        (nil)))
(debug_insn 194 193 195 21 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 195 194 196 22 37 (nil) [3 uses])
(note 196 195 197 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 197 196 198 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 198 197 199 22 (debug_marker) "../System/map.c":101:33 -1
     (nil))
(debug_insn 199 198 200 22 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
(debug_insn 200 199 201 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 201 200 202 22 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 202 201 204 22 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 204 202 205 22 (set (reg:SI 214 [ sp[2].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 912 [0x390])) [0 sp[2].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 912 [0x390]))) [0 sp[2].life+0 S1 A32]))
        (nil)))
(insn 205 204 206 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 214 [ sp[2].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 214 [ sp[2].life ])
        (nil)))
(jump_insn 206 205 207 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 240)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 240)
(note 207 206 208 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 210 23 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 210 208 211 23 (set (reg:SI 216 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
        (nil)))
(insn 211 210 212 23 (set (reg:SF 154 [ _109 ])
        (float:SF (reg:SI 216 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 216 [ Blocksize ])
        (nil)))
(debug_insn 212 211 213 23 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (reg:SF 154 [ _109 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 213 212 214 23 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 214 213 215 23 (var_location:SF D#14 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 215 214 216 23 (var_location:SF D#13 (div:SF (debug_expr:SF D#14)
        (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 216 215 217 23 (var_location:SI spy (fix:SI (debug_expr:SF D#13))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 217 216 219 23 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 219 217 220 23 (set (reg:SF 219 [ sp[2].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 896 [0x380])) [1 sp[2].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
        (nil)))
(insn 220 219 221 23 (set (reg:SF 218)
        (div:SF (reg:SF 219 [ sp[2].x ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 219 [ sp[2].x ])
        (nil)))
(insn 221 220 222 23 (set (reg:SI 220 [ spx ])
        (fix:SI (fix:SF (reg:SF 218)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 218)
        (nil)))
(insn 222 221 223 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 220 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ spx ])
        (nil)))
(jump_insn 223 222 224 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 240)
(note 224 223 226 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 226 224 227 24 (set (reg:SF 223 [ sp[2].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 900 [0x384])) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])
        (nil)))
(insn 227 226 228 24 (set (reg:SF 222)
        (div:SF (reg:SF 223 [ sp[2].y ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 223 [ sp[2].y ])
        (expr_list:REG_DEAD (reg:SF 154 [ _109 ])
            (nil))))
(insn 228 227 229 24 (set (reg:SI 224 [ spy ])
        (fix:SI (fix:SF (reg:SF 222)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 222)
        (nil)))
(insn 229 228 230 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 224 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ spy ])
        (nil)))
(jump_insn 230 229 231 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 240)
(note 231 230 232 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 25 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 233 232 234 25 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 234 233 235 25 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 235 234 236 25 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 236 235 237 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 237 236 238 25 (set (reg:SI 160 [ _116 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 238 237 239 25 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 160 [ _116 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 160 [ _116 ])
        (nil)))
(debug_insn 239 238 240 25 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 240 239 241 26 38 (nil) [3 uses])
(note 241 240 242 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 242 241 243 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 243 242 244 26 (debug_marker) "../System/map.c":101:33 -1
     (nil))
(debug_insn 244 243 245 26 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
(debug_insn 245 244 246 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 246 245 247 26 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 247 246 249 26 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 249 247 250 26 (set (reg:SI 226 [ sp[3].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 1356 [0x54c])) [0 sp[3].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1356 [0x54c]))) [0 sp[3].life+0 S1 A32]))
        (nil)))
(insn 250 249 251 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 226 [ sp[3].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ sp[3].life ])
        (nil)))
(jump_insn 251 250 252 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 291)
(note 252 251 253 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 253 252 255 27 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 255 253 256 27 (set (reg:SI 228 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
        (nil)))
(insn 256 255 257 27 (set (reg:SF 164 [ _127 ])
        (float:SF (reg:SI 228 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 228 [ Blocksize ])
        (nil)))
(debug_insn 257 256 258 27 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (reg:SF 164 [ _127 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 258 257 259 27 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 259 258 260 27 (var_location:SF D#12 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 260 259 261 27 (var_location:SF D#11 (div:SF (debug_expr:SF D#12)
        (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 261 260 262 27 (var_location:SI spy (fix:SI (debug_expr:SF D#11))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 262 261 267 27 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 267 262 268 27 (set (reg:SF 234 [ sp[3].x ])
        (mem/c:SF (reg/f:SI 251) [1 sp[3].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
        (nil)))
(insn 268 267 269 27 (set (reg:SF 233)
        (div:SF (reg:SF 234 [ sp[3].x ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 234 [ sp[3].x ])
        (nil)))
(insn 269 268 270 27 (set (reg:SI 235 [ spx ])
        (fix:SI (fix:SF (reg:SF 233)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 233)
        (nil)))
(insn 270 269 271 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 235 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ spx ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
(jump_insn 271 270 272 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 291)
(note 272 271 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 277 272 278 28 (set (reg:SF 241 [ sp[3].y ])
        (mem/c:SF (reg/f:SI 254) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                    (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])
        (nil)))
(insn 278 277 279 28 (set (reg:SF 240)
        (div:SF (reg:SF 241 [ sp[3].y ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 241 [ sp[3].y ])
        (expr_list:REG_DEAD (reg:SF 164 [ _127 ])
            (nil))))
(insn 279 278 280 28 (set (reg:SI 242 [ spy ])
        (fix:SI (fix:SF (reg:SF 240)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 240)
        (nil)))
(insn 280 279 281 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 242 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ spy ])
        (nil)))
(jump_insn 281 280 282 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 291)
(note 282 281 283 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 283 282 284 29 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 284 283 285 29 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 284 286 29 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 286 285 287 29 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 287 286 288 29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 288 287 289 29 (set (reg:SI 170 [ _134 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 289 288 290 29 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 170 [ _134 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 170 [ _134 ])
        (nil)))
(debug_insn 290 289 291 29 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 291 290 292 30 32 (nil) [3 uses])
(note 292 291 293 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 293 292 294 30 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 294 293 295 30 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 295 294 296 30 (debug_marker) "../System/map.c":109:4 -1
     (nil))
(debug_insn 296 295 297 30 (debug_marker) "../System/map.c":110:4 -1
     (nil))
(insn 297 296 298 30 (set (reg:SI 243 [ color ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 298 297 299 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (nil))
(insn 299 298 301 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color ])
        (nil)))
(insn 301 299 302 30 (set (mem:SI (reg:SI 129 [ ivtmp.54 ]) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.45_242]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":109:27 158 {unaligned_storesi}
     (nil))
(debug_insn 302 301 303 30 (debug_marker) "../System/map.c":111:4 -1
     (nil))
(debug_insn 303 302 304 30 (debug_marker) "../System/map.c":112:4 -1
     (nil))
(insn 304 303 305 30 (set (mem:SI (plus:SI (reg:SI 129 [ ivtmp.54 ])
                (const_int 480 [0x1e0])) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)_229]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":111:31 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 243 [ color ])
        (nil)))
(debug_insn 305 304 306 30 (debug_marker) "../System/map.c":93:29 -1
     (nil))
(insn 306 305 307 30 (set (reg/v:SI 130 [ x ])
        (plus:SI (reg/v:SI 130 [ x ])
            (const_int 2 [0x2]))) "../System/map.c":93:30 7 {*arm_addsi3}
     (nil))
(debug_insn 307 306 308 30 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
(debug_insn 308 307 309 30 (debug_marker) "../System/map.c":93:15 -1
     (nil))
(insn 309 308 311 30 (set (reg:SI 129 [ ivtmp.54 ])
        (plus:SI (reg:SI 129 [ ivtmp.54 ])
            (const_int 4 [0x4]))) "../System/map.c":93:3 7 {*arm_addsi3}
     (nil))
(insn 311 309 312 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 100 [0x64]))) "../System/map.c":93:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 312 311 313 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 310)
            (pc))) "../System/map.c":93:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1052275756 (nil)))
 -> 310)
(note 313 312 314 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 314 313 315 31 (debug_marker) "../System/map.c":92:29 -1
     (nil))
(insn 315 314 316 31 (set (reg/v:SI 128 [ y ])
        (plus:SI (reg/v:SI 128 [ y ])
            (const_int 2 [0x2]))) "../System/map.c":92:30 7 {*arm_addsi3}
     (nil))
(debug_insn 316 315 317 31 (var_location:SI y (reg/v:SI 128 [ y ])) -1
     (nil))
(debug_insn 317 316 318 31 (debug_marker) "../System/map.c":92:14 -1
     (nil))
(insn 318 317 319 31 (set (reg:SI 171 [ ivtmp.67 ])
        (plus:SI (reg:SI 171 [ ivtmp.67 ])
            (const_int 960 [0x3c0]))) "../System/map.c":92:2 7 {*arm_addsi3}
     (nil))
(insn 319 318 320 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 50 [0x32]))) "../System/map.c":92:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 320 319 321 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 331)
            (pc))) "../System/map.c":92:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 42994324 (nil)))
 -> 331)
(code_label 321 320 322 32 29 (nil) [0 uses])
(note 322 321 323 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 323 322 324 32 (var_location:SI y (reg/v:SI 128 [ y ])) -1
     (nil))
(debug_insn 324 323 325 32 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 325 324 326 32 (debug_marker) "../System/map.c":93:15 -1
     (nil))
(insn 326 325 3 32 (set (reg:SI 119 [ _8 ])
        (ashiftrt:SI (reg/v:SI 128 [ y ])
            (const_int 1 [0x1]))) "../System/map.c":98:13 147 {*arm_shiftsi3}
     (nil))
(insn 3 326 4 32 (set (reg:SI 129 [ ivtmp.54 ])
        (reg:SI 171 [ ivtmp.67 ])) "../System/map.c":98:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 3 61 32 (set (reg/v:SI 130 [ x ])
        (const_int 0 [0])) "../System/map.c":93:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 4 62 32 (set (reg:SI 247)
        (const_int 50 [0x32])) "../System/map.c":98:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 32 (set (reg:SI 248)
        (mult:SI (reg:SI 247)
            (reg:SI 119 [ _8 ]))) "../System/map.c":98:16 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 247)
        (nil)))
(insn 63 62 331 32 (set (reg:SI 249)
        (plus:SI (reg/f:SI 246)
            (reg:SI 248))) "../System/map.c":98:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
      ; pc falls through to BB 3
(code_label 331 63 332 33 28 (nil) [1 uses])
(note 332 331 0 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
