
---------- Begin Simulation Statistics ----------
simSeconds                                   0.016711                       # Number of seconds simulated (Second)
simTicks                                  16711403000                       # Number of ticks simulated (Tick)
finalTick                                 16711403000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1935.58                       # Real time elapsed on the host (Second)
hostTickRate                                  8633793                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17233288                       # Number of bytes of host memory used (Byte)
simInsts                                     50000003                       # Number of instructions simulated (Count)
simOps                                       50000003                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    25832                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      25832                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         33422819                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        80063739                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       34                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       70211801                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 606903                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             30063728                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          18399252                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            33334339                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.106290                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.594279                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  16663473     49.99%     49.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2255812      6.77%     56.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2039160      6.12%     62.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2305222      6.92%     69.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2634001      7.90%     77.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2436572      7.31%     85.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2188383      6.56%     91.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1380887      4.14%     95.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1430829      4.29%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              33334339                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  466519     16.32%     16.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 329863     11.54%     27.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   30171      1.06%     28.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                   124      0.00%     28.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                   116      0.00%     28.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    99      0.00%     28.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                  520      0.02%     28.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc               135      0.00%     28.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                   504      0.02%     28.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                 1965      0.07%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     29.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1100590     38.49%     67.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                916100     32.04%     99.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              7711      0.27%     99.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             5014      0.18%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           40      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      43554304     62.03%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1704554      2.43%     64.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         83972      0.12%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        20143      0.03%     64.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        42580      0.06%     64.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        48841      0.07%     64.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        16072      0.02%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         6116      0.01%     64.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv         3819      0.01%     64.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        11156      0.02%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     17073577     24.32%     89.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      7509927     10.70%     99.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       105559      0.15%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        31141      0.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       70211801                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.100715                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2859431                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.040726                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                176635460                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               109609516                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        65341241                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    588807                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   529233                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           260091                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    72769577                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       301615                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          66991317                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      16126871                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   3120561                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           23277541                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10415888                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      7150670                       # Number of stores executed (Count)
system.cpu.numRate                           2.004359                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1035                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           88480                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000003                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000003                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.668456                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.668456                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.495984                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.495984                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   80268178                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  49345416                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      246057                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     189864                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 517153052                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   168101                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 16711403000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       19178519                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       8772800                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       865608                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1040259                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1120193                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              82736                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        84199                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses     37331581                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses         1539                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     30029885                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean    11.891561                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     9.388171                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      5065952     16.87%     16.87% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      5344517     17.80%     34.67% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2       805944      2.68%     37.35% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3       787421      2.62%     39.97% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       248386      0.83%     40.80% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       270153      0.90%     41.70% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6        89836      0.30%     42.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7        80208      0.27%     42.27% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8        20037      0.07%     42.33% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        24618      0.08%     42.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        36044      0.12%     42.53% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        41127      0.14%     42.67% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        58784      0.20%     42.87% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        57931      0.19%     43.06% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        48830      0.16%     43.22% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%     43.22% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%     43.22% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%     43.22% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%     43.22% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%     43.22% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20     17050097     56.78%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           20                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     30029885                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        30071606                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1204393                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     28689784                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.742781                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.778181                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        16744363     58.36%     58.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3490356     12.17%     70.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1459549      5.09%     75.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1043635      3.64%     79.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          928929      3.24%     82.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          690367      2.41%     84.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          487587      1.70%     86.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          393413      1.37%     87.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3451585     12.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     28689784                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000003                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000003                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    18081471                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11878804                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8015818                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     189893                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49630871                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                479767                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     30633037     61.27%     61.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1137054      2.27%     63.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        41146      0.08%     63.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        15867      0.03%     63.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        32114      0.06%     63.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        31121      0.06%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        13444      0.03%     63.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         5095      0.01%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv         3048      0.01%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         6574      0.01%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11817992     23.64%     87.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6180849     12.36%     99.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        60812      0.12%     99.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        21818      0.04%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000003                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3451585                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       21341603                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21341603                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21341603                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21341603                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       107264                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          107264                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       107264                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         107264                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4728467500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4728467500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4728467500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4728467500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21448867                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21448867                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21448867                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21448867                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005001                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005001                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005001                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005001                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 44082.520697                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 44082.520697                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 44082.520697                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 44082.520697                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          933                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1920                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           79                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           29                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      11.810127                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    66.206897                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        22328                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             22328                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        66577                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         66577                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        66577                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        66577                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        40687                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        40687                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        40687                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        40687                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2163042000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2163042000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2163042000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2163042000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001897                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001897                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 53162.975889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 53162.975889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 53162.975889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 53162.975889                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  38639                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     15179747                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        15179747                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        66456                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         66456                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3800247500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3800247500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     15246203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     15246203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004359                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004359                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 57184.415252                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 57184.415252                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        36722                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        36722                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        29734                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        29734                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1926132000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1926132000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001950                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001950                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 64778.771776                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 64778.771776                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6161856                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6161856                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        40808                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        40808                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    928220000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    928220000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6202664                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6202664                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006579                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006579                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 22746.030190                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 22746.030190                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        29855                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        29855                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        10953                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        10953                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    236910000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    236910000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 21629.690496                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 21629.690496                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2015.075007                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             16465874                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              38639                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             426.146484                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2015.075007                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.983923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.983923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          369                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          864                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          727                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          171631623                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         171631623                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  4354149                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              11049926                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  15376613                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1340372                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1213279                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6492915                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                323179                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               94860587                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1697878                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       151895                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       151895                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       151895                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       151895                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        75518                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        75518                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        75518                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        75518                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   4730037500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   4730037500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   4730037500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   4730037500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       227413                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       227413                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       227413                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       227413                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.332074                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.332074                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.332074                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.332074                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 62634.570566                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 62634.570566                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 62634.570566                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 62634.570566                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        75518                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        75518                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        75518                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        75518                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   4654519500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   4654519500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   4654519500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   4654519500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.332074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.332074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.332074                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.332074                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 61634.570566                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 61634.570566                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 61634.570566                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 61634.570566                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        75502                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       151895                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       151895                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        75518                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        75518                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   4730037500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   4730037500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       227413                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       227413                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.332074                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.332074                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 62634.570566                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 62634.570566                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        75518                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        75518                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   4654519500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   4654519500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.332074                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.332074                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 61634.570566                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 61634.570566                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.992408                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       227325                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        75502                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.010847                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1547500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.992408                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999526                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999526                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       530344                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       530344                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              38865                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      109468739                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7419218                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            7419218                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      31755055                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3031672                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      16427                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 3409                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1702                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3045                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11538893                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1460                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      733                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           33334339                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.283965                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.319595                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11887035     35.66%     35.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3831318     11.49%     47.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1967076      5.90%     53.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1740318      5.22%     58.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1690818      5.07%     63.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1313547      3.94%     67.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1469236      4.41%     71.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1143984      3.43%     75.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8291007     24.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             33334339                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.221981                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.275269                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11536411                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11536411                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11536411                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11536411                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2435                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2435                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2435                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2435                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    138872471                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    138872471                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    138872471                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    138872471                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11538846                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11538846                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11538846                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11538846                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000211                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000211                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000211                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000211                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 57031.815606                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 57031.815606                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 57031.815606                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 57031.815606                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        35148                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          397                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      88.534005                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          169                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               169                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          596                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           596                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          596                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          596                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1839                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1839                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1839                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1839                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    111572475                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    111572475                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    111572475                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    111572475                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000159                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000159                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 60670.187602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 60670.187602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 60670.187602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 60670.187602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    169                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11536411                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11536411                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2435                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2435                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    138872471                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    138872471                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11538846                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11538846                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 57031.815606                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 57031.815606                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          596                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          596                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1839                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1839                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    111572475                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    111572475                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 60670.187602                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 60670.187602                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1552.399997                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               116459                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                169                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             689.106509                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1552.399997                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.758008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.758008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1670                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          166                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1501                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.815430                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           92312607                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          92312607                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1213279                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    3737618                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   835332                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               80063773                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               212123                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 19178519                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 8772800                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    34                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      3652                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   832335                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          11683                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         501681                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       941803                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1443484                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 66418512                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                65601332                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  38376303                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  51454645                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.962771                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.745828                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          260                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          260                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          260                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          260                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker         2089                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total         2089                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker         2089                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total         2089                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker    124331500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total    124331500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker    124331500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total    124331500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker         2349                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total         2349                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker         2349                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total         2349                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.889315                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.889315                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.889315                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.889315                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 59517.233126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 59517.233126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 59517.233126                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 59517.233126                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker         2089                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total         2089                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker         2089                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total         2089                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker    122242500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total    122242500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker    122242500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total    122242500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.889315                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.889315                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.889315                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.889315                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 58517.233126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 58517.233126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 58517.233126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 58517.233126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements         2073                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          260                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          260                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker         2089                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total         2089                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker    124331500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total    124331500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker         2349                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total         2349                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.889315                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.889315                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 59517.233126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 59517.233126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker         2089                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total         2089                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker    122242500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total    122242500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.889315                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.889315                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 58517.233126                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 58517.233126                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.667831                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs         2274                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs         2073                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.096961                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    15.667831                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.979239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.979239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         6787                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         6787                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      874788                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7299711                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 7374                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               11683                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2570119                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 4657                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    105                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11878804                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.887316                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            27.111534                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11812557     99.44%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1815      0.02%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  886      0.01%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  790      0.01%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  720      0.01%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  732      0.01%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  756      0.01%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  910      0.01%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  956      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2156      0.02%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               9380      0.08%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3048      0.03%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1813      0.02%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3783      0.03%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1376      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                709      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1668      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2801      0.02%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1592      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                257      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                204      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                212      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                466      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                426      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1445      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                802      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                333      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               3281      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2624      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                197      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            20109      0.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             5827                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11878804                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  16129123                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   73375                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              16202498                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  7151148                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  26565                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              7177713                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      23280271                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       99940                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  23380211                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  11538891                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     793                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              11539684                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      11538891                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         793                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  11539684                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1213279                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5563730                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5101081                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1847                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  15457012                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5997390                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               89854121                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 55825                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 132979                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                5431672                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 449925                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            66360375                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   115187539                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                110389097                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    417336                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36290495                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 30069847                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      35                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  36                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1628758                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        105309807                       # The number of ROB reads (Count)
system.cpu.rob.writes                       164864566                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000003                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000003                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    119                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  10655                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     10774                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   119                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 10655                       # number of overall hits (Count)
system.l2.overallHits::total                    10774                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        75518                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker         2089                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1720                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                30026                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  109353                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        75518                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker         2089                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1720                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               30026                       # number of overall misses (Count)
system.l2.overallMisses::total                 109353                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   4540822000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker    119052000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       109411500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2093355000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         6862640500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   4540822000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker    119052000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      109411500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2093355000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        6862640500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        75518                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker         2089                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1839                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              40681                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                120127                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        75518                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker         2089                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1839                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             40681                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               120127                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.935291                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.738084                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.910312                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.935291                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.738084                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.910312                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 60129.002357                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 56989.947343                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 63611.337209                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 69718.077666                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    62756.764789                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 60129.002357                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 56989.947343                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 63611.337209                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 69718.077666                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   62756.764789                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  260                       # number of writebacks (Count)
system.l2.writebacks::total                       260                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker           73                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker          105                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   178                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker           73                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker          105                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  178                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        75445                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker         1984                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1720                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            30026                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              109175                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        75445                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker         1984                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1720                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           30026                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             109175                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   4386638500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker    110171500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    105971500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2033303000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     6636084500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   4386638500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker    110171500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    105971500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2033303000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    6636084500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999033                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.949737                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.935291                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.738084                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.908830                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999033                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.949737                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.935291                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.738084                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.908830                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58143.528398                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 55529.989919                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 61611.337209                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67718.077666                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 60783.920311                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58143.528398                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 55529.989919                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 61611.337209                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67718.077666                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 60783.920311                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            260                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        63969                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          63969                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              6                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 6                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data            6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst             119                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                119                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1720                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1720                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    109411500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    109411500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1839                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1839                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.935291                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.935291                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 63611.337209                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 63611.337209                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1720                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1720                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    105971500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    105971500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.935291                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.935291                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 61611.337209                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61611.337209                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               7900                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  7900                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             3056                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                3056                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    204724500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      204724500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          10956                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             10956                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.278934                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.278934                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 66991.001309                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 66991.001309                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         3056                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            3056                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    198612500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    198612500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.278934                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.278934                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 64991.001309                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 64991.001309                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           2755                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2755                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        75518                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker         2089                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        26970                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          104577                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   4540822000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker    119052000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1888630500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6548504500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        75518                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker         2089                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        29725                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        107332                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.907317                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.974332                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 60129.002357                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 56989.947343                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 70027.085651                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 62618.974536                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker           73                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker          105                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total           178                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        75445                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker         1984                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        26970                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       104399                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   4386638500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker    110171500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1834690500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6331500500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999033                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.949737                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.907317                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.972674                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58143.528398                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 55529.989919                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68027.085651                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 60647.137425                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks          169                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              169                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          169                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          169                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        22328                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            22328                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        22328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        22328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  6024.732621                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        21820                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      11040                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.976449                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   201410000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    6024.732621                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.367720                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.367720                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          11457                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   66                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  201                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  840                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 6550                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 3800                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.699280                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1675289                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1675289                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       260.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     75445.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples      1984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1720.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     30022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.013655019652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              221568                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                194                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      109175                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        260                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    109175                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      260                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      18.72                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                109175                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  260                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   94197                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    9760                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2579                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1006                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     529                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     353                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     149                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     159                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      90                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    9084.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean   2707.818743                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev  23946.254573                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047            5     41.67%     41.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            5     41.67%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            1      8.33%     91.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::83968-86015            1      8.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            12                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.166667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.137953                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.029857                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                5     41.67%     41.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                7     58.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            12                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6987200                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                16640                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              418109718.25645041                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              995727.28872615                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   16711230000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     152704.62                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      4828480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker       126976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst       110080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1921408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        13184                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 288933251.145939111710                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 7598165.157048753463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 6587118.986957588233                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 114975864.085139945149                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 788922.390298408805                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        75445                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker         1984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1720                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        30026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          260                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   1936802036                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker     45627058                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     50427574                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1065905896                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 279027031566                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25671.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     22997.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29318.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35499.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 1073180890.64                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      4828480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker       126976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst       110080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1921664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6987200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       110080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       110080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        16640                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        16640                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        75445                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker         1984                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1720                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        30026                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          109175                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          260                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            260                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    288933251                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      7598165                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        6587119                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      114991183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         418109718                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      6587119                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       6587119                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       995727                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           995727                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       995727                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    288933251                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      7598165                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       6587119                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     114991183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        419105446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               109171                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 206                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1620                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         9079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2052                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        16203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        24271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         1202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          613                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        14808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         4296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         2909                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         3923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         3206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         1557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1189143432                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             363757772                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3098762564                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10892.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28384.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               75143                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 37                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            68.83                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           17.96                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        34189                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   204.688058                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   129.415895                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   231.233555                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        18264     53.42%     53.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         6598     19.30%     72.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2922      8.55%     81.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2008      5.87%     87.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1586      4.64%     91.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1032      3.02%     94.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          638      1.87%     96.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          410      1.20%     97.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          731      2.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        34189                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               6986944                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              13184                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              418.094399                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.788922                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.18                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               68.73                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    53994953.376000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    71764866.566400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   287964448.128000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  518672.448000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2973020387.971194                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 12701767084.070324                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1149654418.214417                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  17238684830.774380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1031.552218                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1703497816                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    751100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14256805184                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    52657008.768000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    69994379.044800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   171243363.244799                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  255577.728000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2973020387.971194                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 12562547158.324715                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1256625660.595205                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  17086343535.676804                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1022.436209                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1866916868                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    751100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14093386132                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              106119                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           260                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             63969                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3056                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3056                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          106119                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       282579                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       282583                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  282583                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      7003840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      7003856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  7003856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             109177                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   109177    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               109177                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           193102500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          590051712                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         173404                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        93970                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             109171                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        22588                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          169                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            93886                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             10956                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            10956                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1839                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        107332                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             6                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            6                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3847                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       120017                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         6251                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       226538                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 356653                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       128512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4032592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       133696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      4833152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 9127952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             260                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     16640                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            120395                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.248507                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.432149                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   90476     75.15%     75.15% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   29919     24.85%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              120395                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          129508500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1839000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          40685499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           2141894                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          75558918                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        236516                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       116385                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        29917                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  16711403000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.016828                       # Number of seconds simulated (Second)
simTicks                                  16827908000                       # Number of ticks simulated (Tick)
finalTick                                 33539311000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2125.11                       # Real time elapsed on the host (Second)
hostTickRate                                  7918589                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17548680                       # Number of bytes of host memory used (Byte)
simInsts                                    100000003                       # Number of instructions simulated (Count)
simOps                                      100000003                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    47056                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      47056                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         33655816                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        82424300                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       71145875                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 571633                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             32424288                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          20665094                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            33655523                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.113944                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.568101                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  16428361     48.81%     48.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2472708      7.35%     56.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2184006      6.49%     62.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2414631      7.17%     69.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2735359      8.13%     77.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2502362      7.44%     85.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2194622      6.52%     91.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1347508      4.00%     95.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1375966      4.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              33655523                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  440465     15.28%     15.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 534713     18.55%     33.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   35374      1.23%     35.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                   200      0.01%     35.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                   112      0.00%     35.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   137      0.00%     35.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                  481      0.02%     35.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc               208      0.01%     35.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                   656      0.02%     35.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                 2985      0.10%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     35.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1028770     35.69%     70.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                824313     28.59%     99.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              9079      0.31%     99.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             5365      0.19%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            9      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      44350258     62.34%     62.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      2037717      2.86%     65.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        118172      0.17%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        25331      0.04%     65.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        60173      0.08%     65.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        67870      0.10%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        23188      0.03%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         7992      0.01%     65.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv         4735      0.01%     65.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        14847      0.02%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     17115311     24.06%     89.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      7122393     10.01%     99.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       150541      0.21%     99.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        47338      0.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       71145875                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.113925                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2882858                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.040520                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                178576642                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               114136490                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        66095330                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    825122                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   724947                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           368293                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    73607486                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       421238                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          67886664                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      16190780                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   3166239                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           22999262                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10539013                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6808482                       # Number of stores executed (Count)
system.cpu.numRate                           2.017086                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               5                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             293                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.673116                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.673116                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.485627                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.485627                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   82468661                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  50326480                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      341190                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     265890                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 520342480                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   240183                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 33539311000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       19425771                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       8400326                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       929833                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1020925                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1212156                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              70220                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        72472                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses     41949805                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     31438268                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean    12.474109                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     9.382175                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      5213637     16.58%     16.58% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      5803654     18.46%     35.04% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2       504629      1.61%     36.65% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3       429666      1.37%     38.02% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       184084      0.59%     38.60% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5        40455      0.13%     38.73% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6        33543      0.11%     38.84% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7        36255      0.12%     38.95% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8        13298      0.04%     38.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        17360      0.06%     39.05% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        26539      0.08%     39.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        14103      0.04%     39.18% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        14624      0.05%     39.23% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        22770      0.07%     39.30% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        26473      0.08%     39.38% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%     39.38% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%     39.38% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%     39.38% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%     39.38% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%     39.38% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20     19057178     60.62%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           20                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     31438268                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        32430807                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts           1284628                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     28612705                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.747475                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.767647                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        16456893     57.52%     57.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3678685     12.86%     70.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1502595      5.25%     75.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1085632      3.79%     79.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          910794      3.18%     82.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          675278      2.36%     84.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          496154      1.73%     86.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          390653      1.37%     88.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3416021     11.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     28612705                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    17660787                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11765495                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8004988                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     272747                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49628285                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                448703                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     30763447     61.53%     61.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1359160      2.72%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        65956      0.13%     64.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        20703      0.04%     64.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        45620      0.09%     64.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        44978      0.09%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        19950      0.04%     64.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         6662      0.01%     64.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv         4170      0.01%     64.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         8567      0.02%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11675962     23.35%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      5862728     11.73%     99.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        89533      0.18%     99.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        32564      0.07%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3416021                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       21121239                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21121239                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21121239                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21121239                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       103901                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          103901                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       103901                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         103901                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   3786096500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3786096500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   3786096500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3786096500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21225140                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21225140                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21225140                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21225140                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004895                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004895                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004895                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004895                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 36439.461603                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 36439.461603                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 36439.461603                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 36439.461603                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs           53                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           85                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      13.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    42.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        22729                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             22729                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        64856                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         64856                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        64856                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        64856                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        39045                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        39045                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        39045                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        39045                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1849160000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1849160000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1849160000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1849160000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001840                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001840                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 47359.713151                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 47359.713151                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 47359.713151                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 47359.713151                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  39045                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     15267231                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        15267231                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        62618                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         62618                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3573146000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3573146000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     15329849                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     15329849                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004085                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004085                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 57062.601808                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 57062.601808                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        34382                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        34382                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        28236                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        28236                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1758719500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1758719500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001842                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001842                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 62286.425131                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 62286.425131                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5854008                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5854008                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        41283                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        41283                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    212950500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    212950500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5895291                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5895291                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007003                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007003                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  5158.309716                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  5158.309716                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        30474                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        30474                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        10809                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        10809                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     90440500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     90440500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001833                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001833                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  8367.147747                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  8367.147747                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             26076700                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              41093                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             634.577665                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          215                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          893                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          913                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          169840165                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         169840165                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  4525358                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              10641586                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  15796462                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1396716                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1295401                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6609927                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                325807                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               97856434                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1663296                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       135869                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       135869                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       135869                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       135869                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        70799                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        70799                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        70799                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        70799                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   4428026500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   4428026500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   4428026500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   4428026500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       206668                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       206668                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       206668                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       206668                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.342574                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.342574                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.342574                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.342574                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 62543.630560                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 62543.630560                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 62543.630560                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 62543.630560                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        70799                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        70799                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        70799                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        70799                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   4357227500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   4357227500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   4357227500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   4357227500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.342574                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.342574                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.342574                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.342574                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 61543.630560                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 61543.630560                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 61543.630560                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 61543.630560                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        70799                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       135869                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       135869                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        70799                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        70799                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   4428026500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   4428026500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       206668                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       206668                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.342574                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.342574                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 62543.630560                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 62543.630560                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        70799                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        70799                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   4357227500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   4357227500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.342574                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.342574                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 61543.630560                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 61543.630560                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       206756                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        70815                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     2.919664                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       484135                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       484135                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               1877                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      112831118                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7507950                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            7507950                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      32041409                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3201636                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       9329                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                   11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2075                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11890986                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    83                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      646                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           33655523                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.352529                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.319204                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11443625     34.00%     34.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  4118567     12.24%     46.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1964743      5.84%     52.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1844951      5.48%     57.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1717981      5.10%     62.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1334237      3.96%     66.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1506686      4.48%     71.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1132865      3.37%     74.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8591868     25.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             33655523                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.223080                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.352500                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11890788                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11890788                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11890788                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11890788                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          197                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             197                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          197                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            197                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2500500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2500500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2500500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2500500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11890985                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11890985                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11890985                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11890985                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000017                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 12692.893401                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 12692.893401                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 12692.893401                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 12692.893401                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          177                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      44.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          179                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               179                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            3                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          194                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          194                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          194                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          194                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2243500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2243500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2243500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2243500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 11564.432990                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 11564.432990                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 11564.432990                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 11564.432990                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    179                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11890788                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11890788                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          197                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           197                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2500500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2500500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11890985                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11890985                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 12692.893401                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 12692.893401                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          194                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          194                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2243500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2243500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 11564.432990                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 11564.432990                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1678.258346                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             23312773                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1864                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           12506.852468                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1678.258346                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.819462                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.819462                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1685                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1621                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.822754                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           95128074                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          95128074                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1295401                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    3945139                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   747071                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               82424301                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               187639                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 19425771                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 8400326                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      3373                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   744397                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          13193                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         527398                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1000709                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1528107                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 67306915                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                66463623                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  39699575                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  52978260                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.974803                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.749356                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           83                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           83                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           83                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           83                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker         1881                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total         1881                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker         1881                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total         1881                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker    111509000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total    111509000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker    111509000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total    111509000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker         1964                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total         1964                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker         1964                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total         1964                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.957739                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.957739                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.957739                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.957739                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 59281.765019                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 59281.765019                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 59281.765019                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 59281.765019                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker         1881                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total         1881                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker         1881                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total         1881                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker    109628000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total    109628000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker    109628000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total    109628000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.957739                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.957739                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.957739                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.957739                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 58281.765019                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 58281.765019                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 58281.765019                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 58281.765019                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements         1881                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           83                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           83                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker         1881                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total         1881                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker    111509000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total    111509000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker         1964                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total         1964                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.957739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.957739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 59281.765019                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 59281.765019                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker         1881                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total         1881                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker    109628000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total    109628000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.957739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.957739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 58281.765019                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 58281.765019                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs         2039                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs         1897                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.074855                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         5809                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         5809                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      856360                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7660271                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 6952                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               13193                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2505034                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 4518                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11765494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.800169                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            27.451431                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11702772     99.47%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1626      0.01%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  700      0.01%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  504      0.00%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  458      0.00%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  462      0.00%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  500      0.00%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  630      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  651      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 3578      0.03%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               9973      0.08%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3405      0.03%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1869      0.02%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3662      0.03%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1345      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                927      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1411      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2232      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1262      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                278      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                205      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                183      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                487      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                448      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1141      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                851      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                343      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               2644      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2339      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                237      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            18371      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             5301                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11765494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  16193950                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   67339                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              16261289                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  6808940                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  25662                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              6834602                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      23002890                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       93001                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  23095891                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  11890986                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     666                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              11891652                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      11890986                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         666                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  11891652                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1295401                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5769629                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5262330                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              3                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  15892493                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5435667                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               92657281                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 55289                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 141963                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                4931070                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 377350                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            69106407                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   120751894                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                115562148                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    564652                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36576106                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 32530280                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       1                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   1                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1575650                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        107627491                       # The number of ROB reads (Count)
system.cpu.rob.writes                       169992657                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    175                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  13648                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     13823                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   175                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 13648                       # number of overall hits (Count)
system.l2.overallHits::total                    13823                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        70799                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker         1881                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   19                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                25390                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   98089                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        70799                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker         1881                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  19                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               25390                       # number of overall misses (Count)
system.l2.overallMisses::total                  98089                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   4250677000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker    106761000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         1608500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1773223500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         6132270000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   4250677000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker    106761000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        1608500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1773223500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        6132270000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        70799                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker         1881                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                194                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              39038                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                111912                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        70799                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker         1881                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               194                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             39038                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               111912                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.097938                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.650392                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.876483                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.097938                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.650392                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.876483                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 60038.658738                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 56757.575758                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 84657.894737                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 69839.444663                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    62517.407660                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 60038.658738                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 56757.575758                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 84657.894737                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 69839.444663                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   62517.407660                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 4872                       # number of writebacks (Count)
system.l2.writebacks::total                      4872                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker           62                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           77                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   139                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker           62                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           77                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  139                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        70737                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker         1804                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               19                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            25390                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               97950                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        70737                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker         1804                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              19                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           25390                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              97950                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   4106579500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     98784000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      1570500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1722443500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     5929377500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   4106579500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     98784000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      1570500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1722443500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    5929377500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999124                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.959064                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.097938                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.650392                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.875241                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999124                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.959064                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.097938                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.650392                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.875241                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58054.193703                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 54758.314856                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 82657.894737                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67839.444663                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 60534.737111                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58054.193703                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 54758.314856                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 82657.894737                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67839.444663                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 60534.737111                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           4884                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        59605                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          59605                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              7                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 7                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data            7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst             175                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                175                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst            19                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               19                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      1608500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      1608500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          194                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            194                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.097938                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.097938                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84657.894737                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84657.894737                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           19                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           19                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      1570500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      1570500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.097938                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.097938                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 82657.894737                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 82657.894737                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              10059                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 10059                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              747                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 747                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     52449500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       52449500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          10806                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             10806                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.069128                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.069128                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 70213.520750                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 70213.520750                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          747                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             747                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     50955500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     50955500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.069128                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.069128                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68213.520750                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68213.520750                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3589                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3589                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        70799                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker         1881                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        24643                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           97323                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   4250677000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker    106761000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1720774000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6078212000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        70799                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker         1881                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        28232                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        100912                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.872875                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.964434                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 60038.658738                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 56757.575758                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 69828.105344                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 62454.013954                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker           62                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           77                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total           139                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        70737                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker         1804                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        24643                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        97184                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   4106579500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     98784000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1671488000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5876851500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999124                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.959064                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.872875                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.963057                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58054.193703                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 54758.314856                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67828.105344                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 60471.389323                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          179                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              179                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          179                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          179                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        22729                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            22729                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        22729                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        22729                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 13905.654155                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        48195                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      34365                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.402444                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   13905.654155                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.848734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.848734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15651                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    9                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  120                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  797                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 6846                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 7879                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.955261                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1578364                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1578364                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      4872.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     70737.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples      1804.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        19.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     25386.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.005691299652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          284                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          284                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              203817                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               4583                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       97950                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       4872                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     97950                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     4872                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.97                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 97950                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 4872                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   85934                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    8209                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1956                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     680                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     375                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     250                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     172                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     112                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      57                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          284                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     344.672535                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    227.185762                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    338.336267                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-63             30     10.56%     10.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-127           29     10.21%     20.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191           42     14.79%     35.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-255           33     11.62%     47.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-319           40     14.08%     61.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-383           24      8.45%     69.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-447           16      5.63%     75.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-511            9      3.17%     78.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-575           19      6.69%     85.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-639           12      4.23%     89.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-703            6      2.11%     91.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::704-767            3      1.06%     92.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-831            4      1.41%     94.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::832-895            2      0.70%     94.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-959            3      1.06%     95.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.35%     96.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.35%     96.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.35%     96.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.70%     97.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.70%     98.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.35%     98.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.70%     99.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.35%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3456-3519            1      0.35%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           284                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          284                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.133803                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.096180                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.144839                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              135     47.54%     47.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                3      1.06%     48.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              123     43.31%     91.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               21      7.39%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.35%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.35%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           284                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6268800                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               311808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              372524023.78239769                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              18529219.43713978                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   16826700000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     163648.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      4527168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker       115456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1624704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       311424                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 269027379.992807209492                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 6860983.551847324707                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 72260.913240077149                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 96548186.500663071871                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 18506400.201379757375                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        70737                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker         1804                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           19                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        25390                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         4872                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   1806892208                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker     40090496                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       956340                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    904156482                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 970543380126                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25543.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     22223.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     50333.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35610.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 199208411.36                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      4527168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker       115456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1624960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6268800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       311808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       311808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        70737                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker         1804                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        25390                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           97950                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         4872                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           4872                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    269027380                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      6860984                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst          72261                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       96563399                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         372524024                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        72261                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         72261                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     18529219                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         18529219                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     18529219                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    269027380                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      6860984                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         72261                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      96563399                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        391053243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                97946                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                4866                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         7692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        15507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        22446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          323                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        13866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         3636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         2471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         3483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          820                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         2998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         1661                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           85                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29           94                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1038824094                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             326356072                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2752095526                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10606.09                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28098.09                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               68062                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1144                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            69.49                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           23.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        33605                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   195.831811                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   123.838939                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   227.743116                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        18714     55.69%     55.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         6492     19.32%     75.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2502      7.45%     82.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1864      5.55%     88.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1392      4.14%     92.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          957      2.85%     94.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          593      1.76%     96.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          407      1.21%     97.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          684      2.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        33605                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               6268544                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             311424                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              372.508811                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               18.506400                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.04                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.94                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.31                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    51072682.752000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    67900476.940800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   260135456.179200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  10749298.560000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2993801052.379196                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 11849940035.236757                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1880219547.225628                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  17113818549.273561                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1016.990261                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2824621702                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    756350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13246936298                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    53736096.960000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    71437305.643200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   151856449.113600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  7539542.976000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2993801052.379196                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 11699958567.830360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1995459544.780814                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  16973788559.683178                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1008.668966                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3000717280                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    756350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  13070840720                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               97203                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          4872                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             59617                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                747                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               747                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           97203                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       260389                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       260389                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  260389                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      6580608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      6580608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6580608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              97950                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    97950    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                97950                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           200495000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          530232490                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         162439                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        93744                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             101106                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        27601                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          179                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            89008                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             10806                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            10806                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            194                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        100912                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             7                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            7                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          567                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       117135                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5643                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       212397                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 335742                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        23872                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3953088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       120384                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      4531136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 8628480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            4884                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    311808                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            116803                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.251654                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.433966                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   87409     74.83%     74.83% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   29394     25.17%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              116803                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          123365500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            194499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          39041500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           1922916                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          70835926                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        223823                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       111907                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        29391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  16827908000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
