Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Mon Mar 31 15:12:35 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_timing_summary -file vivado_activity_thread_timing_summary_routed.rpt -pb vivado_activity_thread_timing_summary_routed.pb
| Design       : vivado_activity_thread
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 297 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 164 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 69 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.150        0.000                      0                 4613        0.054        0.000                      0                 4613        3.995        0.000                       0                  2552  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.150        0.000                      0                 4613        0.054        0.000                      0                 4613        3.995        0.000                       0                  2552  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.995ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 1.119ns (13.180%)  route 7.371ns (86.820%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.535 - 10.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=2572, unset)         1.905     1.905    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/clk
    SLICE_X80Y133                                                     r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y133        FDRE (Prop_fdre_C_Q)         0.456     2.361 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/Q
                         net (fo=426, routed)         6.963     9.324    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/pipe[3][0]
    SLICE_X66Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.448 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g2_b14/O
                         net (fo=1, routed)           0.000     9.448    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/n_0_g2_b14
    SLICE_X66Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     9.689 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[14]_i_4/O
                         net (fo=1, routed)           0.408    10.097    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/n_0_g_rom_table_lat1.mem_reg[14]_i_4
    SLICE_X67Y85         LUT6 (Prop_lut6_I3_O)        0.298    10.395 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.mem[14]_i_1/O
                         net (fo=1, routed)           0.000    10.395    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/n_0_g_rom_table_lat1.mem[14]_i_1
    SLICE_X67Y85         FDRE                                         r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=2572, unset)         1.535    11.535    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/clk
    SLICE_X67Y85                                                      r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[14]/C
                         clock pessimism              0.014    11.549    
                         clock uncertainty           -0.035    11.514    
    SLICE_X67Y85         FDRE (Setup_fdre_C_D)        0.031    11.545    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[14]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  1.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=2572, unset)         0.683     0.683    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/aclk
    SLICE_X101Y118                                                    r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.141     0.824 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.110     0.934    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q[15]
    SLICE_X100Y118       SRL16E                                       r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=2572, unset)         0.955     0.955    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/aclk
    SLICE_X100Y118                                                    r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2/CLK
                         clock pessimism             -0.258     0.697    
    SLICE_X100Y118       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.880    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275     10.000  5.725  DSP48_X3Y43    vivado_activity_thread_dmul_64ns_64ns_64_6_max_dsp_U6/vivado_activity_thread_ap_dmul_4_max_dsp_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     4.975   3.995  SLICE_X90Y106  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     4.975   3.995  SLICE_X90Y106  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK



