{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 15:49:18 2018 " "Info: Processing started: Mon Jun 11 15:49:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8X8 -c 8X8 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8X8 -c 8X8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "8X8.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/8X8.bdf" { { 120 40 208 136 "CLOCK" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst1\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst1\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst1\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst2\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst2\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst2\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst3\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst3\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst3\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst4\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst4\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst4\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst5\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst5\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst5\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst6\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst6\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst6\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "scanf_gen:inst1\|PULSE " "Info: Detected ripple clock \"scanf_gen:inst1\|PULSE\" as buffer" {  } { { "scanf_gen.vhd" "" { Text "D:/電路實驗/專題/寶貝球/scanf_gen.vhd" 32 -1 0 } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scanf_gen:inst1\|PULSE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register loopcountingg:inst2\|present_state\[0\] register testc:inst\|col_Green\[7\] 31.25 MHz 32.0 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 31.25 MHz between source register \"loopcountingg:inst2\|present_state\[0\]\" and destination register \"testc:inst\|col_Green\[7\]\" (period= 32.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.700 ns + Longest register register " "Info: + Longest register to register delay is 13.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns loopcountingg:inst2\|present_state\[0\] 1 REG LC2_B6 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B6; Fanout = 48; REG Node = 'loopcountingg:inst2\|present_state\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { loopcountingg:inst2|present_state[0] } "NODE_NAME" } } { "loopcountingg.vhd" "" { Text "D:/電路實驗/專題/寶貝球/loopcountingg.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.200 ns) 5.100 ns testc:inst\|Equal0~32 2 COMB LC1_B13 28 " "Info: 2: + IC(2.900 ns) + CELL(2.200 ns) = 5.100 ns; Loc. = LC1_B13; Fanout = 28; COMB Node = 'testc:inst\|Equal0~32'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { loopcountingg:inst2|present_state[0] testc:inst|Equal0~32 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.200 ns) 9.700 ns testc:inst\|col_Red~882 3 COMB LC4_B14 4 " "Info: 3: + IC(2.400 ns) + CELL(2.200 ns) = 9.700 ns; Loc. = LC4_B14; Fanout = 4; COMB Node = 'testc:inst\|col_Red~882'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { testc:inst|Equal0~32 testc:inst|col_Red~882 } "NODE_NAME" } } { "testc.vhd" "" { Text "D:/電路實驗/專題/寶貝球/testc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 12.100 ns testc:inst\|col_Green~1824 4 COMB LC2_B14 1 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 12.100 ns; Loc. = LC2_B14; Fanout = 1; COMB Node = 'testc:inst\|col_Green~1824'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { testc:inst|col_Red~882 testc:inst|col_Green~1824 } "NODE_NAME" } } { "testc.vhd" "" { Text "D:/電路實驗/專題/寶貝球/testc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 13.700 ns testc:inst\|col_Green\[7\] 5 REG LC6_B14 1 " "Info: 5: + IC(0.200 ns) + CELL(1.400 ns) = 13.700 ns; Loc. = LC6_B14; Fanout = 1; REG Node = 'testc:inst\|col_Green\[7\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { testc:inst|col_Green~1824 testc:inst|col_Green[7] } "NODE_NAME" } } { "testc.vhd" "" { Text "D:/電路實驗/專題/寶貝球/testc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 58.39 % ) " "Info: Total cell delay = 8.000 ns ( 58.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 41.61 % ) " "Info: Total interconnect delay = 5.700 ns ( 41.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { loopcountingg:inst2|present_state[0] testc:inst|Equal0~32 testc:inst|col_Red~882 testc:inst|col_Green~1824 testc:inst|col_Green[7] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { loopcountingg:inst2|present_state[0] {} testc:inst|Equal0~32 {} testc:inst|col_Red~882 {} testc:inst|col_Green~1824 {} testc:inst|col_Green[7] {} } { 0.000ns 2.900ns 2.400ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.200ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-16.200 ns - Smallest " "Info: - Smallest clock skew is -16.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 8.200 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLOCK 1 CLK PIN_55 12 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 12; CLK Node = 'CLOCK'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "8X8.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/8X8.bdf" { { 120 40 208 136 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns scanf_gen:inst1\|PULSE 2 REG LC1_A11 37 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A11; Fanout = 37; REG Node = 'scanf_gen:inst1\|PULSE'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLOCK scanf_gen:inst1|PULSE } "NODE_NAME" } } { "scanf_gen.vhd" "" { Text "D:/電路實驗/專題/寶貝球/scanf_gen.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 8.200 ns testc:inst\|col_Green\[7\] 3 REG LC6_B14 1 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 8.200 ns; Loc. = LC6_B14; Fanout = 1; REG Node = 'testc:inst\|col_Green\[7\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { scanf_gen:inst1|PULSE testc:inst|col_Green[7] } "NODE_NAME" } } { "testc.vhd" "" { Text "D:/電路實驗/專題/寶貝球/testc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 25.61 % ) " "Info: Total cell delay = 2.100 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 74.39 % ) " "Info: Total interconnect delay = 6.100 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { CLOCK scanf_gen:inst1|PULSE testc:inst|col_Green[7] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { CLOCK {} CLOCK~out {} scanf_gen:inst1|PULSE {} testc:inst|col_Green[7] {} } { 0.000ns 0.000ns 2.200ns 3.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 24.400 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 24.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLOCK 1 CLK PIN_55 12 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 12; CLK Node = 'CLOCK'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "8X8.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/8X8.bdf" { { 120 40 208 136 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns clk_gen:inst3\|div10_t:inst\|2 2 REG LC1_F34 6 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_F34; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLOCK clk_gen:inst3|div10_t:inst|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 6.600 ns clk_gen:inst3\|div10_t:inst1\|2 3 REG LC1_F36 6 " "Info: 3: + IC(1.600 ns) + CELL(0.700 ns) = 6.600 ns; Loc. = LC1_F36; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst1\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.700 ns) 9.000 ns clk_gen:inst3\|div10_t:inst2\|2 4 REG LC1_F32 6 " "Info: 4: + IC(1.700 ns) + CELL(0.700 ns) = 9.000 ns; Loc. = LC1_F32; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst2\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.700 ns) 12.800 ns clk_gen:inst3\|div10_t:inst3\|2 5 REG LC1_F3 6 " "Info: 5: + IC(3.100 ns) + CELL(0.700 ns) = 12.800 ns; Loc. = LC1_F3; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst3\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 15.700 ns clk_gen:inst3\|div10_t:inst4\|2 6 REG LC1_F16 6 " "Info: 6: + IC(2.200 ns) + CELL(0.700 ns) = 15.700 ns; Loc. = LC1_F16; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst4\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.700 ns) 18.200 ns clk_gen:inst3\|div10_t:inst5\|2 7 REG LC1_F11 6 " "Info: 7: + IC(1.800 ns) + CELL(0.700 ns) = 18.200 ns; Loc. = LC1_F11; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst5\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.700 ns) 20.600 ns clk_gen:inst3\|div10_t:inst6\|2 8 REG LC7_F10 4 " "Info: 8: + IC(1.700 ns) + CELL(0.700 ns) = 20.600 ns; Loc. = LC7_F10; Fanout = 4; REG Node = 'clk_gen:inst3\|div10_t:inst6\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_gen:inst3|div10_t:inst5|2 clk_gen:inst3|div10_t:inst6|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(0.000 ns) 24.400 ns loopcountingg:inst2\|present_state\[0\] 9 REG LC2_B6 48 " "Info: 9: + IC(3.800 ns) + CELL(0.000 ns) = 24.400 ns; Loc. = LC2_B6; Fanout = 48; REG Node = 'loopcountingg:inst2\|present_state\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clk_gen:inst3|div10_t:inst6|2 loopcountingg:inst2|present_state[0] } "NODE_NAME" } } { "loopcountingg.vhd" "" { Text "D:/電路實驗/專題/寶貝球/loopcountingg.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 25.82 % ) " "Info: Total cell delay = 6.300 ns ( 25.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.100 ns ( 74.18 % ) " "Info: Total interconnect delay = 18.100 ns ( 74.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.400 ns" { CLOCK clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 clk_gen:inst3|div10_t:inst6|2 loopcountingg:inst2|present_state[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "24.400 ns" { CLOCK {} CLOCK~out {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} clk_gen:inst3|div10_t:inst6|2 {} loopcountingg:inst2|present_state[0] {} } { 0.000ns 0.000ns 2.200ns 1.600ns 1.700ns 3.100ns 2.200ns 1.800ns 1.700ns 3.800ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { CLOCK scanf_gen:inst1|PULSE testc:inst|col_Green[7] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { CLOCK {} CLOCK~out {} scanf_gen:inst1|PULSE {} testc:inst|col_Green[7] {} } { 0.000ns 0.000ns 2.200ns 3.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.400 ns" { CLOCK clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 clk_gen:inst3|div10_t:inst6|2 loopcountingg:inst2|present_state[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "24.400 ns" { CLOCK {} CLOCK~out {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} clk_gen:inst3|div10_t:inst6|2 {} loopcountingg:inst2|present_state[0] {} } { 0.000ns 0.000ns 2.200ns 1.600ns 1.700ns 3.100ns 2.200ns 1.800ns 1.700ns 3.800ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "loopcountingg.vhd" "" { Text "D:/電路實驗/專題/寶貝球/loopcountingg.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "testc.vhd" "" { Text "D:/電路實驗/專題/寶貝球/testc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { loopcountingg:inst2|present_state[0] testc:inst|Equal0~32 testc:inst|col_Red~882 testc:inst|col_Green~1824 testc:inst|col_Green[7] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { loopcountingg:inst2|present_state[0] {} testc:inst|Equal0~32 {} testc:inst|col_Red~882 {} testc:inst|col_Green~1824 {} testc:inst|col_Green[7] {} } { 0.000ns 2.900ns 2.400ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.200ns 2.200ns 1.400ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { CLOCK scanf_gen:inst1|PULSE testc:inst|col_Green[7] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { CLOCK {} CLOCK~out {} scanf_gen:inst1|PULSE {} testc:inst|col_Green[7] {} } { 0.000ns 0.000ns 2.200ns 3.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.400 ns" { CLOCK clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 clk_gen:inst3|div10_t:inst6|2 loopcountingg:inst2|present_state[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "24.400 ns" { CLOCK {} CLOCK~out {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} clk_gen:inst3|div10_t:inst6|2 {} loopcountingg:inst2|present_state[0] {} } { 0.000ns 0.000ns 2.200ns 1.600ns 1.700ns 3.100ns 2.200ns 1.800ns 1.700ns 3.800ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK ROW_S\[3\] testc:inst\|row_Green\[3\] 18.500 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"ROW_S\[3\]\" through register \"testc:inst\|row_Green\[3\]\" is 18.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 8.200 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLOCK 1 CLK PIN_55 12 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 12; CLK Node = 'CLOCK'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "8X8.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/8X8.bdf" { { 120 40 208 136 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns scanf_gen:inst1\|PULSE 2 REG LC1_A11 37 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A11; Fanout = 37; REG Node = 'scanf_gen:inst1\|PULSE'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLOCK scanf_gen:inst1|PULSE } "NODE_NAME" } } { "scanf_gen.vhd" "" { Text "D:/電路實驗/專題/寶貝球/scanf_gen.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 8.200 ns testc:inst\|row_Green\[3\] 3 REG LC3_B12 2 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 8.200 ns; Loc. = LC3_B12; Fanout = 2; REG Node = 'testc:inst\|row_Green\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { scanf_gen:inst1|PULSE testc:inst|row_Green[3] } "NODE_NAME" } } { "testc.vhd" "" { Text "D:/電路實驗/專題/寶貝球/testc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 25.61 % ) " "Info: Total cell delay = 2.100 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 74.39 % ) " "Info: Total interconnect delay = 6.100 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { CLOCK scanf_gen:inst1|PULSE testc:inst|row_Green[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { CLOCK {} CLOCK~out {} scanf_gen:inst1|PULSE {} testc:inst|row_Green[3] {} } { 0.000ns 0.000ns 2.200ns 3.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "testc.vhd" "" { Text "D:/電路實驗/專題/寶貝球/testc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.600 ns + Longest register pin " "Info: + Longest register to pin delay is 9.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns testc:inst\|row_Green\[3\] 1 REG LC3_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_B12; Fanout = 2; REG Node = 'testc:inst\|row_Green\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { testc:inst|row_Green[3] } "NODE_NAME" } } { "testc.vhd" "" { Text "D:/電路實驗/專題/寶貝球/testc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(6.300 ns) 9.600 ns ROW_S\[3\] 2 PIN PIN_91 0 " "Info: 2: + IC(3.300 ns) + CELL(6.300 ns) = 9.600 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'ROW_S\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { testc:inst|row_Green[3] ROW_S[3] } "NODE_NAME" } } { "8X8.bdf" "" { Schematic "D:/電路實驗/專題/寶貝球/8X8.bdf" { { 136 1008 1185 152 "ROW_S\[0..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 65.63 % ) " "Info: Total cell delay = 6.300 ns ( 65.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 34.38 % ) " "Info: Total interconnect delay = 3.300 ns ( 34.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { testc:inst|row_Green[3] ROW_S[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { testc:inst|row_Green[3] {} ROW_S[3] {} } { 0.000ns 3.300ns } { 0.000ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { CLOCK scanf_gen:inst1|PULSE testc:inst|row_Green[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { CLOCK {} CLOCK~out {} scanf_gen:inst1|PULSE {} testc:inst|row_Green[3] {} } { 0.000ns 0.000ns 2.200ns 3.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { testc:inst|row_Green[3] ROW_S[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { testc:inst|row_Green[3] {} ROW_S[3] {} } { 0.000ns 3.300ns } { 0.000ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 15:49:19 2018 " "Info: Processing ended: Mon Jun 11 15:49:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
