
---------- Begin Simulation Statistics ----------
simSeconds                                   0.008307                       # Number of seconds simulated (Second)
simTicks                                   8306807000                       # Number of ticks simulated (Tick)
finalTick                                  8306807000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     53.52                       # Real time elapsed on the host (Second)
hostTickRate                                155210233                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682168                       # Number of bytes of host memory used (Byte)
simInsts                                     15326030                       # Number of instructions simulated (Count)
simOps                                       16119717                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   286362                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     301191                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         16613615                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        16721390                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      442                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       16529699                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4928                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               602114                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            464596                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 156                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            16457676                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.004376                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.224697                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7021497     42.66%     42.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5269299     32.02%     74.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2561017     15.56%     90.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    873253      5.31%     95.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    432509      2.63%     98.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    132557      0.81%     98.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     87786      0.53%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     38994      0.24%     99.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40764      0.25%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              16457676                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   23125      0.16%      0.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  65587      0.46%      0.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                14236358     99.09%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   3449      0.02%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23603      0.16%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14943      0.10%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       209602      1.27%      1.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      11936584     72.21%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1370969      8.29%     81.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       1362531      8.24%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            2      0.00%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            2      0.00%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            2      0.00%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            9      0.00%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        16263      0.10%     90.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     90.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       433955      2.63%     92.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          129      0.00%     92.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     92.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        16298      0.10%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       959073      5.80%     98.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       224278      1.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       16529699                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.994949                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            14367080                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.869168                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 61689471                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                16214186                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        15339373                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  2199611                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 1109835                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         1096280                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    29794217                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      892960                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          16505190                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        947440                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     24509                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              102175                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1170148                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3265365                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       222708                       # Number of stores executed (Count)
system.cpu.numRate                           0.993474                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1634                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          155939                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    15326030                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      16119717                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.084013                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.084013                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.922498                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.922498                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   20546941                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   9389366                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    3217989                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     7709982                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    7704836                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3806170                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      227                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         942589                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        230065                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         9362                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13562                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3400144                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3325078                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16538                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2082034                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7992                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2078832                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998462                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17665                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 44                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6864                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1343                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5521                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          693                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          598892                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             286                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16197                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     16364843                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.991215                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.129288                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        11957644     73.07%     73.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1056935      6.46%     79.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1060075      6.48%     86.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          599965      3.67%     89.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          427512      2.61%     92.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           46405      0.28%     92.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           80034      0.49%     93.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          268357      1.64%     94.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          867916      5.30%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     16364843                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             15427397                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               16221084                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1025953                       # Number of memory references committed (Count)
system.cpu.commit.loads                        833076                       # Number of loads committed (Count)
system.cpu.commit.amos                            110                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         118                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3212159                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          1094839                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    13820269                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11076                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       208855      1.29%      1.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     11789021     72.68%     73.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1369905      8.45%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      1361355      8.39%     90.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     90.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            2      0.00%     90.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            1      0.00%     90.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            1      0.00%     90.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     90.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            7      0.00%     90.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     90.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        16112      0.10%     90.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       433632      2.67%     93.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          101      0.00%     93.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     93.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        16138      0.10%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     93.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       833076      5.14%     98.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       192877      1.19%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     16221084                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        867916                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         756901                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            756901                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        756901                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           756901                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       318090                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          318090                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       318090                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         318090                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  14102626480                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  14102626480                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  14102626480                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  14102626480                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1074991                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1074991                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1074991                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1074991                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.295900                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.295900                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.295900                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.295900                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 44335.334276                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 44335.334276                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 44335.334276                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 44335.334276                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        98006                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1035                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2127                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           12                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      46.077104                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    86.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         3404                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              3404                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       201088                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        201088                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       201088                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       201088                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       117002                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       117002                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       117002                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       117002                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   8696194700                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   8696194700                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   8696194700                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   8696194700                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.108840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.108840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.108840                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.108840                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 74325.179911                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 74325.179911                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 74325.179911                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 74325.179911                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 115983                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       569962                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          569962                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       312248                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        312248                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  13757605500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  13757605500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       882210                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       882210                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.353938                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.353938                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 44059.867477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 44059.867477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       197539                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       197539                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       114709                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       114709                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   8559843500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   8559843500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.130025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.130025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 74622.248472                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 74622.248472                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          105                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             105                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       313000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       313000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          110                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          110                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.045455                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.045455                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        62600                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        62600                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       308000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       308000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.045455                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.045455                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        61600                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        61600                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       186939                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         186939                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5711                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5711                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    340845072                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    340845072                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       192650                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       192650                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.029644                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.029644                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59682.204868                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59682.204868                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3549                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3549                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2162                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2162                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    132306292                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    132306292                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.011222                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.011222                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61196.249769                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61196.249769                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1019.487405                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               874013                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             117007                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.469750                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1019.487405                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          886                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            4417411                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           4417411                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   877042                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13281189                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    598826                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1683778                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16841                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2051447                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   914                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               16969543                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3123                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3448726                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       16301073                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3400144                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2097840                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      12986658                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   35446                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  589                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3923                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3397020                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5393                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           16457676                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.045705                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.153719                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11760421     71.46%     71.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1170556      7.11%     78.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1359197      8.26%     86.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   214202      1.30%     88.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   169019      1.03%     89.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   274161      1.67%     90.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   668524      4.06%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   112470      0.68%     95.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   729126      4.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             16457676                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.204660                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.981188                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3394087                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3394087                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3394087                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3394087                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2933                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2933                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2933                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2933                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    194648998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    194648998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    194648998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    194648998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3397020                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3397020                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3397020                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3397020                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000863                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000863                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000863                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000863                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66365.154449                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66365.154449                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66365.154449                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66365.154449                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          755                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           18                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      41.944444                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2048                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2048                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          628                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           628                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          628                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          628                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2305                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2305                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2305                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2305                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    154524499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    154524499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    154524499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    154524499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000679                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000679                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000679                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000679                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67038.828200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67038.828200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67038.828200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67038.828200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   2048                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3394087                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3394087                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2933                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2933                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    194648998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    194648998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3397020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3397020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000863                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000863                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66365.154449                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66365.154449                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          628                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          628                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2305                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2305                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    154524499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    154524499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000679                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000679                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67038.828200                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67038.828200                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.527227                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3396391                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2304                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1474.128038                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.527227                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           13590384                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          13590384                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16841                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1603758                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   391477                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               16824007                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2503                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   942589                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  230065                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   436                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    278796                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    27232                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8815                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9889                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18704                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 16446517                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                16435653                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7534724                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  13800069                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.989288                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.545992                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24437                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  109513                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   42                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  76                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37188                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9285                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2016                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             833076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             35.119855                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            70.821842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 585230     70.25%     70.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                67572      8.11%     78.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                12580      1.51%     79.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 6187      0.74%     80.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                12469      1.50%     82.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  283      0.03%     82.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  240      0.03%     82.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1158      0.14%     82.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2597      0.31%     82.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  493      0.06%     82.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                814      0.10%     82.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1307      0.16%     82.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2342      0.28%     83.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4385      0.53%     83.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             106690     12.81%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1221      0.15%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1279      0.15%     96.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               9540      1.15%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                768      0.09%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2166      0.26%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4323      0.52%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                499      0.06%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                124      0.01%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 52      0.01%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 69      0.01%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 72      0.01%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                159      0.02%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                221      0.03%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                459      0.06%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                249      0.03%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             7528      0.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               833076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16841                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1292007                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7985248                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          41537                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1558031                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5564012                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               16908410                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1459571                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3609795                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 102939                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  35142                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            21308079                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    35021252                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 20939817                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  1945175                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              20615172                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   692907                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     401                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 103                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  10357812                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         32309311                       # The number of ROB reads (Count)
system.cpu.rob.writes                        33733653                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 15326030                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   16119717                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    59                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    484                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   4418                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      4902                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   484                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  4418                       # number of overall hits (Count)
system.l2.overallHits::total                     4902                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1821                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               112444                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  114265                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1821                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              112444                       # number of overall misses (Count)
system.l2.overallMisses::total                 114265                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       145828500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      8469586500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8615415000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      145828500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     8469586500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8615415000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2305                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             116862                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                119167                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2305                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            116862                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               119167                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.790022                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.962195                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.958864                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.790022                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.962195                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.958864                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80081.548600                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75322.707303                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    75398.547237                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80081.548600                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75322.707303                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   75398.547237                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2408                       # number of writebacks (Count)
system.l2.writebacks::total                      2408                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1821                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           112444                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              114265                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1821                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          112444                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             114265                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    127628500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7345146500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7472775000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    127628500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7345146500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7472775000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.790022                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.962195                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.958864                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.790022                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.962195                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.958864                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70087.040088                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 65322.707303                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 65398.634753                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70087.040088                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 65322.707303                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 65398.634753                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         110896                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          165                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            165                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          144                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             144                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          145                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           145                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993103                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993103                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          144                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          144                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2731000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2731000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993103                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993103                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18965.277778                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18965.277778                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             484                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                484                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1821                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1821                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    145828500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    145828500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2305                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2305                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.790022                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.790022                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80081.548600                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80081.548600                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1821                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1821                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    127628500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    127628500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.790022                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.790022                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70087.040088                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70087.040088                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                637                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   637                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1516                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1516                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    121942000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      121942000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2153                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2153                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.704134                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.704134                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80436.675462                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80436.675462                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1516                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1516                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    106782000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    106782000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.704134                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.704134                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70436.675462                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70436.675462                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3781                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3781                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       110928                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          110928                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   8347644500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   8347644500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       114709                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        114709                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.967038                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.967038                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 75252.817143                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75252.817143                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       110928                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       110928                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   7238364500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   7238364500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.967038                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.967038                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 65252.817143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 65252.817143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2044                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2044                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2044                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2044                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         3404                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             3404                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         3404                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         3404                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4047.505544                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       237029                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     114993                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.061247                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      12.722880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        39.981375                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3994.801288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.003106                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.009761                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.975293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.988161                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  178                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1682                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2236                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2013705                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2013705                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2408.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1820.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    112250.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001812590250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          144                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          144                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              231893                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               2234                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      114264                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       2408                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    114264                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2408                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    194                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                114264                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 2408                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  108444                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    4104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1087                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     399                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          144                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     729.909722                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    111.733082                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2584.313115                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511           129     89.58%     89.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            7      4.86%     94.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.69%     95.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11776-12287            7      4.86%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           144                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          144                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.513889                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.489808                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.915951                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              108     75.00%     75.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      1.39%     76.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               30     20.83%     97.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4      2.78%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           144                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   12416                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 7312896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               154112                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              880349814.31493485                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              18552495.56177241                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    8306709000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      71197.11                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       116480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      7184000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       152192                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 14022235.017618684098                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 864832901.498734831810                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 18321359.819723751396                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1820                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       112444                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2408                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     52707750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2733202250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 189300664250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28960.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     24307.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  78613232.66                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       116480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      7196416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        7312896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       116480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       116480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       154112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       154112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1820                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       112444                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          114264                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         2408                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           2408                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       14022235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      866327579                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         880349814                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     14022235                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      14022235                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     18552496                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         18552496                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     18552496                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      14022235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     866327579                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        898902310                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               114070                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2378                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         7029                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         7055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         7103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         7693                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         7051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         7636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         7399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         7371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         7018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         7026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           85                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          421                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           77                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           53                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               647097500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             570350000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2785910000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 5672.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           24422.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              102834                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1898                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.15                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           79.81                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        11701                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   636.630715                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   410.734844                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   421.085786                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2143     18.31%     18.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1565     13.37%     31.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          607      5.19%     36.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          378      3.23%     40.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          340      2.91%     43.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          334      2.85%     45.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          377      3.22%     49.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          189      1.62%     50.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5768     49.29%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        11701                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               7300480                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             152192                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              878.855137                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               18.321360                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                6.87                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        42475860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        22546095                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      405366360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       7615980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 655206240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2189839110                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1345739040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4668788685                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   562.043717                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3454742250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    277160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4574904750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        41176380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        21859200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      409093440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       4797180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 655206240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2230494930                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1311502560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4674129930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   562.686713                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3366116000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    277160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4663531000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              112748                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2408                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            107864                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1516                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1516                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         112748                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            144                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       338944                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  338944                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      7467008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  7467008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             114408                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   114408    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               114408                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           262315000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          602615500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         224680                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       110273                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             117013                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         5812                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2048                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           221067                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2153                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2153                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2305                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        114709                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           145                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          145                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6657                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       349997                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 356654                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       278528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7697024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 7975552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          110896                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    154112                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            230208                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003453                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.058664                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  229413     99.65%     99.65% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     795      0.35%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              230208                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8306807000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          124123500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3456998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         175365999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        237343                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       118033                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             789                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
