
../repos/sgerbino-table-2fdd8d0/bin/table_memtest:     file format elf32-littlearm


Disassembly of section .init:

00011a70 <.init>:
   11a70:	push	{r3, lr}
   11a74:	bl	11cc0 <_start@@Base+0x3c>
   11a78:	pop	{r3, pc}

Disassembly of section .plt:

00011a7c <strcmp@plt-0x14>:
   11a7c:	push	{lr}		; (str lr, [sp, #-4]!)
   11a80:	ldr	lr, [pc, #4]	; 11a8c <strcmp@plt-0x4>
   11a84:	add	lr, pc, lr
   11a88:	ldr	pc, [lr, #8]!
   11a8c:	andeq	r3, r1, r4, ror r5

00011a90 <strcmp@plt>:
   11a90:	add	ip, pc, #0, 12
   11a94:	add	ip, ip, #77824	; 0x13000
   11a98:	ldr	pc, [ip, #1396]!	; 0x574

00011a9c <free@plt>:
   11a9c:	add	ip, pc, #0, 12
   11aa0:	add	ip, ip, #77824	; 0x13000
   11aa4:	ldr	pc, [ip, #1388]!	; 0x56c

00011aa8 <time@plt>:
   11aa8:	add	ip, pc, #0, 12
   11aac:	add	ip, ip, #77824	; 0x13000
   11ab0:	ldr	pc, [ip, #1380]!	; 0x564

00011ab4 <realloc@plt>:
   11ab4:	add	ip, pc, #0, 12
   11ab8:	add	ip, ip, #77824	; 0x13000
   11abc:	ldr	pc, [ip, #1372]!	; 0x55c

00011ac0 <strcpy@plt>:
   11ac0:	add	ip, pc, #0, 12
   11ac4:	add	ip, ip, #77824	; 0x13000
   11ac8:	ldr	pc, [ip, #1364]!	; 0x554

00011acc <malloc@plt>:
   11acc:	add	ip, pc, #0, 12
   11ad0:	add	ip, ip, #77824	; 0x13000
   11ad4:	ldr	pc, [ip, #1356]!	; 0x54c

00011ad8 <__libc_start_main@plt>:
   11ad8:	add	ip, pc, #0, 12
   11adc:	add	ip, ip, #77824	; 0x13000
   11ae0:	ldr	pc, [ip, #1348]!	; 0x544

00011ae4 <__gmon_start__@plt>:
   11ae4:	add	ip, pc, #0, 12
   11ae8:	add	ip, ip, #77824	; 0x13000
   11aec:	ldr	pc, [ip, #1340]!	; 0x53c

00011af0 <strlen@plt>:
   11af0:	add	ip, pc, #0, 12
   11af4:	add	ip, ip, #77824	; 0x13000
   11af8:	ldr	pc, [ip, #1332]!	; 0x534

00011afc <srand@plt>:
   11afc:	add	ip, pc, #0, 12
   11b00:	add	ip, ip, #77824	; 0x13000
   11b04:	ldr	pc, [ip, #1324]!	; 0x52c

00011b08 <snprintf@plt>:
   11b08:	add	ip, pc, #0, 12
   11b0c:	add	ip, ip, #77824	; 0x13000
   11b10:	ldr	pc, [ip, #1316]!	; 0x524

00011b14 <__isoc99_sscanf@plt>:
   11b14:	add	ip, pc, #0, 12
   11b18:	add	ip, ip, #77824	; 0x13000
   11b1c:	ldr	pc, [ip, #1308]!	; 0x51c

00011b20 <rand@plt>:
   11b20:	add	ip, pc, #0, 12
   11b24:	add	ip, ip, #77824	; 0x13000
   11b28:	ldr	pc, [ip, #1300]!	; 0x514

00011b2c <abort@plt>:
   11b2c:	add	ip, pc, #0, 12
   11b30:	add	ip, ip, #77824	; 0x13000
   11b34:	ldr	pc, [ip, #1292]!	; 0x50c

Disassembly of section .text:

00011b38 <main@@Base>:
   11b38:	mov	r3, #0
   11b3c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   11b40:	strd	r6, [sp, #8]
   11b44:	mov	r4, r3
   11b48:	mov	r6, r3
   11b4c:	strd	r8, [sp, #16]
   11b50:	str	sl, [sp, #24]
   11b54:	str	lr, [sp, #28]
   11b58:	sub	sp, sp, #24
   11b5c:	add	r7, sp, #12
   11b60:	str	r3, [sp, #16]
   11b64:	bl	11dc8 <table_new@@Base>
   11b68:	mov	r5, r0
   11b6c:	add	r0, sp, #20
   11b70:	bl	11aa8 <time@plt>
   11b74:	bl	11afc <srand@plt>
   11b78:	ldr	r1, [pc, #256]	; 11c80 <main@@Base+0x148>
   11b7c:	mov	r0, r5
   11b80:	mvn	r3, #0
   11b84:	add	r2, sp, #16
   11b88:	add	r1, pc, r1
   11b8c:	bl	12434 <table_register_callback@@Base>
   11b90:	mov	r2, r4
   11b94:	mov	r1, r7
   11b98:	strh	r6, [sp, #12]
   11b9c:	mov	r0, r5
   11ba0:	strb	r4, [sp, #12]
   11ba4:	add	r4, r4, #1
   11ba8:	bl	127b8 <table_add_column@@Base>
   11bac:	cmp	r4, #24
   11bb0:	bne	11b90 <main@@Base+0x58>
   11bb4:	mov	r0, r5
   11bb8:	mov	r7, #0
   11bbc:	bl	1273c <table_get_column_length@@Base>
   11bc0:	mov	r8, r0
   11bc4:	mov	r9, r7
   11bc8:	mov	r0, #64	; 0x40
   11bcc:	bl	11acc <malloc@plt>
   11bd0:	mov	r6, r0
   11bd4:	sub	sl, r0, #1
   11bd8:	add	r4, r0, #62	; 0x3e
   11bdc:	bl	11b20 <rand@plt>
   11be0:	rsbs	r3, r0, #0
   11be4:	and	r0, r0, #127	; 0x7f
   11be8:	and	r3, r3, #127	; 0x7f
   11bec:	rsbpl	r0, r3, #0
   11bf0:	strb	r0, [sl, #1]!
   11bf4:	cmp	sl, r4
   11bf8:	bne	11bdc <main@@Base+0xa4>
   11bfc:	mov	r0, r5
   11c00:	strb	r9, [r6, #63]	; 0x3f
   11c04:	bl	1364c <table_add_row@@Base>
   11c08:	cmp	r8, #0
   11c0c:	ble	11c44 <main@@Base+0x10c>
   11c10:	mov	r4, #0
   11c14:	mov	r1, r4
   11c18:	mov	r0, r5
   11c1c:	bl	12ac8 <table_get_column_data_type@@Base>
   11c20:	mov	r2, r4
   11c24:	mov	r3, r6
   11c28:	str	r0, [sp]
   11c2c:	add	r4, r4, #1
   11c30:	mov	r1, r7
   11c34:	mov	r0, r5
   11c38:	bl	138f8 <table_set@@Base>
   11c3c:	cmp	r8, r4
   11c40:	bne	11c14 <main@@Base+0xdc>
   11c44:	mov	r0, r6
   11c48:	add	r7, r7, #1
   11c4c:	bl	11a9c <free@plt>
   11c50:	cmp	r7, #500	; 0x1f4
   11c54:	bne	11bc8 <main@@Base+0x90>
   11c58:	mov	r0, r5
   11c5c:	bl	11edc <table_delete@@Base>
   11c60:	mov	r0, #0
   11c64:	add	sp, sp, #24
   11c68:	ldrd	r4, [sp]
   11c6c:	ldrd	r6, [sp, #8]
   11c70:	ldrd	r8, [sp, #16]
   11c74:	ldr	sl, [sp, #24]
   11c78:	add	sp, sp, #28
   11c7c:	pop	{pc}		; (ldr pc, [sp], #4)
   11c80:	andeq	r0, r0, r4, ror #3

00011c84 <_start@@Base>:
   11c84:	mov	fp, #0
   11c88:	mov	lr, #0
   11c8c:	pop	{r1}		; (ldr r1, [sp], #4)
   11c90:	mov	r2, sp
   11c94:	push	{r2}		; (str r2, [sp, #-4]!)
   11c98:	push	{r0}		; (str r0, [sp, #-4]!)
   11c9c:	ldr	ip, [pc, #16]	; 11cb4 <_start@@Base+0x30>
   11ca0:	push	{ip}		; (str ip, [sp, #-4]!)
   11ca4:	ldr	r0, [pc, #12]	; 11cb8 <_start@@Base+0x34>
   11ca8:	ldr	r3, [pc, #12]	; 11cbc <_start@@Base+0x38>
   11cac:	bl	11ad8 <__libc_start_main@plt>
   11cb0:	bl	11b2c <abort@plt>
   11cb4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   11cb8:	andeq	r1, r1, r8, lsr fp
   11cbc:	andeq	r4, r1, r4, ror ip
   11cc0:	ldr	r3, [pc, #20]	; 11cdc <_start@@Base+0x58>
   11cc4:	ldr	r2, [pc, #20]	; 11ce0 <_start@@Base+0x5c>
   11cc8:	add	r3, pc, r3
   11ccc:	ldr	r2, [r3, r2]
   11cd0:	cmp	r2, #0
   11cd4:	bxeq	lr
   11cd8:	b	11ae4 <__gmon_start__@plt>
   11cdc:	andeq	r3, r1, r0, lsr r3
   11ce0:	andeq	r0, r0, r8, rrx
   11ce4:	ldr	r0, [pc, #24]	; 11d04 <_start@@Base+0x80>
   11ce8:	ldr	r3, [pc, #24]	; 11d08 <_start@@Base+0x84>
   11cec:	cmp	r3, r0
   11cf0:	bxeq	lr
   11cf4:	ldr	r3, [pc, #16]	; 11d0c <_start@@Base+0x88>
   11cf8:	cmp	r3, #0
   11cfc:	bxeq	lr
   11d00:	bx	r3
   11d04:	strheq	r5, [r2], -r0
   11d08:	strheq	r5, [r2], -r0
   11d0c:	andeq	r0, r0, r0
   11d10:	ldr	r0, [pc, #36]	; 11d3c <_start@@Base+0xb8>
   11d14:	ldr	r1, [pc, #36]	; 11d40 <_start@@Base+0xbc>
   11d18:	sub	r1, r1, r0
   11d1c:	asr	r1, r1, #2
   11d20:	add	r1, r1, r1, lsr #31
   11d24:	asrs	r1, r1, #1
   11d28:	bxeq	lr
   11d2c:	ldr	r3, [pc, #16]	; 11d44 <_start@@Base+0xc0>
   11d30:	cmp	r3, #0
   11d34:	bxeq	lr
   11d38:	bx	r3
   11d3c:	strheq	r5, [r2], -r0
   11d40:	strheq	r5, [r2], -r0
   11d44:	andeq	r0, r0, r0
   11d48:	push	{r4, lr}
   11d4c:	ldr	r4, [pc, #24]	; 11d6c <_start@@Base+0xe8>
   11d50:	ldrb	r3, [r4]
   11d54:	cmp	r3, #0
   11d58:	popne	{r4, pc}
   11d5c:	bl	11ce4 <_start@@Base+0x60>
   11d60:	mov	r3, #1
   11d64:	strb	r3, [r4]
   11d68:	pop	{r4, pc}
   11d6c:	strheq	r5, [r2], -r0
   11d70:	b	11d10 <_start@@Base+0x8c>
   11d74:	ldr	r1, [sp]
   11d78:	ldr	r2, [r1]
   11d7c:	orr	r3, r2, r3
   11d80:	str	r3, [r1]
   11d84:	bx	lr

00011d88 <table_init@@Base>:
   11d88:	mov	r3, #0
   11d8c:	mov	r2, #10
   11d90:	mov	r1, #20
   11d94:	str	r3, [r0]
   11d98:	str	r3, [r0, #4]
   11d9c:	strd	r2, [r0, #8]
   11da0:	str	r3, [r0, #16]
   11da4:	str	r3, [r0, #20]
   11da8:	str	r1, [r0, #24]
   11dac:	str	r3, [r0, #28]
   11db0:	str	r3, [r0, #32]
   11db4:	str	r3, [r0, #36]	; 0x24
   11db8:	str	r3, [r0, #40]	; 0x28
   11dbc:	str	r3, [r0, #44]	; 0x2c
   11dc0:	strd	r2, [r0, #48]	; 0x30
   11dc4:	bx	lr

00011dc8 <table_new@@Base>:
   11dc8:	mov	r0, #56	; 0x38
   11dcc:	str	r4, [sp, #-8]!
   11dd0:	str	lr, [sp, #4]
   11dd4:	bl	11acc <malloc@plt>
   11dd8:	mov	r4, r0
   11ddc:	bl	11d88 <table_init@@Base>
   11de0:	mov	r0, r4
   11de4:	ldr	r4, [sp]
   11de8:	add	sp, sp, #4
   11dec:	pop	{pc}		; (ldr pc, [sp], #4)

00011df0 <table_destroy@@Base>:
   11df0:	strd	r4, [sp, #-16]!
   11df4:	subs	r4, r0, #0
   11df8:	str	r6, [sp, #8]
   11dfc:	str	lr, [sp, #12]
   11e00:	beq	11ecc <table_destroy@@Base+0xdc>
   11e04:	mvn	r2, #0
   11e08:	mov	r3, #64	; 0x40
   11e0c:	mov	r1, r2
   11e10:	bl	126a8 <table_notify@@Base>
   11e14:	mov	r0, r4
   11e18:	bl	13600 <table_get_row_length@@Base>
   11e1c:	subs	r6, r0, #0
   11e20:	ble	11e40 <table_destroy@@Base+0x50>
   11e24:	mov	r5, #0
   11e28:	mov	r1, r5
   11e2c:	mov	r0, r4
   11e30:	add	r5, r5, #1
   11e34:	bl	13720 <table_row_destroy@@Base>
   11e38:	cmp	r6, r5
   11e3c:	bne	11e28 <table_destroy@@Base+0x38>
   11e40:	ldr	r0, [r4, #16]
   11e44:	cmp	r0, #0
   11e48:	beq	11e50 <table_destroy@@Base+0x60>
   11e4c:	bl	11a9c <free@plt>
   11e50:	mov	r0, r4
   11e54:	bl	1273c <table_get_column_length@@Base>
   11e58:	subs	r6, r0, #0
   11e5c:	ble	11e7c <table_destroy@@Base+0x8c>
   11e60:	mov	r5, #0
   11e64:	mov	r1, r5
   11e68:	mov	r0, r4
   11e6c:	add	r5, r5, #1
   11e70:	bl	128f4 <table_column_destroy@@Base>
   11e74:	cmp	r6, r5
   11e78:	bne	11e64 <table_destroy@@Base+0x74>
   11e7c:	ldr	r0, [r4]
   11e80:	cmp	r0, #0
   11e84:	beq	11e8c <table_destroy@@Base+0x9c>
   11e88:	bl	11a9c <free@plt>
   11e8c:	ldr	r0, [r4, #36]	; 0x24
   11e90:	cmp	r0, #0
   11e94:	beq	11e9c <table_destroy@@Base+0xac>
   11e98:	bl	11a9c <free@plt>
   11e9c:	ldr	r0, [r4, #40]	; 0x28
   11ea0:	cmp	r0, #0
   11ea4:	beq	11eac <table_destroy@@Base+0xbc>
   11ea8:	bl	11a9c <free@plt>
   11eac:	ldr	r0, [r4, #44]	; 0x2c
   11eb0:	cmp	r0, #0
   11eb4:	beq	11ecc <table_destroy@@Base+0xdc>
   11eb8:	ldrd	r4, [sp]
   11ebc:	ldr	r6, [sp, #8]
   11ec0:	ldr	lr, [sp, #12]
   11ec4:	add	sp, sp, #16
   11ec8:	b	11a9c <free@plt>
   11ecc:	ldrd	r4, [sp]
   11ed0:	ldr	r6, [sp, #8]
   11ed4:	add	sp, sp, #12
   11ed8:	pop	{pc}		; (ldr pc, [sp], #4)

00011edc <table_delete@@Base>:
   11edc:	str	r4, [sp, #-8]!
   11ee0:	mov	r4, r0
   11ee4:	str	lr, [sp, #4]
   11ee8:	bl	11df0 <table_destroy@@Base>
   11eec:	mov	r0, r4
   11ef0:	ldr	r4, [sp]
   11ef4:	ldr	lr, [sp, #4]
   11ef8:	add	sp, sp, #8
   11efc:	b	11a9c <free@plt>

00011f00 <table_dupe@@Base>:
   11f00:	strd	r4, [sp, #-32]!	; 0xffffffe0
   11f04:	strd	r6, [sp, #8]
   11f08:	mov	r6, r0
   11f0c:	strd	r8, [sp, #16]
   11f10:	str	sl, [sp, #24]
   11f14:	str	lr, [sp, #28]
   11f18:	sub	sp, sp, #16
   11f1c:	bl	13600 <table_get_row_length@@Base>
   11f20:	mov	r9, r0
   11f24:	mov	r0, r6
   11f28:	bl	1273c <table_get_column_length@@Base>
   11f2c:	mov	r7, r0
   11f30:	bl	11dc8 <table_new@@Base>
   11f34:	cmp	r7, #0
   11f38:	mov	r8, r0
   11f3c:	ble	11f7c <table_dupe@@Base+0x7c>
   11f40:	mov	r4, #0
   11f44:	mov	r1, r4
   11f48:	mov	r0, r6
   11f4c:	bl	12ae4 <table_get_column_name@@Base>
   11f50:	mov	r5, r0
   11f54:	mov	r1, r4
   11f58:	mov	r0, r6
   11f5c:	add	r4, r4, #1
   11f60:	bl	12ac8 <table_get_column_data_type@@Base>
   11f64:	mov	r2, r0
   11f68:	mov	r1, r5
   11f6c:	mov	r0, r8
   11f70:	bl	127b8 <table_add_column@@Base>
   11f74:	cmp	r7, r4
   11f78:	bne	11f44 <table_dupe@@Base+0x44>
   11f7c:	cmp	r9, #0
   11f80:	ble	12058 <table_dupe@@Base+0x158>
   11f84:	mov	r5, #0
   11f88:	add	sl, sp, #12
   11f8c:	mov	r0, r8
   11f90:	bl	1364c <table_add_row@@Base>
   11f94:	cmp	r7, #0
   11f98:	ble	1204c <table_dupe@@Base+0x14c>
   11f9c:	mov	r4, #0
   11fa0:	mov	r1, r4
   11fa4:	mov	r0, r6
   11fa8:	bl	12ac8 <table_get_column_data_type@@Base>
   11fac:	cmp	r0, #23
   11fb0:	addls	pc, pc, r0, lsl #2
   11fb4:	b	12040 <table_dupe@@Base+0x140>
   11fb8:	b	120c8 <table_dupe@@Base+0x1c8>
   11fbc:	b	1233c <table_dupe@@Base+0x43c>
   11fc0:	b	12314 <table_dupe@@Base+0x414>
   11fc4:	b	122ec <table_dupe@@Base+0x3ec>
   11fc8:	b	122c4 <table_dupe@@Base+0x3c4>
   11fcc:	b	123dc <table_dupe@@Base+0x4dc>
   11fd0:	b	123b4 <table_dupe@@Base+0x4b4>
   11fd4:	b	1238c <table_dupe@@Base+0x48c>
   11fd8:	b	12364 <table_dupe@@Base+0x464>
   11fdc:	b	1229c <table_dupe@@Base+0x39c>
   11fe0:	b	12274 <table_dupe@@Base+0x374>
   11fe4:	b	1224c <table_dupe@@Base+0x34c>
   11fe8:	b	12224 <table_dupe@@Base+0x324>
   11fec:	b	121fc <table_dupe@@Base+0x2fc>
   11ff0:	b	121d4 <table_dupe@@Base+0x2d4>
   11ff4:	b	121ac <table_dupe@@Base+0x2ac>
   11ff8:	b	12188 <table_dupe@@Base+0x288>
   11ffc:	b	12164 <table_dupe@@Base+0x264>
   12000:	b	12140 <table_dupe@@Base+0x240>
   12004:	b	12118 <table_dupe@@Base+0x218>
   12008:	b	120f0 <table_dupe@@Base+0x1f0>
   1200c:	b	120a0 <table_dupe@@Base+0x1a0>
   12010:	b	12078 <table_dupe@@Base+0x178>
   12014:	b	12018 <table_dupe@@Base+0x118>
   12018:	mov	r2, r4
   1201c:	mov	r1, r5
   12020:	mov	r0, r6
   12024:	bl	135fc <table_get_ptr@@Base>
   12028:	mov	r3, sl
   1202c:	mov	r2, r4
   12030:	str	r0, [sp, #12]
   12034:	mov	r1, r5
   12038:	mov	r0, r8
   1203c:	bl	13f8c <table_set_ptr@@Base>
   12040:	add	r4, r4, #1
   12044:	cmp	r7, r4
   12048:	bne	11fa0 <table_dupe@@Base+0xa0>
   1204c:	add	r5, r5, #1
   12050:	cmp	r9, r5
   12054:	bne	11f8c <table_dupe@@Base+0x8c>
   12058:	mov	r0, r8
   1205c:	add	sp, sp, #16
   12060:	ldrd	r4, [sp]
   12064:	ldrd	r6, [sp, #8]
   12068:	ldrd	r8, [sp, #16]
   1206c:	ldr	sl, [sp, #24]
   12070:	add	sp, sp, #28
   12074:	pop	{pc}		; (ldr pc, [sp], #4)
   12078:	mov	r2, r4
   1207c:	mov	r1, r5
   12080:	mov	r0, r6
   12084:	bl	13450 <table_get_bool@@Base>
   12088:	mov	r3, r0
   1208c:	mov	r2, r4
   12090:	mov	r1, r5
   12094:	mov	r0, r8
   12098:	bl	13c68 <table_set_bool@@Base>
   1209c:	b	12040 <table_dupe@@Base+0x140>
   120a0:	mov	r2, r4
   120a4:	mov	r1, r5
   120a8:	mov	r0, r6
   120ac:	bl	135f8 <table_get_string@@Base>
   120b0:	mov	r3, r0
   120b4:	mov	r2, r4
   120b8:	mov	r1, r5
   120bc:	mov	r0, r8
   120c0:	bl	13f28 <table_set_string@@Base>
   120c4:	b	12040 <table_dupe@@Base+0x140>
   120c8:	mov	r2, r4
   120cc:	mov	r1, r5
   120d0:	mov	r0, r6
   120d4:	bl	1346c <table_get_int@@Base>
   120d8:	mov	r3, r0
   120dc:	mov	r2, r4
   120e0:	mov	r1, r5
   120e4:	mov	r0, r8
   120e8:	bl	13c8c <table_set_int@@Base>
   120ec:	b	12040 <table_dupe@@Base+0x140>
   120f0:	mov	r2, r4
   120f4:	mov	r1, r5
   120f8:	mov	r0, r6
   120fc:	bl	135f4 <table_get_uchar@@Base>
   12100:	mov	r3, r0
   12104:	mov	r2, r4
   12108:	mov	r1, r5
   1210c:	mov	r0, r8
   12110:	bl	13f68 <table_set_uchar@@Base>
   12114:	b	12040 <table_dupe@@Base+0x140>
   12118:	mov	r2, r4
   1211c:	mov	r1, r5
   12120:	mov	r0, r6
   12124:	bl	135f0 <table_get_char@@Base>
   12128:	mov	r3, r0
   1212c:	mov	r2, r4
   12130:	mov	r1, r5
   12134:	mov	r0, r8
   12138:	bl	13f44 <table_set_char@@Base>
   1213c:	b	12040 <table_dupe@@Base+0x140>
   12140:	mov	r2, r4
   12144:	mov	r1, r5
   12148:	mov	r0, r6
   1214c:	bl	135d4 <table_get_ldouble@@Base>
   12150:	mov	r2, r4
   12154:	mov	r1, r5
   12158:	mov	r0, r8
   1215c:	bl	13f04 <table_set_ldouble@@Base>
   12160:	b	12040 <table_dupe@@Base+0x140>
   12164:	mov	r2, r4
   12168:	mov	r1, r5
   1216c:	mov	r0, r6
   12170:	bl	135b8 <table_get_double@@Base>
   12174:	mov	r2, r4
   12178:	mov	r1, r5
   1217c:	mov	r0, r8
   12180:	bl	13ee0 <table_set_double@@Base>
   12184:	b	12040 <table_dupe@@Base+0x140>
   12188:	mov	r2, r4
   1218c:	mov	r1, r5
   12190:	mov	r0, r6
   12194:	bl	1359c <table_get_float@@Base>
   12198:	mov	r2, r4
   1219c:	mov	r1, r5
   121a0:	mov	r0, r8
   121a4:	bl	13ebc <table_set_float@@Base>
   121a8:	b	12040 <table_dupe@@Base+0x140>
   121ac:	mov	r2, r4
   121b0:	mov	r1, r5
   121b4:	mov	r0, r6
   121b8:	bl	13598 <table_get_ullong@@Base>
   121bc:	mov	r2, r4
   121c0:	strd	r0, [sp]
   121c4:	mov	r1, r5
   121c8:	mov	r0, r8
   121cc:	bl	13e9c <table_set_ullong@@Base>
   121d0:	b	12040 <table_dupe@@Base+0x140>
   121d4:	mov	r2, r4
   121d8:	mov	r1, r5
   121dc:	mov	r0, r6
   121e0:	bl	13594 <table_get_llong@@Base>
   121e4:	mov	r2, r4
   121e8:	strd	r0, [sp]
   121ec:	mov	r1, r5
   121f0:	mov	r0, r8
   121f4:	bl	13e7c <table_set_llong@@Base>
   121f8:	b	12040 <table_dupe@@Base+0x140>
   121fc:	mov	r2, r4
   12200:	mov	r1, r5
   12204:	mov	r0, r6
   12208:	bl	13578 <table_get_ulong@@Base>
   1220c:	mov	r3, r0
   12210:	mov	r2, r4
   12214:	mov	r1, r5
   12218:	mov	r0, r8
   1221c:	bl	13e58 <table_set_ulong@@Base>
   12220:	b	12040 <table_dupe@@Base+0x140>
   12224:	mov	r2, r4
   12228:	mov	r1, r5
   1222c:	mov	r0, r6
   12230:	bl	1355c <table_get_long@@Base>
   12234:	mov	r3, r0
   12238:	mov	r2, r4
   1223c:	mov	r1, r5
   12240:	mov	r0, r8
   12244:	bl	13e34 <table_set_long@@Base>
   12248:	b	12040 <table_dupe@@Base+0x140>
   1224c:	mov	r2, r4
   12250:	mov	r1, r5
   12254:	mov	r0, r6
   12258:	bl	13558 <table_get_ushort@@Base>
   1225c:	mov	r3, r0
   12260:	mov	r2, r4
   12264:	mov	r1, r5
   12268:	mov	r0, r8
   1226c:	bl	13e10 <table_set_ushort@@Base>
   12270:	b	12040 <table_dupe@@Base+0x140>
   12274:	mov	r2, r4
   12278:	mov	r1, r5
   1227c:	mov	r0, r6
   12280:	bl	13554 <table_get_short@@Base>
   12284:	mov	r3, r0
   12288:	mov	r2, r4
   1228c:	mov	r1, r5
   12290:	mov	r0, r8
   12294:	bl	13dec <table_set_short@@Base>
   12298:	b	12040 <table_dupe@@Base+0x140>
   1229c:	mov	r2, r4
   122a0:	mov	r1, r5
   122a4:	mov	r0, r6
   122a8:	bl	13538 <table_get_uint64@@Base>
   122ac:	mov	r2, r4
   122b0:	strd	r0, [sp]
   122b4:	mov	r1, r5
   122b8:	mov	r0, r8
   122bc:	bl	13dcc <table_set_uint64@@Base>
   122c0:	b	12040 <table_dupe@@Base+0x140>
   122c4:	mov	r2, r4
   122c8:	mov	r1, r5
   122cc:	mov	r0, r6
   122d0:	bl	134dc <table_get_int16@@Base>
   122d4:	mov	r3, r0
   122d8:	mov	r2, r4
   122dc:	mov	r1, r5
   122e0:	mov	r0, r8
   122e4:	bl	13d1c <table_set_int16@@Base>
   122e8:	b	12040 <table_dupe@@Base+0x140>
   122ec:	mov	r2, r4
   122f0:	mov	r1, r5
   122f4:	mov	r0, r6
   122f8:	bl	134c0 <table_get_uint8@@Base>
   122fc:	mov	r3, r0
   12300:	mov	r2, r4
   12304:	mov	r1, r5
   12308:	mov	r0, r8
   1230c:	bl	13cf8 <table_set_uint8@@Base>
   12310:	b	12040 <table_dupe@@Base+0x140>
   12314:	mov	r2, r4
   12318:	mov	r1, r5
   1231c:	mov	r0, r6
   12320:	bl	134a4 <table_get_int8@@Base>
   12324:	mov	r3, r0
   12328:	mov	r2, r4
   1232c:	mov	r1, r5
   12330:	mov	r0, r8
   12334:	bl	13cd4 <table_set_int8@@Base>
   12338:	b	12040 <table_dupe@@Base+0x140>
   1233c:	mov	r2, r4
   12340:	mov	r1, r5
   12344:	mov	r0, r6
   12348:	bl	13488 <table_get_uint@@Base>
   1234c:	mov	r3, r0
   12350:	mov	r2, r4
   12354:	mov	r1, r5
   12358:	mov	r0, r8
   1235c:	bl	13cb0 <table_set_uint@@Base>
   12360:	b	12040 <table_dupe@@Base+0x140>
   12364:	mov	r2, r4
   12368:	mov	r1, r5
   1236c:	mov	r0, r6
   12370:	bl	1351c <table_get_int64@@Base>
   12374:	mov	r2, r4
   12378:	strd	r0, [sp]
   1237c:	mov	r1, r5
   12380:	mov	r0, r8
   12384:	bl	13dac <table_set_int64@@Base>
   12388:	b	12040 <table_dupe@@Base+0x140>
   1238c:	mov	r2, r4
   12390:	mov	r1, r5
   12394:	mov	r0, r6
   12398:	bl	13518 <table_get_uint32@@Base>
   1239c:	mov	r3, r0
   123a0:	mov	r2, r4
   123a4:	mov	r1, r5
   123a8:	mov	r0, r8
   123ac:	bl	13d88 <table_set_uint32@@Base>
   123b0:	b	12040 <table_dupe@@Base+0x140>
   123b4:	mov	r2, r4
   123b8:	mov	r1, r5
   123bc:	mov	r0, r6
   123c0:	bl	13514 <table_get_int32@@Base>
   123c4:	mov	r3, r0
   123c8:	mov	r2, r4
   123cc:	mov	r1, r5
   123d0:	mov	r0, r8
   123d4:	bl	13d64 <table_set_int32@@Base>
   123d8:	b	12040 <table_dupe@@Base+0x140>
   123dc:	mov	r2, r4
   123e0:	mov	r1, r5
   123e4:	mov	r0, r6
   123e8:	bl	134f8 <table_get_uint16@@Base>
   123ec:	mov	r3, r0
   123f0:	mov	r2, r4
   123f4:	mov	r1, r5
   123f8:	mov	r0, r8
   123fc:	bl	13d40 <table_set_uint16@@Base>
   12400:	b	12040 <table_dupe@@Base+0x140>

00012404 <table_get_major_version@@Base>:
   12404:	mov	r0, #0
   12408:	bx	lr

0001240c <table_get_minor_version@@Base>:
   1240c:	mov	r0, #0
   12410:	bx	lr

00012414 <table_get_patch_version@@Base>:
   12414:	mov	r0, #0
   12418:	bx	lr

0001241c <table_get_version@@Base>:
   1241c:	ldr	r0, [pc, #4]	; 12428 <table_get_version@@Base+0xc>
   12420:	add	r0, pc, r0
   12424:	bx	lr
   12428:	andeq	r2, r0, r0, lsl #18

0001242c <table_get_callback_length@@Base>:
   1242c:	ldr	r0, [r0, #32]
   12430:	bx	lr

00012434 <table_register_callback@@Base>:
   12434:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12438:	ldr	r5, [r0, #32]
   1243c:	strd	r6, [sp, #8]
   12440:	str	r8, [sp, #16]
   12444:	str	lr, [sp, #20]
   12448:	cmp	r5, #0
   1244c:	ble	124a8 <table_register_callback@@Base+0x74>
   12450:	ldr	lr, [r0, #36]	; 0x24
   12454:	mov	ip, #0
   12458:	sub	lr, lr, #4
   1245c:	b	1246c <table_register_callback@@Base+0x38>
   12460:	add	ip, ip, #1
   12464:	cmp	ip, r5
   12468:	beq	124a8 <table_register_callback@@Base+0x74>
   1246c:	ldr	r4, [lr, #4]!
   12470:	lsl	r6, ip, #2
   12474:	cmp	r1, r4
   12478:	bne	12460 <table_register_callback@@Base+0x2c>
   1247c:	ldr	r4, [r0, #40]	; 0x28
   12480:	ldr	r4, [r4, ip, lsl #2]
   12484:	cmp	r2, r4
   12488:	bne	12460 <table_register_callback@@Base+0x2c>
   1248c:	cmp	ip, #0
   12490:	beq	124a8 <table_register_callback@@Base+0x74>
   12494:	ldr	r2, [r0, #44]	; 0x2c
   12498:	ldr	r7, [r2, r6]
   1249c:	orr	r7, r7, r3
   124a0:	str	r7, [r2, r6]
   124a4:	b	124f8 <table_register_callback@@Base+0xc4>
   124a8:	mov	r7, r3
   124ac:	ldr	r3, [r0, #48]	; 0x30
   124b0:	mov	r6, r2
   124b4:	mov	r8, r1
   124b8:	mov	r4, r0
   124bc:	udiv	r2, r5, r3
   124c0:	mls	r5, r3, r2, r5
   124c4:	cmp	r5, #0
   124c8:	beq	1250c <table_register_callback@@Base+0xd8>
   124cc:	mov	r0, r4
   124d0:	bl	1242c <table_get_callback_length@@Base>
   124d4:	ldr	r3, [r4, #36]	; 0x24
   124d8:	str	r8, [r3, r0, lsl #2]
   124dc:	ldr	r3, [r4, #40]	; 0x28
   124e0:	str	r6, [r3, r0, lsl #2]
   124e4:	ldr	r3, [r4, #44]	; 0x2c
   124e8:	str	r7, [r3, r0, lsl #2]
   124ec:	ldr	r3, [r4, #32]
   124f0:	add	r3, r3, #1
   124f4:	str	r3, [r4, #32]
   124f8:	ldrd	r4, [sp]
   124fc:	ldrd	r6, [sp, #8]
   12500:	ldr	r8, [sp, #16]
   12504:	add	sp, sp, #20
   12508:	pop	{pc}		; (ldr pc, [sp], #4)
   1250c:	ldr	r2, [r4, #52]	; 0x34
   12510:	ldr	r0, [r0, #36]	; 0x24
   12514:	add	r3, r3, r2
   12518:	lsl	r1, r3, #2
   1251c:	str	r3, [r4, #52]	; 0x34
   12520:	bl	11ab4 <realloc@plt>
   12524:	ldr	r1, [r4, #52]	; 0x34
   12528:	str	r0, [r4, #36]	; 0x24
   1252c:	ldr	r0, [r4, #40]	; 0x28
   12530:	lsl	r1, r1, #2
   12534:	bl	11ab4 <realloc@plt>
   12538:	ldr	r1, [r4, #52]	; 0x34
   1253c:	str	r0, [r4, #40]	; 0x28
   12540:	ldr	r0, [r4, #44]	; 0x2c
   12544:	lsl	r1, r1, #2
   12548:	bl	11ab4 <realloc@plt>
   1254c:	str	r0, [r4, #44]	; 0x2c
   12550:	b	124cc <table_register_callback@@Base+0x98>

00012554 <table_unregister_callback@@Base>:
   12554:	ldr	ip, [r0, #32]
   12558:	cmp	ip, #0
   1255c:	bxle	lr
   12560:	strd	r4, [sp, #-16]!
   12564:	mov	r3, #0
   12568:	str	r6, [sp, #8]
   1256c:	ldr	r6, [r0, #36]	; 0x24
   12570:	str	lr, [sp, #12]
   12574:	sub	r4, r6, #4
   12578:	b	12588 <table_unregister_callback@@Base+0x34>
   1257c:	add	r3, r3, #1
   12580:	cmp	r3, ip
   12584:	beq	12668 <table_unregister_callback@@Base+0x114>
   12588:	ldr	r5, [r4, #4]!
   1258c:	lsl	lr, r3, #2
   12590:	cmp	r1, r5
   12594:	bne	1257c <table_unregister_callback@@Base+0x28>
   12598:	ldr	r5, [r0, #40]	; 0x28
   1259c:	ldr	r5, [r5, r3, lsl #2]
   125a0:	cmp	r2, r5
   125a4:	bne	1257c <table_unregister_callback@@Base+0x28>
   125a8:	sub	ip, ip, #1
   125ac:	cmp	ip, r3
   125b0:	ble	12600 <table_unregister_callback@@Base+0xac>
   125b4:	add	r3, r3, #1
   125b8:	lsl	r2, r3, #2
   125bc:	b	125c4 <table_unregister_callback@@Base+0x70>
   125c0:	ldr	r6, [r0, #36]	; 0x24
   125c4:	ldr	r1, [r6, r2]
   125c8:	str	r1, [r6, lr]
   125cc:	ldr	r1, [r0, #40]	; 0x28
   125d0:	ldr	ip, [r1, r2]
   125d4:	str	ip, [r1, lr]
   125d8:	ldr	r1, [r0, #44]	; 0x2c
   125dc:	ldr	ip, [r1, r2]
   125e0:	add	r2, r2, #4
   125e4:	str	ip, [r1, lr]
   125e8:	lsl	lr, r3, #2
   125ec:	ldr	ip, [r0, #32]
   125f0:	sub	ip, ip, #1
   125f4:	cmp	ip, r3
   125f8:	add	r3, r3, #1
   125fc:	bgt	125c0 <table_unregister_callback@@Base+0x6c>
   12600:	ldr	r2, [r0, #48]	; 0x30
   12604:	str	ip, [r0, #32]
   12608:	udiv	r3, ip, r2
   1260c:	mls	ip, r2, r3, ip
   12610:	cmp	ip, #0
   12614:	bne	12668 <table_unregister_callback@@Base+0x114>
   12618:	mov	r4, r0
   1261c:	ldr	r0, [r0, #36]	; 0x24
   12620:	ldr	r5, [r4, #52]	; 0x34
   12624:	sub	r5, r5, r2
   12628:	cmp	r5, #0
   1262c:	str	r5, [r4, #52]	; 0x34
   12630:	beq	12678 <table_unregister_callback@@Base+0x124>
   12634:	lsl	r1, r5, #2
   12638:	bl	11ab4 <realloc@plt>
   1263c:	ldr	r1, [r4, #52]	; 0x34
   12640:	str	r0, [r4, #36]	; 0x24
   12644:	ldr	r0, [r4, #40]	; 0x28
   12648:	lsl	r1, r1, #2
   1264c:	bl	11ab4 <realloc@plt>
   12650:	ldr	r1, [r4, #52]	; 0x34
   12654:	str	r0, [r4, #40]	; 0x28
   12658:	ldr	r0, [r4, #44]	; 0x2c
   1265c:	lsl	r1, r1, #2
   12660:	bl	11ab4 <realloc@plt>
   12664:	str	r0, [r4, #44]	; 0x2c
   12668:	ldrd	r4, [sp]
   1266c:	ldr	r6, [sp, #8]
   12670:	add	sp, sp, #12
   12674:	pop	{pc}		; (ldr pc, [sp], #4)
   12678:	bl	11a9c <free@plt>
   1267c:	ldr	r0, [r4, #40]	; 0x28
   12680:	bl	11a9c <free@plt>
   12684:	ldr	r0, [r4, #44]	; 0x2c
   12688:	bl	11a9c <free@plt>
   1268c:	str	r5, [r4, #36]	; 0x24
   12690:	str	r5, [r4, #40]	; 0x28
   12694:	str	r5, [r4, #44]	; 0x2c
   12698:	ldrd	r4, [sp]
   1269c:	ldr	r6, [sp, #8]
   126a0:	add	sp, sp, #12
   126a4:	pop	{pc}		; (ldr pc, [sp], #4)

000126a8 <table_notify@@Base>:
   126a8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   126ac:	strd	r6, [sp, #8]
   126b0:	str	lr, [sp, #24]
   126b4:	ldr	lr, [r0, #32]
   126b8:	strd	r8, [sp, #16]
   126bc:	sub	sp, sp, #12
   126c0:	cmp	lr, #0
   126c4:	ble	12724 <table_notify@@Base+0x7c>
   126c8:	mov	r6, r3
   126cc:	mov	r8, r2
   126d0:	mov	r7, r1
   126d4:	mov	r5, r0
   126d8:	mov	r4, #0
   126dc:	ldr	ip, [r5, #44]	; 0x2c
   126e0:	mov	r3, r6
   126e4:	mov	r2, r8
   126e8:	mov	r1, r7
   126ec:	mov	r0, r5
   126f0:	ldr	ip, [ip, r4, lsl #2]
   126f4:	tst	r6, ip
   126f8:	beq	12718 <table_notify@@Base+0x70>
   126fc:	ldr	ip, [r5, #36]	; 0x24
   12700:	ldr	lr, [r5, #40]	; 0x28
   12704:	ldr	lr, [lr, r4, lsl #2]
   12708:	str	lr, [sp]
   1270c:	ldr	r9, [ip, r4, lsl #2]
   12710:	blx	r9
   12714:	ldr	lr, [r5, #32]
   12718:	add	r4, r4, #1
   1271c:	cmp	lr, r4
   12720:	bgt	126dc <table_notify@@Base+0x34>
   12724:	add	sp, sp, #12
   12728:	ldrd	r4, [sp]
   1272c:	ldrd	r6, [sp, #8]
   12730:	ldrd	r8, [sp, #16]
   12734:	add	sp, sp, #24
   12738:	pop	{pc}		; (ldr pc, [sp], #4)

0001273c <table_get_column_length@@Base>:
   1273c:	ldr	r0, [r0, #4]
   12740:	bx	lr

00012744 <table_get_col_ptr@@Base>:
   12744:	ldr	r0, [r0]
   12748:	add	r1, r1, r1, lsl #1
   1274c:	add	r0, r0, r1, lsl #2
   12750:	bx	lr

00012754 <table_column_init@@Base>:
   12754:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12758:	mov	r5, r2
   1275c:	strd	r6, [sp, #8]
   12760:	mov	r7, r3
   12764:	str	r8, [sp, #16]
   12768:	str	lr, [sp, #20]
   1276c:	ldr	r6, [sp, #24]
   12770:	bl	12744 <table_get_col_ptr@@Base>
   12774:	mov	r4, r0
   12778:	mov	r0, r5
   1277c:	bl	11af0 <strlen@plt>
   12780:	add	r0, r0, #1
   12784:	bl	11acc <malloc@plt>
   12788:	cmp	r0, #0
   1278c:	str	r0, [r4]
   12790:	beq	1279c <table_column_init@@Base+0x48>
   12794:	mov	r1, r5
   12798:	bl	11ac0 <strcpy@plt>
   1279c:	ldr	r8, [sp, #16]
   127a0:	str	r7, [r4, #4]
   127a4:	str	r6, [r4, #8]
   127a8:	ldrd	r4, [sp]
   127ac:	ldrd	r6, [sp, #8]
   127b0:	add	sp, sp, #20
   127b4:	pop	{pc}		; (ldr pc, [sp], #4)

000127b8 <table_add_column@@Base>:
   127b8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   127bc:	mov	r4, r0
   127c0:	strd	r6, [sp, #8]
   127c4:	mov	r7, r1
   127c8:	mov	r6, r2
   127cc:	strd	r8, [sp, #16]
   127d0:	str	lr, [sp, #24]
   127d4:	sub	sp, sp, #12
   127d8:	bl	1273c <table_get_column_length@@Base>
   127dc:	ldr	r3, [r4, #8]
   127e0:	udiv	r5, r0, r3
   127e4:	mls	r5, r5, r3, r0
   127e8:	cmp	r5, #0
   127ec:	beq	12890 <table_add_column@@Base+0xd8>
   127f0:	mov	r0, r4
   127f4:	bl	13600 <table_get_row_length@@Base>
   127f8:	mov	r8, r0
   127fc:	mov	r0, r4
   12800:	bl	1273c <table_get_column_length@@Base>
   12804:	mov	r9, r0
   12808:	mov	r0, r6
   1280c:	bl	13234 <table_get_default_compare_function_for_data_type@@Base>
   12810:	mov	r3, r6
   12814:	mov	r2, r7
   12818:	str	r0, [sp]
   1281c:	mov	r1, r9
   12820:	mov	r0, r4
   12824:	bl	12754 <table_column_init@@Base>
   12828:	cmp	r8, #0
   1282c:	ble	12850 <table_add_column@@Base+0x98>
   12830:	mov	r5, #0
   12834:	mov	r1, r5
   12838:	mov	r2, r9
   1283c:	mov	r0, r4
   12840:	add	r5, r5, #1
   12844:	bl	14bb4 <table_cell_init@@Base>
   12848:	cmp	r8, r5
   1284c:	bne	12834 <table_add_column@@Base+0x7c>
   12850:	mov	r0, r4
   12854:	bl	1273c <table_get_column_length@@Base>
   12858:	mov	r2, r0
   1285c:	mov	r3, #8
   12860:	mov	r0, r4
   12864:	mvn	r1, #0
   12868:	bl	126a8 <table_notify@@Base>
   1286c:	ldr	r0, [r4, #4]
   12870:	add	r3, r0, #1
   12874:	str	r3, [r4, #4]
   12878:	add	sp, sp, #12
   1287c:	ldrd	r4, [sp]
   12880:	ldrd	r6, [sp, #8]
   12884:	ldrd	r8, [sp, #16]
   12888:	add	sp, sp, #24
   1288c:	pop	{pc}		; (ldr pc, [sp], #4)
   12890:	ldr	r0, [r4]
   12894:	ldr	r2, [r4, #12]
   12898:	add	r3, r3, r2
   1289c:	add	r1, r3, r3, lsl #1
   128a0:	str	r3, [r4, #12]
   128a4:	lsl	r1, r1, #2
   128a8:	bl	11ab4 <realloc@plt>
   128ac:	str	r0, [r4]
   128b0:	mov	r0, r4
   128b4:	bl	13600 <table_get_row_length@@Base>
   128b8:	subs	r9, r0, #0
   128bc:	ble	127f0 <table_add_column@@Base+0x38>
   128c0:	mov	r1, r5
   128c4:	mov	r0, r4
   128c8:	bl	13608 <table_get_row_ptr@@Base>
   128cc:	ldr	r1, [r4, #12]
   128d0:	mov	r8, r0
   128d4:	add	r5, r5, #1
   128d8:	ldr	r0, [r0]
   128dc:	lsl	r1, r1, #2
   128e0:	bl	11ab4 <realloc@plt>
   128e4:	cmp	r9, r5
   128e8:	str	r0, [r8]
   128ec:	bne	128c0 <table_add_column@@Base+0x108>
   128f0:	b	127f0 <table_add_column@@Base+0x38>

000128f4 <table_column_destroy@@Base>:
   128f4:	str	r4, [sp, #-8]!
   128f8:	str	lr, [sp, #4]
   128fc:	bl	12744 <table_get_col_ptr@@Base>
   12900:	ldr	r0, [r0]
   12904:	cmp	r0, #0
   12908:	beq	1291c <table_column_destroy@@Base+0x28>
   1290c:	ldr	r4, [sp]
   12910:	ldr	lr, [sp, #4]
   12914:	add	sp, sp, #8
   12918:	b	11a9c <free@plt>
   1291c:	ldr	r4, [sp]
   12920:	add	sp, sp, #4
   12924:	pop	{pc}		; (ldr pc, [sp], #4)

00012928 <table_remove_column@@Base>:
   12928:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1292c:	mov	r4, r0
   12930:	mov	r5, r1
   12934:	strd	r6, [sp, #8]
   12938:	strd	r8, [sp, #16]
   1293c:	str	sl, [sp, #24]
   12940:	str	lr, [sp, #28]
   12944:	bl	128f4 <table_column_destroy@@Base>
   12948:	mov	r0, r4
   1294c:	bl	1273c <table_get_column_length@@Base>
   12950:	sub	r7, r0, #1
   12954:	cmp	r5, r7
   12958:	bge	1299c <table_remove_column@@Base+0x74>
   1295c:	add	r3, r5, r5, lsl #1
   12960:	mov	r0, r5
   12964:	lsl	r3, r3, #2
   12968:	ldr	r2, [r4]
   1296c:	add	r0, r0, #1
   12970:	cmp	r0, r7
   12974:	add	r1, r2, r3
   12978:	add	r3, r3, #12
   1297c:	add	r2, r2, r3
   12980:	ldr	lr, [r2]
   12984:	ldr	ip, [r2, #4]
   12988:	ldr	r2, [r2, #8]
   1298c:	str	lr, [r1]
   12990:	str	ip, [r1, #4]
   12994:	str	r2, [r1, #8]
   12998:	bne	12968 <table_remove_column@@Base+0x40>
   1299c:	mov	r0, r4
   129a0:	bl	13600 <table_get_row_length@@Base>
   129a4:	subs	r9, r0, #0
   129a8:	ble	12a0c <table_remove_column@@Base+0xe4>
   129ac:	lsl	r8, r5, #2
   129b0:	mov	r6, #0
   129b4:	mov	r2, r5
   129b8:	mov	r1, r6
   129bc:	mov	r0, r4
   129c0:	bl	14bd4 <table_cell_destroy@@Base>
   129c4:	mov	r1, r6
   129c8:	mov	r0, r4
   129cc:	bl	13608 <table_get_row_ptr@@Base>
   129d0:	cmp	r5, r7
   129d4:	bge	12a00 <table_remove_column@@Base+0xd8>
   129d8:	mov	r3, r8
   129dc:	mov	r2, r5
   129e0:	ldr	r1, [r0]
   129e4:	add	r2, r2, #1
   129e8:	cmp	r2, r7
   129ec:	add	ip, r1, r3
   129f0:	add	r3, r3, #4
   129f4:	ldr	r1, [r1, r3]
   129f8:	str	r1, [ip]
   129fc:	bne	129e0 <table_remove_column@@Base+0xb8>
   12a00:	add	r6, r6, #1
   12a04:	cmp	r9, r6
   12a08:	bne	129b4 <table_remove_column@@Base+0x8c>
   12a0c:	ldr	r3, [r4, #4]
   12a10:	mov	r0, r4
   12a14:	sub	r3, r3, #1
   12a18:	str	r3, [r4, #4]
   12a1c:	bl	1273c <table_get_column_length@@Base>
   12a20:	ldr	r3, [r4, #8]
   12a24:	udiv	r6, r0, r3
   12a28:	mls	r6, r6, r3, r0
   12a2c:	cmp	r6, #0
   12a30:	beq	12a64 <table_remove_column@@Base+0x13c>
   12a34:	mov	r0, r4
   12a38:	mov	r2, r5
   12a3c:	mov	r3, #16
   12a40:	mvn	r1, #0
   12a44:	bl	126a8 <table_notify@@Base>
   12a48:	ldrd	r4, [sp]
   12a4c:	mov	r0, #0
   12a50:	ldrd	r6, [sp, #8]
   12a54:	ldrd	r8, [sp, #16]
   12a58:	ldr	sl, [sp, #24]
   12a5c:	add	sp, sp, #28
   12a60:	pop	{pc}		; (ldr pc, [sp], #4)
   12a64:	ldr	r0, [r4]
   12a68:	ldr	r2, [r4, #12]
   12a6c:	sub	r3, r2, r3
   12a70:	add	r1, r3, r3, lsl #1
   12a74:	str	r3, [r4, #12]
   12a78:	lsl	r1, r1, #2
   12a7c:	bl	11ab4 <realloc@plt>
   12a80:	str	r0, [r4]
   12a84:	mov	r0, r4
   12a88:	bl	13600 <table_get_row_length@@Base>
   12a8c:	subs	r8, r0, #0
   12a90:	ble	12a34 <table_remove_column@@Base+0x10c>
   12a94:	mov	r1, r6
   12a98:	mov	r0, r4
   12a9c:	bl	13608 <table_get_row_ptr@@Base>
   12aa0:	ldr	r1, [r4, #12]
   12aa4:	mov	r7, r0
   12aa8:	add	r6, r6, #1
   12aac:	ldr	r0, [r0]
   12ab0:	lsl	r1, r1, #2
   12ab4:	bl	11ab4 <realloc@plt>
   12ab8:	cmp	r8, r6
   12abc:	str	r0, [r7]
   12ac0:	bne	12a94 <table_remove_column@@Base+0x16c>
   12ac4:	b	12a34 <table_remove_column@@Base+0x10c>

00012ac8 <table_get_column_data_type@@Base>:
   12ac8:	str	r4, [sp, #-8]!
   12acc:	str	lr, [sp, #4]
   12ad0:	bl	12744 <table_get_col_ptr@@Base>
   12ad4:	ldr	r4, [sp]
   12ad8:	add	sp, sp, #4
   12adc:	ldr	r0, [r0, #4]
   12ae0:	pop	{pc}		; (ldr pc, [sp], #4)

00012ae4 <table_get_column_name@@Base>:
   12ae4:	str	r4, [sp, #-8]!
   12ae8:	str	lr, [sp, #4]
   12aec:	bl	12744 <table_get_col_ptr@@Base>
   12af0:	ldr	r4, [sp]
   12af4:	add	sp, sp, #4
   12af8:	ldr	r0, [r0]
   12afc:	pop	{pc}		; (ldr pc, [sp], #4)

00012b00 <table_get_column@@Base>:
   12b00:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12b04:	mov	r5, r0
   12b08:	strd	r6, [sp, #8]
   12b0c:	mov	r6, r1
   12b10:	str	r8, [sp, #16]
   12b14:	str	lr, [sp, #20]
   12b18:	bl	1273c <table_get_column_length@@Base>
   12b1c:	subs	r7, r0, #0
   12b20:	ble	12b6c <table_get_column@@Base+0x6c>
   12b24:	mov	r4, #0
   12b28:	b	12b38 <table_get_column@@Base+0x38>
   12b2c:	add	r4, r4, #1
   12b30:	cmp	r7, r4
   12b34:	beq	12b78 <table_get_column@@Base+0x78>
   12b38:	mov	r1, r4
   12b3c:	mov	r0, r5
   12b40:	bl	12ae4 <table_get_column_name@@Base>
   12b44:	mov	r1, r6
   12b48:	bl	11a90 <strcmp@plt>
   12b4c:	cmp	r0, #0
   12b50:	bne	12b2c <table_get_column@@Base+0x2c>
   12b54:	mov	r0, r4
   12b58:	ldrd	r4, [sp]
   12b5c:	ldrd	r6, [sp, #8]
   12b60:	ldr	r8, [sp, #16]
   12b64:	add	sp, sp, #20
   12b68:	pop	{pc}		; (ldr pc, [sp], #4)
   12b6c:	mvneq	r4, #0
   12b70:	movne	r4, #0
   12b74:	b	12b54 <table_get_column@@Base+0x54>
   12b78:	mvn	r4, #0
   12b7c:	b	12b54 <table_get_column@@Base+0x54>

00012b80 <table_get_column_compare_function@@Base>:
   12b80:	str	r4, [sp, #-8]!
   12b84:	str	lr, [sp, #4]
   12b88:	bl	12744 <table_get_col_ptr@@Base>
   12b8c:	ldr	r4, [sp]
   12b90:	add	sp, sp, #4
   12b94:	ldr	r0, [r0, #8]
   12b98:	pop	{pc}		; (ldr pc, [sp], #4)

00012b9c <table_set_column_compare_function@@Base>:
   12b9c:	str	r4, [sp, #-8]!
   12ba0:	mov	r4, r2
   12ba4:	str	lr, [sp, #4]
   12ba8:	bl	12744 <table_get_col_ptr@@Base>
   12bac:	str	r4, [r0, #8]
   12bb0:	ldr	r4, [sp]
   12bb4:	add	sp, sp, #4
   12bb8:	pop	{pc}		; (ldr pc, [sp], #4)

00012bbc <table_compare_ptr@@Base>:
   12bbc:	cmp	r0, r1
   12bc0:	bhi	12bd0 <table_compare_ptr@@Base+0x14>
   12bc4:	mvncc	r0, #0
   12bc8:	movcs	r0, #0
   12bcc:	bx	lr
   12bd0:	mov	r0, #1
   12bd4:	bx	lr

00012bd8 <table_compare_string@@Base>:
   12bd8:	cmp	r0, #0
   12bdc:	beq	12bec <table_compare_string@@Base+0x14>
   12be0:	cmp	r1, #0
   12be4:	beq	12bfc <table_compare_string@@Base+0x24>
   12be8:	b	11a90 <strcmp@plt>
   12bec:	adds	r0, r1, #0
   12bf0:	movne	r0, #1
   12bf4:	rsb	r0, r0, #0
   12bf8:	bx	lr
   12bfc:	mov	r0, #1
   12c00:	bx	lr

00012c04 <table_compare_bool@@Base>:
   12c04:	cmp	r0, #0
   12c08:	beq	12c38 <table_compare_bool@@Base+0x34>
   12c0c:	cmp	r1, #0
   12c10:	beq	12c30 <table_compare_bool@@Base+0x2c>
   12c14:	ldrb	r2, [r0]
   12c18:	ldrb	r3, [r1]
   12c1c:	cmp	r2, r3
   12c20:	bhi	12c30 <table_compare_bool@@Base+0x2c>
   12c24:	mvncc	r0, #0
   12c28:	movcs	r0, #0
   12c2c:	bx	lr
   12c30:	mov	r0, #1
   12c34:	bx	lr
   12c38:	adds	r1, r1, #0
   12c3c:	movne	r1, #1
   12c40:	rsb	r0, r1, #0
   12c44:	bx	lr

00012c48 <table_compare_int32@@Base>:
   12c48:	cmp	r0, #0
   12c4c:	beq	12c7c <table_compare_int32@@Base+0x34>
   12c50:	cmp	r1, #0
   12c54:	beq	12c74 <table_compare_int32@@Base+0x2c>
   12c58:	ldr	r2, [r0]
   12c5c:	ldr	r3, [r1]
   12c60:	cmp	r2, r3
   12c64:	bgt	12c74 <table_compare_int32@@Base+0x2c>
   12c68:	mvnlt	r0, #0
   12c6c:	movge	r0, #0
   12c70:	bx	lr
   12c74:	mov	r0, #1
   12c78:	bx	lr
   12c7c:	adds	r1, r1, #0
   12c80:	movne	r1, #1
   12c84:	rsb	r0, r1, #0
   12c88:	bx	lr

00012c8c <table_compare_uint32@@Base>:
   12c8c:	cmp	r0, #0
   12c90:	beq	12cc0 <table_compare_uint32@@Base+0x34>
   12c94:	cmp	r1, #0
   12c98:	beq	12cb8 <table_compare_uint32@@Base+0x2c>
   12c9c:	ldr	r2, [r0]
   12ca0:	ldr	r3, [r1]
   12ca4:	cmp	r2, r3
   12ca8:	bhi	12cb8 <table_compare_uint32@@Base+0x2c>
   12cac:	mvncc	r0, #0
   12cb0:	movcs	r0, #0
   12cb4:	bx	lr
   12cb8:	mov	r0, #1
   12cbc:	bx	lr
   12cc0:	adds	r1, r1, #0
   12cc4:	movne	r1, #1
   12cc8:	rsb	r0, r1, #0
   12ccc:	bx	lr

00012cd0 <table_compare_int8@@Base>:
   12cd0:	cmp	r0, #0
   12cd4:	beq	12d04 <table_compare_int8@@Base+0x34>
   12cd8:	cmp	r1, #0
   12cdc:	beq	12cfc <table_compare_int8@@Base+0x2c>
   12ce0:	ldrsb	r2, [r0]
   12ce4:	ldrsb	r3, [r1]
   12ce8:	cmp	r2, r3
   12cec:	bgt	12cfc <table_compare_int8@@Base+0x2c>
   12cf0:	mvnlt	r0, #0
   12cf4:	movge	r0, #0
   12cf8:	bx	lr
   12cfc:	mov	r0, #1
   12d00:	bx	lr
   12d04:	adds	r1, r1, #0
   12d08:	movne	r1, #1
   12d0c:	rsb	r0, r1, #0
   12d10:	bx	lr

00012d14 <table_compare_char@@Base>:
   12d14:	cmp	r0, #0
   12d18:	beq	12d48 <table_compare_char@@Base+0x34>
   12d1c:	cmp	r1, #0
   12d20:	beq	12d40 <table_compare_char@@Base+0x2c>
   12d24:	ldrb	r2, [r0]
   12d28:	ldrb	r3, [r1]
   12d2c:	cmp	r2, r3
   12d30:	bhi	12d40 <table_compare_char@@Base+0x2c>
   12d34:	mvncc	r0, #0
   12d38:	movcs	r0, #0
   12d3c:	bx	lr
   12d40:	mov	r0, #1
   12d44:	bx	lr
   12d48:	adds	r1, r1, #0
   12d4c:	movne	r1, #1
   12d50:	rsb	r0, r1, #0
   12d54:	bx	lr

00012d58 <table_compare_short@@Base>:
   12d58:	cmp	r0, #0
   12d5c:	beq	12d8c <table_compare_short@@Base+0x34>
   12d60:	cmp	r1, #0
   12d64:	beq	12d84 <table_compare_short@@Base+0x2c>
   12d68:	ldrsh	r2, [r0]
   12d6c:	ldrsh	r3, [r1]
   12d70:	cmp	r2, r3
   12d74:	bgt	12d84 <table_compare_short@@Base+0x2c>
   12d78:	mvnlt	r0, #0
   12d7c:	movge	r0, #0
   12d80:	bx	lr
   12d84:	mov	r0, #1
   12d88:	bx	lr
   12d8c:	adds	r1, r1, #0
   12d90:	movne	r1, #1
   12d94:	rsb	r0, r1, #0
   12d98:	bx	lr

00012d9c <table_compare_ushort@@Base>:
   12d9c:	cmp	r0, #0
   12da0:	beq	12dd0 <table_compare_ushort@@Base+0x34>
   12da4:	cmp	r1, #0
   12da8:	beq	12dc8 <table_compare_ushort@@Base+0x2c>
   12dac:	ldrh	r2, [r0]
   12db0:	ldrh	r3, [r1]
   12db4:	cmp	r2, r3
   12db8:	bhi	12dc8 <table_compare_ushort@@Base+0x2c>
   12dbc:	mvncc	r0, #0
   12dc0:	movcs	r0, #0
   12dc4:	bx	lr
   12dc8:	mov	r0, #1
   12dcc:	bx	lr
   12dd0:	adds	r1, r1, #0
   12dd4:	movne	r1, #1
   12dd8:	rsb	r0, r1, #0
   12ddc:	bx	lr

00012de0 <table_compare_llong@@Base>:
   12de0:	cmp	r0, #0
   12de4:	beq	12e28 <table_compare_llong@@Base+0x48>
   12de8:	cmp	r1, #0
   12dec:	beq	12e38 <table_compare_llong@@Base+0x58>
   12df0:	strd	r4, [sp, #-8]!
   12df4:	ldrd	r2, [r1]
   12df8:	ldrd	r4, [r0]
   12dfc:	cmp	r2, r4
   12e00:	sbcs	r1, r3, r5
   12e04:	movlt	r0, #1
   12e08:	blt	12e1c <table_compare_llong@@Base+0x3c>
   12e0c:	cmp	r4, r2
   12e10:	sbcs	r3, r5, r3
   12e14:	mvnlt	r0, #0
   12e18:	movge	r0, #0
   12e1c:	ldrd	r4, [sp]
   12e20:	add	sp, sp, #8
   12e24:	bx	lr
   12e28:	adds	r1, r1, #0
   12e2c:	movne	r1, #1
   12e30:	rsb	r0, r1, #0
   12e34:	bx	lr
   12e38:	mov	r0, #1
   12e3c:	bx	lr

00012e40 <table_compare_uint64@@Base>:
   12e40:	cmp	r0, #0
   12e44:	beq	12e80 <table_compare_uint64@@Base+0x40>
   12e48:	cmp	r1, #0
   12e4c:	beq	12e90 <table_compare_uint64@@Base+0x50>
   12e50:	strd	r4, [sp, #-8]!
   12e54:	ldrd	r2, [r1]
   12e58:	ldrd	r4, [r0]
   12e5c:	cmp	r5, r3
   12e60:	cmpeq	r4, r2
   12e64:	movhi	r0, #1
   12e68:	bhi	12e74 <table_compare_uint64@@Base+0x34>
   12e6c:	mvncc	r0, #0
   12e70:	movcs	r0, #0
   12e74:	ldrd	r4, [sp]
   12e78:	add	sp, sp, #8
   12e7c:	bx	lr
   12e80:	adds	r1, r1, #0
   12e84:	movne	r1, #1
   12e88:	rsb	r0, r1, #0
   12e8c:	bx	lr
   12e90:	mov	r0, #1
   12e94:	bx	lr

00012e98 <table_compare_long@@Base>:
   12e98:	cmp	r0, #0
   12e9c:	beq	12ecc <table_compare_long@@Base+0x34>
   12ea0:	cmp	r1, #0
   12ea4:	beq	12ec4 <table_compare_long@@Base+0x2c>
   12ea8:	ldr	r2, [r0]
   12eac:	ldr	r3, [r1]
   12eb0:	cmp	r2, r3
   12eb4:	bgt	12ec4 <table_compare_long@@Base+0x2c>
   12eb8:	mvnlt	r0, #0
   12ebc:	movge	r0, #0
   12ec0:	bx	lr
   12ec4:	mov	r0, #1
   12ec8:	bx	lr
   12ecc:	adds	r1, r1, #0
   12ed0:	movne	r1, #1
   12ed4:	rsb	r0, r1, #0
   12ed8:	bx	lr

00012edc <table_compare_ullong@@Base>:
   12edc:	cmp	r0, #0
   12ee0:	beq	12f10 <table_compare_ullong@@Base+0x34>
   12ee4:	cmp	r1, #0
   12ee8:	beq	12f08 <table_compare_ullong@@Base+0x2c>
   12eec:	ldr	r2, [r0]
   12ef0:	ldr	r3, [r1]
   12ef4:	cmp	r2, r3
   12ef8:	bhi	12f08 <table_compare_ullong@@Base+0x2c>
   12efc:	mvncc	r0, #0
   12f00:	movcs	r0, #0
   12f04:	bx	lr
   12f08:	mov	r0, #1
   12f0c:	bx	lr
   12f10:	adds	r1, r1, #0
   12f14:	movne	r1, #1
   12f18:	rsb	r0, r1, #0
   12f1c:	bx	lr

00012f20 <table_compare_float@@Base>:
   12f20:	cmp	r0, #0
   12f24:	beq	12f58 <table_compare_float@@Base+0x38>
   12f28:	cmp	r1, #0
   12f2c:	beq	12f50 <table_compare_float@@Base+0x30>
   12f30:	vldr	s14, [r0]
   12f34:	vldr	s15, [r1]
   12f38:	vcmpe.f32	s14, s15
   12f3c:	vmrs	APSR_nzcv, fpscr
   12f40:	bgt	12f50 <table_compare_float@@Base+0x30>
   12f44:	mvnmi	r0, #0
   12f48:	movpl	r0, #0
   12f4c:	bx	lr
   12f50:	mov	r0, #1
   12f54:	bx	lr
   12f58:	adds	r1, r1, #0
   12f5c:	movne	r1, #1
   12f60:	rsb	r0, r1, #0
   12f64:	bx	lr

00012f68 <table_compare_double@@Base>:
   12f68:	cmp	r0, #0
   12f6c:	beq	12fa0 <table_compare_double@@Base+0x38>
   12f70:	cmp	r1, #0
   12f74:	beq	12f98 <table_compare_double@@Base+0x30>
   12f78:	vldr	d6, [r0]
   12f7c:	vldr	d7, [r1]
   12f80:	vcmpe.f64	d6, d7
   12f84:	vmrs	APSR_nzcv, fpscr
   12f88:	bgt	12f98 <table_compare_double@@Base+0x30>
   12f8c:	mvnmi	r0, #0
   12f90:	movpl	r0, #0
   12f94:	bx	lr
   12f98:	mov	r0, #1
   12f9c:	bx	lr
   12fa0:	adds	r1, r1, #0
   12fa4:	movne	r1, #1
   12fa8:	rsb	r0, r1, #0
   12fac:	bx	lr

00012fb0 <table_compare_ldouble@@Base>:
   12fb0:	cmp	r0, #0
   12fb4:	beq	12fe8 <table_compare_ldouble@@Base+0x38>
   12fb8:	cmp	r1, #0
   12fbc:	beq	12fe0 <table_compare_ldouble@@Base+0x30>
   12fc0:	vldr	d6, [r0]
   12fc4:	vldr	d7, [r1]
   12fc8:	vcmpe.f64	d6, d7
   12fcc:	vmrs	APSR_nzcv, fpscr
   12fd0:	bgt	12fe0 <table_compare_ldouble@@Base+0x30>
   12fd4:	mvnmi	r0, #0
   12fd8:	movpl	r0, #0
   12fdc:	bx	lr
   12fe0:	mov	r0, #1
   12fe4:	bx	lr
   12fe8:	adds	r1, r1, #0
   12fec:	movne	r1, #1
   12ff0:	rsb	r0, r1, #0
   12ff4:	bx	lr

00012ff8 <table_compare_uchar@@Base>:
   12ff8:	cmp	r0, #0
   12ffc:	beq	1302c <table_compare_uchar@@Base+0x34>
   13000:	cmp	r1, #0
   13004:	beq	13024 <table_compare_uchar@@Base+0x2c>
   13008:	ldrb	r2, [r0]
   1300c:	ldrb	r3, [r1]
   13010:	cmp	r2, r3
   13014:	bhi	13024 <table_compare_uchar@@Base+0x2c>
   13018:	mvncc	r0, #0
   1301c:	movcs	r0, #0
   13020:	bx	lr
   13024:	mov	r0, #1
   13028:	bx	lr
   1302c:	adds	r1, r1, #0
   13030:	movne	r1, #1
   13034:	rsb	r0, r1, #0
   13038:	bx	lr

0001303c <table_compare_int@@Base>:
   1303c:	cmp	r0, #0
   13040:	beq	13070 <table_compare_int@@Base+0x34>
   13044:	cmp	r1, #0
   13048:	beq	13068 <table_compare_int@@Base+0x2c>
   1304c:	ldr	r2, [r0]
   13050:	ldr	r3, [r1]
   13054:	cmp	r2, r3
   13058:	bgt	13068 <table_compare_int@@Base+0x2c>
   1305c:	mvnlt	r0, #0
   13060:	movge	r0, #0
   13064:	bx	lr
   13068:	mov	r0, #1
   1306c:	bx	lr
   13070:	adds	r1, r1, #0
   13074:	movne	r1, #1
   13078:	rsb	r0, r1, #0
   1307c:	bx	lr

00013080 <table_compare_uint@@Base>:
   13080:	cmp	r0, #0
   13084:	beq	130b4 <table_compare_uint@@Base+0x34>
   13088:	cmp	r1, #0
   1308c:	beq	130ac <table_compare_uint@@Base+0x2c>
   13090:	ldr	r2, [r0]
   13094:	ldr	r3, [r1]
   13098:	cmp	r2, r3
   1309c:	bhi	130ac <table_compare_uint@@Base+0x2c>
   130a0:	mvncc	r0, #0
   130a4:	movcs	r0, #0
   130a8:	bx	lr
   130ac:	mov	r0, #1
   130b0:	bx	lr
   130b4:	adds	r1, r1, #0
   130b8:	movne	r1, #1
   130bc:	rsb	r0, r1, #0
   130c0:	bx	lr

000130c4 <table_compare_uint8@@Base>:
   130c4:	cmp	r0, #0
   130c8:	beq	130f8 <table_compare_uint8@@Base+0x34>
   130cc:	cmp	r1, #0
   130d0:	beq	130f0 <table_compare_uint8@@Base+0x2c>
   130d4:	ldrb	r2, [r0]
   130d8:	ldrb	r3, [r1]
   130dc:	cmp	r2, r3
   130e0:	bhi	130f0 <table_compare_uint8@@Base+0x2c>
   130e4:	mvncc	r0, #0
   130e8:	movcs	r0, #0
   130ec:	bx	lr
   130f0:	mov	r0, #1
   130f4:	bx	lr
   130f8:	adds	r1, r1, #0
   130fc:	movne	r1, #1
   13100:	rsb	r0, r1, #0
   13104:	bx	lr

00013108 <table_compare_int16@@Base>:
   13108:	cmp	r0, #0
   1310c:	beq	1313c <table_compare_int16@@Base+0x34>
   13110:	cmp	r1, #0
   13114:	beq	13134 <table_compare_int16@@Base+0x2c>
   13118:	ldrsh	r2, [r0]
   1311c:	ldrsh	r3, [r1]
   13120:	cmp	r2, r3
   13124:	bgt	13134 <table_compare_int16@@Base+0x2c>
   13128:	mvnlt	r0, #0
   1312c:	movge	r0, #0
   13130:	bx	lr
   13134:	mov	r0, #1
   13138:	bx	lr
   1313c:	adds	r1, r1, #0
   13140:	movne	r1, #1
   13144:	rsb	r0, r1, #0
   13148:	bx	lr

0001314c <table_compare_uint16@@Base>:
   1314c:	cmp	r0, #0
   13150:	beq	13180 <table_compare_uint16@@Base+0x34>
   13154:	cmp	r1, #0
   13158:	beq	13178 <table_compare_uint16@@Base+0x2c>
   1315c:	ldrh	r2, [r0]
   13160:	ldrh	r3, [r1]
   13164:	cmp	r2, r3
   13168:	bhi	13178 <table_compare_uint16@@Base+0x2c>
   1316c:	mvncc	r0, #0
   13170:	movcs	r0, #0
   13174:	bx	lr
   13178:	mov	r0, #1
   1317c:	bx	lr
   13180:	adds	r1, r1, #0
   13184:	movne	r1, #1
   13188:	rsb	r0, r1, #0
   1318c:	bx	lr

00013190 <table_compare_ulong@@Base>:
   13190:	cmp	r0, #0
   13194:	beq	131c4 <table_compare_ulong@@Base+0x34>
   13198:	cmp	r1, #0
   1319c:	beq	131bc <table_compare_ulong@@Base+0x2c>
   131a0:	ldr	r2, [r0]
   131a4:	ldr	r3, [r1]
   131a8:	cmp	r2, r3
   131ac:	bhi	131bc <table_compare_ulong@@Base+0x2c>
   131b0:	mvncc	r0, #0
   131b4:	movcs	r0, #0
   131b8:	bx	lr
   131bc:	mov	r0, #1
   131c0:	bx	lr
   131c4:	adds	r1, r1, #0
   131c8:	movne	r1, #1
   131cc:	rsb	r0, r1, #0
   131d0:	bx	lr

000131d4 <table_compare_int64@@Base>:
   131d4:	cmp	r0, #0
   131d8:	beq	1321c <table_compare_int64@@Base+0x48>
   131dc:	cmp	r1, #0
   131e0:	beq	1322c <table_compare_int64@@Base+0x58>
   131e4:	strd	r4, [sp, #-8]!
   131e8:	ldrd	r2, [r1]
   131ec:	ldrd	r4, [r0]
   131f0:	cmp	r2, r4
   131f4:	sbcs	r1, r3, r5
   131f8:	movlt	r0, #1
   131fc:	blt	13210 <table_compare_int64@@Base+0x3c>
   13200:	cmp	r4, r2
   13204:	sbcs	r3, r5, r3
   13208:	mvnlt	r0, #0
   1320c:	movge	r0, #0
   13210:	ldrd	r4, [sp]
   13214:	add	sp, sp, #8
   13218:	bx	lr
   1321c:	adds	r1, r1, #0
   13220:	movne	r1, #1
   13224:	rsb	r0, r1, #0
   13228:	bx	lr
   1322c:	mov	r0, #1
   13230:	bx	lr

00013234 <table_get_default_compare_function_for_data_type@@Base>:
   13234:	ldr	r3, [pc, #404]	; 133d0 <table_get_default_compare_function_for_data_type@@Base+0x19c>
   13238:	add	r3, pc, r3
   1323c:	cmp	r0, #23
   13240:	addls	pc, pc, r0, lsl #2
   13244:	b	133c8 <table_get_default_compare_function_for_data_type@@Base+0x194>
   13248:	b	133bc <table_get_default_compare_function_for_data_type@@Base+0x188>
   1324c:	b	133b0 <table_get_default_compare_function_for_data_type@@Base+0x17c>
   13250:	b	133a4 <table_get_default_compare_function_for_data_type@@Base+0x170>
   13254:	b	13398 <table_get_default_compare_function_for_data_type@@Base+0x164>
   13258:	b	1338c <table_get_default_compare_function_for_data_type@@Base+0x158>
   1325c:	b	13380 <table_get_default_compare_function_for_data_type@@Base+0x14c>
   13260:	b	13374 <table_get_default_compare_function_for_data_type@@Base+0x140>
   13264:	b	13368 <table_get_default_compare_function_for_data_type@@Base+0x134>
   13268:	b	1335c <table_get_default_compare_function_for_data_type@@Base+0x128>
   1326c:	b	13350 <table_get_default_compare_function_for_data_type@@Base+0x11c>
   13270:	b	13344 <table_get_default_compare_function_for_data_type@@Base+0x110>
   13274:	b	13338 <table_get_default_compare_function_for_data_type@@Base+0x104>
   13278:	b	1332c <table_get_default_compare_function_for_data_type@@Base+0xf8>
   1327c:	b	13320 <table_get_default_compare_function_for_data_type@@Base+0xec>
   13280:	b	13314 <table_get_default_compare_function_for_data_type@@Base+0xe0>
   13284:	b	13308 <table_get_default_compare_function_for_data_type@@Base+0xd4>
   13288:	b	132fc <table_get_default_compare_function_for_data_type@@Base+0xc8>
   1328c:	b	132f0 <table_get_default_compare_function_for_data_type@@Base+0xbc>
   13290:	b	132e4 <table_get_default_compare_function_for_data_type@@Base+0xb0>
   13294:	b	132d8 <table_get_default_compare_function_for_data_type@@Base+0xa4>
   13298:	b	132cc <table_get_default_compare_function_for_data_type@@Base+0x98>
   1329c:	b	132c0 <table_get_default_compare_function_for_data_type@@Base+0x8c>
   132a0:	b	132b4 <table_get_default_compare_function_for_data_type@@Base+0x80>
   132a4:	b	132a8 <table_get_default_compare_function_for_data_type@@Base+0x74>
   132a8:	ldr	r2, [pc, #292]	; 133d4 <table_get_default_compare_function_for_data_type@@Base+0x1a0>
   132ac:	ldr	r0, [r3, r2]
   132b0:	bx	lr
   132b4:	ldr	r2, [pc, #284]	; 133d8 <table_get_default_compare_function_for_data_type@@Base+0x1a4>
   132b8:	ldr	r0, [r3, r2]
   132bc:	bx	lr
   132c0:	ldr	r2, [pc, #276]	; 133dc <table_get_default_compare_function_for_data_type@@Base+0x1a8>
   132c4:	ldr	r0, [r3, r2]
   132c8:	bx	lr
   132cc:	ldr	r2, [pc, #268]	; 133e0 <table_get_default_compare_function_for_data_type@@Base+0x1ac>
   132d0:	ldr	r0, [r3, r2]
   132d4:	bx	lr
   132d8:	ldr	r2, [pc, #260]	; 133e4 <table_get_default_compare_function_for_data_type@@Base+0x1b0>
   132dc:	ldr	r0, [r3, r2]
   132e0:	bx	lr
   132e4:	ldr	r2, [pc, #252]	; 133e8 <table_get_default_compare_function_for_data_type@@Base+0x1b4>
   132e8:	ldr	r0, [r3, r2]
   132ec:	bx	lr
   132f0:	ldr	r2, [pc, #244]	; 133ec <table_get_default_compare_function_for_data_type@@Base+0x1b8>
   132f4:	ldr	r0, [r3, r2]
   132f8:	bx	lr
   132fc:	ldr	r2, [pc, #236]	; 133f0 <table_get_default_compare_function_for_data_type@@Base+0x1bc>
   13300:	ldr	r0, [r3, r2]
   13304:	bx	lr
   13308:	ldr	r2, [pc, #228]	; 133f4 <table_get_default_compare_function_for_data_type@@Base+0x1c0>
   1330c:	ldr	r0, [r3, r2]
   13310:	bx	lr
   13314:	ldr	r2, [pc, #220]	; 133f8 <table_get_default_compare_function_for_data_type@@Base+0x1c4>
   13318:	ldr	r0, [r3, r2]
   1331c:	bx	lr
   13320:	ldr	r2, [pc, #212]	; 133fc <table_get_default_compare_function_for_data_type@@Base+0x1c8>
   13324:	ldr	r0, [r3, r2]
   13328:	bx	lr
   1332c:	ldr	r2, [pc, #204]	; 13400 <table_get_default_compare_function_for_data_type@@Base+0x1cc>
   13330:	ldr	r0, [r3, r2]
   13334:	bx	lr
   13338:	ldr	r2, [pc, #196]	; 13404 <table_get_default_compare_function_for_data_type@@Base+0x1d0>
   1333c:	ldr	r0, [r3, r2]
   13340:	bx	lr
   13344:	ldr	r2, [pc, #188]	; 13408 <table_get_default_compare_function_for_data_type@@Base+0x1d4>
   13348:	ldr	r0, [r3, r2]
   1334c:	bx	lr
   13350:	ldr	r2, [pc, #180]	; 1340c <table_get_default_compare_function_for_data_type@@Base+0x1d8>
   13354:	ldr	r0, [r3, r2]
   13358:	bx	lr
   1335c:	ldr	r2, [pc, #172]	; 13410 <table_get_default_compare_function_for_data_type@@Base+0x1dc>
   13360:	ldr	r0, [r3, r2]
   13364:	bx	lr
   13368:	ldr	r2, [pc, #164]	; 13414 <table_get_default_compare_function_for_data_type@@Base+0x1e0>
   1336c:	ldr	r0, [r3, r2]
   13370:	bx	lr
   13374:	ldr	r2, [pc, #156]	; 13418 <table_get_default_compare_function_for_data_type@@Base+0x1e4>
   13378:	ldr	r0, [r3, r2]
   1337c:	bx	lr
   13380:	ldr	r2, [pc, #148]	; 1341c <table_get_default_compare_function_for_data_type@@Base+0x1e8>
   13384:	ldr	r0, [r3, r2]
   13388:	bx	lr
   1338c:	ldr	r2, [pc, #140]	; 13420 <table_get_default_compare_function_for_data_type@@Base+0x1ec>
   13390:	ldr	r0, [r3, r2]
   13394:	bx	lr
   13398:	ldr	r2, [pc, #132]	; 13424 <table_get_default_compare_function_for_data_type@@Base+0x1f0>
   1339c:	ldr	r0, [r3, r2]
   133a0:	bx	lr
   133a4:	ldr	r2, [pc, #124]	; 13428 <table_get_default_compare_function_for_data_type@@Base+0x1f4>
   133a8:	ldr	r0, [r3, r2]
   133ac:	bx	lr
   133b0:	ldr	r2, [pc, #116]	; 1342c <table_get_default_compare_function_for_data_type@@Base+0x1f8>
   133b4:	ldr	r0, [r3, r2]
   133b8:	bx	lr
   133bc:	ldr	r2, [pc, #108]	; 13430 <table_get_default_compare_function_for_data_type@@Base+0x1fc>
   133c0:	ldr	r0, [r3, r2]
   133c4:	bx	lr
   133c8:	mov	r0, #0
   133cc:	bx	lr
   133d0:	andeq	r1, r1, r0, asr #27
   133d4:	andeq	r0, r0, r0, ror r0
   133d8:	andeq	r0, r0, ip, asr #32
   133dc:	muleq	r0, r8, r0
   133e0:	andeq	r0, r0, r0, lsr #1
   133e4:	andeq	r0, r0, r0, asr r0
   133e8:	andeq	r0, r0, r8, asr #32
   133ec:	andeq	r0, r0, r4, asr r0
   133f0:	andeq	r0, r0, r8, asr r0
   133f4:	andeq	r0, r0, r8, lsl #1
   133f8:	andeq	r0, r0, r0, lsl #1
   133fc:	andeq	r0, r0, r4, lsl #1
   13400:	andeq	r0, r0, ip, ror r0
   13404:	andeq	r0, r0, ip, asr r0
   13408:	andeq	r0, r0, r4, rrx
   1340c:	andeq	r0, r0, r4, ror r0
   13410:	muleq	r0, ip, r0
   13414:	muleq	r0, r0, r0
   13418:	andeq	r0, r0, r8, ror r0
   1341c:	andeq	r0, r0, r0, rrx
   13420:	muleq	r0, r4, r0
   13424:	andeq	r0, r0, ip, lsl #1
   13428:	andeq	r0, r0, r4, asr #32
   1342c:	andeq	r0, r0, r4, lsr #1
   13430:	andeq	r0, r0, ip, rrx

00013434 <table_get@@Base>:
   13434:	str	r4, [sp, #-8]!
   13438:	str	lr, [sp, #4]
   1343c:	bl	14b90 <table_get_cell_ptr@@Base>
   13440:	ldr	r4, [sp]
   13444:	add	sp, sp, #4
   13448:	ldr	r0, [r0]
   1344c:	pop	{pc}		; (ldr pc, [sp], #4)

00013450 <table_get_bool@@Base>:
   13450:	str	r4, [sp, #-8]!
   13454:	str	lr, [sp, #4]
   13458:	bl	13434 <table_get@@Base>
   1345c:	ldr	r4, [sp]
   13460:	add	sp, sp, #4
   13464:	ldrb	r0, [r0]
   13468:	pop	{pc}		; (ldr pc, [sp], #4)

0001346c <table_get_int@@Base>:
   1346c:	str	r4, [sp, #-8]!
   13470:	str	lr, [sp, #4]
   13474:	bl	13434 <table_get@@Base>
   13478:	ldr	r4, [sp]
   1347c:	add	sp, sp, #4
   13480:	ldr	r0, [r0]
   13484:	pop	{pc}		; (ldr pc, [sp], #4)

00013488 <table_get_uint@@Base>:
   13488:	str	r4, [sp, #-8]!
   1348c:	str	lr, [sp, #4]
   13490:	bl	13434 <table_get@@Base>
   13494:	ldr	r4, [sp]
   13498:	add	sp, sp, #4
   1349c:	ldr	r0, [r0]
   134a0:	pop	{pc}		; (ldr pc, [sp], #4)

000134a4 <table_get_int8@@Base>:
   134a4:	str	r4, [sp, #-8]!
   134a8:	str	lr, [sp, #4]
   134ac:	bl	13434 <table_get@@Base>
   134b0:	ldr	r4, [sp]
   134b4:	add	sp, sp, #4
   134b8:	ldrsb	r0, [r0]
   134bc:	pop	{pc}		; (ldr pc, [sp], #4)

000134c0 <table_get_uint8@@Base>:
   134c0:	str	r4, [sp, #-8]!
   134c4:	str	lr, [sp, #4]
   134c8:	bl	13434 <table_get@@Base>
   134cc:	ldr	r4, [sp]
   134d0:	add	sp, sp, #4
   134d4:	ldrb	r0, [r0]
   134d8:	pop	{pc}		; (ldr pc, [sp], #4)

000134dc <table_get_int16@@Base>:
   134dc:	str	r4, [sp, #-8]!
   134e0:	str	lr, [sp, #4]
   134e4:	bl	13434 <table_get@@Base>
   134e8:	ldr	r4, [sp]
   134ec:	add	sp, sp, #4
   134f0:	ldrsh	r0, [r0]
   134f4:	pop	{pc}		; (ldr pc, [sp], #4)

000134f8 <table_get_uint16@@Base>:
   134f8:	str	r4, [sp, #-8]!
   134fc:	str	lr, [sp, #4]
   13500:	bl	13434 <table_get@@Base>
   13504:	ldr	r4, [sp]
   13508:	add	sp, sp, #4
   1350c:	ldrh	r0, [r0]
   13510:	pop	{pc}		; (ldr pc, [sp], #4)

00013514 <table_get_int32@@Base>:
   13514:	b	1346c <table_get_int@@Base>

00013518 <table_get_uint32@@Base>:
   13518:	b	13488 <table_get_uint@@Base>

0001351c <table_get_int64@@Base>:
   1351c:	str	r4, [sp, #-8]!
   13520:	str	lr, [sp, #4]
   13524:	bl	13434 <table_get@@Base>
   13528:	ldr	r4, [sp]
   1352c:	add	sp, sp, #4
   13530:	ldrd	r0, [r0]
   13534:	pop	{pc}		; (ldr pc, [sp], #4)

00013538 <table_get_uint64@@Base>:
   13538:	str	r4, [sp, #-8]!
   1353c:	str	lr, [sp, #4]
   13540:	bl	13434 <table_get@@Base>
   13544:	ldr	r4, [sp]
   13548:	add	sp, sp, #4
   1354c:	ldrd	r0, [r0]
   13550:	pop	{pc}		; (ldr pc, [sp], #4)

00013554 <table_get_short@@Base>:
   13554:	b	134dc <table_get_int16@@Base>

00013558 <table_get_ushort@@Base>:
   13558:	b	134f8 <table_get_uint16@@Base>

0001355c <table_get_long@@Base>:
   1355c:	str	r4, [sp, #-8]!
   13560:	str	lr, [sp, #4]
   13564:	bl	13434 <table_get@@Base>
   13568:	ldr	r4, [sp]
   1356c:	add	sp, sp, #4
   13570:	ldr	r0, [r0]
   13574:	pop	{pc}		; (ldr pc, [sp], #4)

00013578 <table_get_ulong@@Base>:
   13578:	str	r4, [sp, #-8]!
   1357c:	str	lr, [sp, #4]
   13580:	bl	13434 <table_get@@Base>
   13584:	ldr	r4, [sp]
   13588:	add	sp, sp, #4
   1358c:	ldr	r0, [r0]
   13590:	pop	{pc}		; (ldr pc, [sp], #4)

00013594 <table_get_llong@@Base>:
   13594:	b	1351c <table_get_int64@@Base>

00013598 <table_get_ullong@@Base>:
   13598:	b	13538 <table_get_uint64@@Base>

0001359c <table_get_float@@Base>:
   1359c:	str	r4, [sp, #-8]!
   135a0:	str	lr, [sp, #4]
   135a4:	bl	13434 <table_get@@Base>
   135a8:	ldr	r4, [sp]
   135ac:	add	sp, sp, #4
   135b0:	vldr	s0, [r0]
   135b4:	pop	{pc}		; (ldr pc, [sp], #4)

000135b8 <table_get_double@@Base>:
   135b8:	str	r4, [sp, #-8]!
   135bc:	str	lr, [sp, #4]
   135c0:	bl	13434 <table_get@@Base>
   135c4:	ldr	r4, [sp]
   135c8:	add	sp, sp, #4
   135cc:	vldr	d0, [r0]
   135d0:	pop	{pc}		; (ldr pc, [sp], #4)

000135d4 <table_get_ldouble@@Base>:
   135d4:	str	r4, [sp, #-8]!
   135d8:	str	lr, [sp, #4]
   135dc:	bl	13434 <table_get@@Base>
   135e0:	ldr	r4, [sp]
   135e4:	add	sp, sp, #4
   135e8:	vldr	d0, [r0]
   135ec:	pop	{pc}		; (ldr pc, [sp], #4)

000135f0 <table_get_char@@Base>:
   135f0:	b	134c0 <table_get_uint8@@Base>

000135f4 <table_get_uchar@@Base>:
   135f4:	b	134c0 <table_get_uint8@@Base>

000135f8 <table_get_string@@Base>:
   135f8:	b	13434 <table_get@@Base>

000135fc <table_get_ptr@@Base>:
   135fc:	b	13434 <table_get@@Base>

00013600 <table_get_row_length@@Base>:
   13600:	ldr	r0, [r0, #20]
   13604:	bx	lr

00013608 <table_get_row_ptr@@Base>:
   13608:	ldr	r0, [r0, #16]
   1360c:	add	r0, r0, r1, lsl #2
   13610:	bx	lr

00013614 <table_row_init@@Base>:
   13614:	strd	r4, [sp, #-16]!
   13618:	mov	r5, r0
   1361c:	str	r6, [sp, #8]
   13620:	str	lr, [sp, #12]
   13624:	bl	13608 <table_get_row_ptr@@Base>
   13628:	mov	r4, r0
   1362c:	ldr	r0, [r5, #12]
   13630:	lsl	r0, r0, #2
   13634:	bl	11acc <malloc@plt>
   13638:	ldr	r6, [sp, #8]
   1363c:	str	r0, [r4]
   13640:	ldrd	r4, [sp]
   13644:	add	sp, sp, #12
   13648:	pop	{pc}		; (ldr pc, [sp], #4)

0001364c <table_add_row@@Base>:
   1364c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13650:	mov	r4, r0
   13654:	strd	r6, [sp, #8]
   13658:	str	r8, [sp, #16]
   1365c:	str	lr, [sp, #20]
   13660:	bl	13600 <table_get_row_length@@Base>
   13664:	ldr	r3, [r4, #24]
   13668:	udiv	r2, r0, r3
   1366c:	mls	r0, r2, r3, r0
   13670:	cmp	r0, #0
   13674:	beq	13700 <table_add_row@@Base+0xb4>
   13678:	mov	r0, r4
   1367c:	bl	13600 <table_get_row_length@@Base>
   13680:	mov	r6, r0
   13684:	mov	r0, r4
   13688:	bl	1273c <table_get_column_length@@Base>
   1368c:	mov	r7, r0
   13690:	mov	r1, r6
   13694:	mov	r0, r4
   13698:	bl	13614 <table_row_init@@Base>
   1369c:	cmp	r7, #0
   136a0:	ble	136c4 <table_add_row@@Base+0x78>
   136a4:	mov	r5, #0
   136a8:	mov	r2, r5
   136ac:	mov	r1, r6
   136b0:	add	r5, r5, #1
   136b4:	mov	r0, r4
   136b8:	bl	14bb4 <table_cell_init@@Base>
   136bc:	cmp	r7, r5
   136c0:	bne	136a8 <table_add_row@@Base+0x5c>
   136c4:	mov	r0, r4
   136c8:	bl	13600 <table_get_row_length@@Base>
   136cc:	mov	r1, r0
   136d0:	mov	r3, #2
   136d4:	mov	r0, r4
   136d8:	mvn	r2, #0
   136dc:	bl	126a8 <table_notify@@Base>
   136e0:	ldr	r0, [r4, #20]
   136e4:	ldrd	r6, [sp, #8]
   136e8:	ldr	r8, [sp, #16]
   136ec:	add	r3, r0, #1
   136f0:	str	r3, [r4, #20]
   136f4:	ldrd	r4, [sp]
   136f8:	add	sp, sp, #20
   136fc:	pop	{pc}		; (ldr pc, [sp], #4)
   13700:	ldr	r0, [r4, #16]
   13704:	ldr	r2, [r4, #28]
   13708:	add	r3, r3, r2
   1370c:	lsl	r1, r3, #2
   13710:	str	r3, [r4, #28]
   13714:	bl	11ab4 <realloc@plt>
   13718:	str	r0, [r4, #16]
   1371c:	b	13678 <table_add_row@@Base+0x2c>

00013720 <table_row_destroy@@Base>:
   13720:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13724:	strd	r6, [sp, #8]
   13728:	mov	r7, r1
   1372c:	mov	r6, r0
   13730:	str	r8, [sp, #16]
   13734:	str	lr, [sp, #20]
   13738:	bl	1273c <table_get_column_length@@Base>
   1373c:	mov	r5, r0
   13740:	mov	r1, r7
   13744:	mov	r0, r6
   13748:	bl	13608 <table_get_row_ptr@@Base>
   1374c:	cmp	r5, #0
   13750:	mov	r8, r0
   13754:	ble	13778 <table_row_destroy@@Base+0x58>
   13758:	mov	r4, #0
   1375c:	mov	r2, r4
   13760:	mov	r1, r7
   13764:	add	r4, r4, #1
   13768:	mov	r0, r6
   1376c:	bl	14bd4 <table_cell_destroy@@Base>
   13770:	cmp	r5, r4
   13774:	bne	1375c <table_row_destroy@@Base+0x3c>
   13778:	ldr	r0, [r8]
   1377c:	cmp	r0, #0
   13780:	beq	1379c <table_row_destroy@@Base+0x7c>
   13784:	ldrd	r4, [sp]
   13788:	ldrd	r6, [sp, #8]
   1378c:	ldr	r8, [sp, #16]
   13790:	ldr	lr, [sp, #20]
   13794:	add	sp, sp, #24
   13798:	b	11a9c <free@plt>
   1379c:	ldrd	r4, [sp]
   137a0:	ldrd	r6, [sp, #8]
   137a4:	ldr	r8, [sp, #16]
   137a8:	add	sp, sp, #20
   137ac:	pop	{pc}		; (ldr pc, [sp], #4)

000137b0 <table_remove_row@@Base>:
   137b0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   137b4:	mov	r4, r0
   137b8:	mov	r5, r1
   137bc:	strd	r6, [sp, #8]
   137c0:	str	r8, [sp, #16]
   137c4:	str	lr, [sp, #20]
   137c8:	bl	13600 <table_get_row_length@@Base>
   137cc:	mov	r7, r0
   137d0:	mov	r0, r4
   137d4:	bl	1273c <table_get_column_length@@Base>
   137d8:	subs	r8, r0, #0
   137dc:	ble	13824 <table_remove_row@@Base+0x74>
   137e0:	mov	r6, #0
   137e4:	mov	r1, r6
   137e8:	mov	r0, r4
   137ec:	bl	12ac8 <table_get_column_data_type@@Base>
   137f0:	cmp	r0, #23
   137f4:	mov	r2, r6
   137f8:	mov	r1, r5
   137fc:	add	r6, r6, #1
   13800:	mov	r0, r4
   13804:	beq	1381c <table_remove_row@@Base+0x6c>
   13808:	bl	14b90 <table_get_cell_ptr@@Base>
   1380c:	ldr	r3, [r0]
   13810:	subs	r0, r3, #0
   13814:	beq	1381c <table_remove_row@@Base+0x6c>
   13818:	bl	11a9c <free@plt>
   1381c:	cmp	r8, r6
   13820:	bne	137e4 <table_remove_row@@Base+0x34>
   13824:	mov	r1, r5
   13828:	mov	r0, r4
   1382c:	bl	13608 <table_get_row_ptr@@Base>
   13830:	ldr	r0, [r0]
   13834:	cmp	r0, #0
   13838:	beq	13840 <table_remove_row@@Base+0x90>
   1383c:	bl	11a9c <free@plt>
   13840:	sub	r0, r7, #1
   13844:	cmp	r5, r0
   13848:	bge	13874 <table_remove_row@@Base+0xc4>
   1384c:	lsl	r3, r5, #2
   13850:	mov	r2, r5
   13854:	ldr	r1, [r4, #16]
   13858:	add	r2, r2, #1
   1385c:	cmp	r2, r0
   13860:	add	ip, r1, r3
   13864:	add	r3, r3, #4
   13868:	ldr	r1, [r1, r3]
   1386c:	str	r1, [ip]
   13870:	bne	13854 <table_remove_row@@Base+0xa4>
   13874:	ldr	r3, [r4, #20]
   13878:	mov	r0, r4
   1387c:	sub	r3, r3, #1
   13880:	str	r3, [r4, #20]
   13884:	bl	13600 <table_get_row_length@@Base>
   13888:	ldr	r2, [r4, #24]
   1388c:	udiv	r3, r0, r2
   13890:	mls	r0, r3, r2, r0
   13894:	cmp	r0, #0
   13898:	beq	138c8 <table_remove_row@@Base+0x118>
   1389c:	mov	r0, r4
   138a0:	mov	r1, r5
   138a4:	mov	r3, #4
   138a8:	mvn	r2, #0
   138ac:	bl	126a8 <table_notify@@Base>
   138b0:	ldrd	r4, [sp]
   138b4:	mov	r0, #0
   138b8:	ldrd	r6, [sp, #8]
   138bc:	ldr	r8, [sp, #16]
   138c0:	add	sp, sp, #20
   138c4:	pop	{pc}		; (ldr pc, [sp], #4)
   138c8:	ldr	r0, [r4, #16]
   138cc:	ldr	r3, [r4, #28]
   138d0:	sub	r2, r3, r2
   138d4:	lsl	r1, r2, #2
   138d8:	str	r2, [r4, #28]
   138dc:	bl	11ab4 <realloc@plt>
   138e0:	str	r0, [r4, #16]
   138e4:	b	1389c <table_remove_row@@Base+0xec>

000138e8 <table_set_row_ptr@@Base>:
   138e8:	ldr	r2, [r2]
   138ec:	ldr	r3, [r0, #16]
   138f0:	str	r2, [r3, r1, lsl #2]
   138f4:	bx	lr

000138f8 <table_set@@Base>:
   138f8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   138fc:	mov	r5, r0
   13900:	ldr	r4, [sp, #32]
   13904:	strd	r6, [sp, #8]
   13908:	mov	r6, r2
   1390c:	mov	r7, r3
   13910:	strd	r8, [sp, #16]
   13914:	mov	r9, r1
   13918:	str	sl, [sp, #24]
   1391c:	str	lr, [sp, #28]
   13920:	bl	14b90 <table_get_cell_ptr@@Base>
   13924:	mov	r8, r0
   13928:	mov	r1, r6
   1392c:	mov	r0, r5
   13930:	bl	12744 <table_get_col_ptr@@Base>
   13934:	cmp	r4, #23
   13938:	addls	pc, pc, r4, lsl #2
   1393c:	b	139ac <table_set@@Base+0xb4>
   13940:	b	13b64 <table_set@@Base+0x26c>
   13944:	b	13b54 <table_set@@Base+0x25c>
   13948:	b	13b44 <table_set@@Base+0x24c>
   1394c:	b	13b34 <table_set@@Base+0x23c>
   13950:	b	13b24 <table_set@@Base+0x22c>
   13954:	b	13b00 <table_set@@Base+0x208>
   13958:	b	13af0 <table_set@@Base+0x1f8>
   1395c:	b	13ae0 <table_set@@Base+0x1e8>
   13960:	b	13ba4 <table_set@@Base+0x2ac>
   13964:	b	13b94 <table_set@@Base+0x29c>
   13968:	b	13b84 <table_set@@Base+0x28c>
   1396c:	b	13b74 <table_set@@Base+0x27c>
   13970:	b	13be0 <table_set@@Base+0x2e8>
   13974:	b	13bd0 <table_set@@Base+0x2d8>
   13978:	b	139a0 <table_set@@Base+0xa8>
   1397c:	b	13ad0 <table_set@@Base+0x1d8>
   13980:	b	13aac <table_set@@Base+0x1b4>
   13984:	b	13a9c <table_set@@Base+0x1a4>
   13988:	b	13a70 <table_set@@Base+0x178>
   1398c:	b	13a60 <table_set@@Base+0x168>
   13990:	b	13a50 <table_set@@Base+0x158>
   13994:	b	13a18 <table_set@@Base+0x120>
   13998:	b	139f4 <table_set@@Base+0xfc>
   1399c:	b	139c8 <table_set@@Base+0xd0>
   139a0:	ldr	r3, [r0, #4]
   139a4:	cmp	r3, #14
   139a8:	beq	13a7c <table_set@@Base+0x184>
   139ac:	mvn	r0, #0
   139b0:	ldrd	r4, [sp]
   139b4:	ldrd	r6, [sp, #8]
   139b8:	ldrd	r8, [sp, #16]
   139bc:	ldr	sl, [sp, #24]
   139c0:	add	sp, sp, #28
   139c4:	pop	{pc}		; (ldr pc, [sp], #4)
   139c8:	ldr	r3, [r0, #4]
   139cc:	cmp	r3, #23
   139d0:	bne	139ac <table_set@@Base+0xb4>
   139d4:	str	r7, [r8]
   139d8:	mov	r0, r5
   139dc:	mov	r2, r6
   139e0:	mov	r1, r9
   139e4:	mov	r3, #1
   139e8:	bl	126a8 <table_notify@@Base>
   139ec:	mov	r0, #0
   139f0:	b	139b0 <table_set@@Base+0xb8>
   139f4:	ldr	r3, [r0, #4]
   139f8:	cmp	r3, #22
   139fc:	bne	139ac <table_set@@Base+0xb4>
   13a00:	ldr	r0, [r8]
   13a04:	cmp	r0, #0
   13a08:	beq	13c20 <table_set@@Base+0x328>
   13a0c:	ldrb	r3, [r7]
   13a10:	strb	r3, [r0]
   13a14:	b	139d8 <table_set@@Base+0xe0>
   13a18:	ldr	r3, [r0, #4]
   13a1c:	cmp	r3, #21
   13a20:	bne	139ac <table_set@@Base+0xb4>
   13a24:	mov	r0, r7
   13a28:	bl	11af0 <strlen@plt>
   13a2c:	add	r1, r0, #1
   13a30:	ldr	r0, [r8]
   13a34:	bl	11ab4 <realloc@plt>
   13a38:	cmp	r0, #0
   13a3c:	str	r0, [r8]
   13a40:	beq	139ac <table_set@@Base+0xb4>
   13a44:	mov	r1, r7
   13a48:	bl	11ac0 <strcpy@plt>
   13a4c:	b	139d8 <table_set@@Base+0xe0>
   13a50:	ldr	r3, [r0, #4]
   13a54:	cmp	r3, #20
   13a58:	bne	139ac <table_set@@Base+0xb4>
   13a5c:	b	13a00 <table_set@@Base+0x108>
   13a60:	ldr	r3, [r0, #4]
   13a64:	cmp	r3, #19
   13a68:	bne	139ac <table_set@@Base+0xb4>
   13a6c:	b	13a00 <table_set@@Base+0x108>
   13a70:	ldr	r3, [r0, #4]
   13a74:	cmp	r3, #18
   13a78:	bne	139ac <table_set@@Base+0xb4>
   13a7c:	ldr	r0, [r8]
   13a80:	cmp	r0, #0
   13a84:	beq	13c38 <table_set@@Base+0x340>
   13a88:	ldr	r2, [r7]
   13a8c:	ldr	r3, [r7, #4]
   13a90:	str	r2, [r0]
   13a94:	str	r3, [r0, #4]
   13a98:	b	139d8 <table_set@@Base+0xe0>
   13a9c:	ldr	r3, [r0, #4]
   13aa0:	cmp	r3, #17
   13aa4:	bne	139ac <table_set@@Base+0xb4>
   13aa8:	b	13a7c <table_set@@Base+0x184>
   13aac:	ldr	r3, [r0, #4]
   13ab0:	cmp	r3, #16
   13ab4:	bne	139ac <table_set@@Base+0xb4>
   13ab8:	ldr	r0, [r8]
   13abc:	cmp	r0, #0
   13ac0:	beq	13bf0 <table_set@@Base+0x2f8>
   13ac4:	ldr	r3, [r7]
   13ac8:	str	r3, [r0]
   13acc:	b	139d8 <table_set@@Base+0xe0>
   13ad0:	ldr	r3, [r0, #4]
   13ad4:	cmp	r3, #15
   13ad8:	bne	139ac <table_set@@Base+0xb4>
   13adc:	b	13a7c <table_set@@Base+0x184>
   13ae0:	ldr	r3, [r0, #4]
   13ae4:	cmp	r3, #7
   13ae8:	beq	13ab8 <table_set@@Base+0x1c0>
   13aec:	b	139ac <table_set@@Base+0xb4>
   13af0:	ldr	r3, [r0, #4]
   13af4:	cmp	r3, #6
   13af8:	beq	13ab8 <table_set@@Base+0x1c0>
   13afc:	b	139ac <table_set@@Base+0xb4>
   13b00:	ldr	r3, [r0, #4]
   13b04:	cmp	r3, #5
   13b08:	bne	139ac <table_set@@Base+0xb4>
   13b0c:	ldr	r0, [r8]
   13b10:	cmp	r0, #0
   13b14:	beq	13c08 <table_set@@Base+0x310>
   13b18:	ldrh	r3, [r7]
   13b1c:	strh	r3, [r0]
   13b20:	b	139d8 <table_set@@Base+0xe0>
   13b24:	ldr	r3, [r0, #4]
   13b28:	cmp	r3, #4
   13b2c:	beq	13b0c <table_set@@Base+0x214>
   13b30:	b	139ac <table_set@@Base+0xb4>
   13b34:	ldr	r3, [r0, #4]
   13b38:	cmp	r3, #3
   13b3c:	beq	13a00 <table_set@@Base+0x108>
   13b40:	b	139ac <table_set@@Base+0xb4>
   13b44:	ldr	r3, [r0, #4]
   13b48:	cmp	r3, #2
   13b4c:	beq	13a00 <table_set@@Base+0x108>
   13b50:	b	139ac <table_set@@Base+0xb4>
   13b54:	ldr	r3, [r0, #4]
   13b58:	cmp	r3, #1
   13b5c:	beq	13ab8 <table_set@@Base+0x1c0>
   13b60:	b	139ac <table_set@@Base+0xb4>
   13b64:	ldr	r3, [r0, #4]
   13b68:	cmp	r3, #0
   13b6c:	beq	13ab8 <table_set@@Base+0x1c0>
   13b70:	b	139ac <table_set@@Base+0xb4>
   13b74:	ldr	r3, [r0, #4]
   13b78:	cmp	r3, #11
   13b7c:	beq	13b0c <table_set@@Base+0x214>
   13b80:	b	139ac <table_set@@Base+0xb4>
   13b84:	ldr	r3, [r0, #4]
   13b88:	cmp	r3, #10
   13b8c:	beq	13b0c <table_set@@Base+0x214>
   13b90:	b	139ac <table_set@@Base+0xb4>
   13b94:	ldr	r3, [r0, #4]
   13b98:	cmp	r3, #9
   13b9c:	beq	13a7c <table_set@@Base+0x184>
   13ba0:	b	139ac <table_set@@Base+0xb4>
   13ba4:	ldr	r0, [r0, #4]
   13ba8:	cmp	r0, #8
   13bac:	bne	139ac <table_set@@Base+0xb4>
   13bb0:	ldr	r3, [r8]
   13bb4:	cmp	r3, #0
   13bb8:	beq	13c50 <table_set@@Base+0x358>
   13bbc:	ldr	r1, [r7]
   13bc0:	ldr	r2, [r7, #4]
   13bc4:	str	r1, [r3]
   13bc8:	str	r2, [r3, #4]
   13bcc:	b	139d8 <table_set@@Base+0xe0>
   13bd0:	ldr	r3, [r0, #4]
   13bd4:	cmp	r3, #13
   13bd8:	bne	139ac <table_set@@Base+0xb4>
   13bdc:	b	13ab8 <table_set@@Base+0x1c0>
   13be0:	ldr	r3, [r0, #4]
   13be4:	cmp	r3, #12
   13be8:	bne	139ac <table_set@@Base+0xb4>
   13bec:	b	13ab8 <table_set@@Base+0x1c0>
   13bf0:	mov	r0, #4
   13bf4:	bl	11acc <malloc@plt>
   13bf8:	cmp	r0, #0
   13bfc:	str	r0, [r8]
   13c00:	bne	13ac4 <table_set@@Base+0x1cc>
   13c04:	b	139ac <table_set@@Base+0xb4>
   13c08:	mov	r0, #2
   13c0c:	bl	11acc <malloc@plt>
   13c10:	cmp	r0, #0
   13c14:	str	r0, [r8]
   13c18:	bne	13b18 <table_set@@Base+0x220>
   13c1c:	b	139ac <table_set@@Base+0xb4>
   13c20:	mov	r0, #1
   13c24:	bl	11acc <malloc@plt>
   13c28:	cmp	r0, #0
   13c2c:	str	r0, [r8]
   13c30:	bne	13a0c <table_set@@Base+0x114>
   13c34:	b	139ac <table_set@@Base+0xb4>
   13c38:	mov	r0, #8
   13c3c:	bl	11acc <malloc@plt>
   13c40:	cmp	r0, #0
   13c44:	str	r0, [r8]
   13c48:	bne	13a88 <table_set@@Base+0x190>
   13c4c:	b	139ac <table_set@@Base+0xb4>
   13c50:	bl	11acc <malloc@plt>
   13c54:	cmp	r0, #0
   13c58:	mov	r3, r0
   13c5c:	str	r0, [r8]
   13c60:	bne	13bbc <table_set@@Base+0x2c4>
   13c64:	b	139ac <table_set@@Base+0xb4>

00013c68 <table_set_bool@@Base>:
   13c68:	mov	ip, #22
   13c6c:	push	{lr}		; (str lr, [sp, #-4]!)
   13c70:	sub	sp, sp, #20
   13c74:	str	ip, [sp]
   13c78:	strb	r3, [sp, #15]
   13c7c:	add	r3, sp, #15
   13c80:	bl	138f8 <table_set@@Base>
   13c84:	add	sp, sp, #20
   13c88:	pop	{pc}		; (ldr pc, [sp], #4)

00013c8c <table_set_int@@Base>:
   13c8c:	mov	ip, #0
   13c90:	push	{lr}		; (str lr, [sp, #-4]!)
   13c94:	sub	sp, sp, #20
   13c98:	str	ip, [sp]
   13c9c:	str	r3, [sp, #12]
   13ca0:	add	r3, sp, #12
   13ca4:	bl	138f8 <table_set@@Base>
   13ca8:	add	sp, sp, #20
   13cac:	pop	{pc}		; (ldr pc, [sp], #4)

00013cb0 <table_set_uint@@Base>:
   13cb0:	mov	ip, #1
   13cb4:	push	{lr}		; (str lr, [sp, #-4]!)
   13cb8:	sub	sp, sp, #20
   13cbc:	str	ip, [sp]
   13cc0:	str	r3, [sp, #12]
   13cc4:	add	r3, sp, #12
   13cc8:	bl	138f8 <table_set@@Base>
   13ccc:	add	sp, sp, #20
   13cd0:	pop	{pc}		; (ldr pc, [sp], #4)

00013cd4 <table_set_int8@@Base>:
   13cd4:	mov	ip, #2
   13cd8:	push	{lr}		; (str lr, [sp, #-4]!)
   13cdc:	sub	sp, sp, #20
   13ce0:	str	ip, [sp]
   13ce4:	strb	r3, [sp, #15]
   13ce8:	add	r3, sp, #15
   13cec:	bl	138f8 <table_set@@Base>
   13cf0:	add	sp, sp, #20
   13cf4:	pop	{pc}		; (ldr pc, [sp], #4)

00013cf8 <table_set_uint8@@Base>:
   13cf8:	mov	ip, #3
   13cfc:	push	{lr}		; (str lr, [sp, #-4]!)
   13d00:	sub	sp, sp, #20
   13d04:	str	ip, [sp]
   13d08:	strb	r3, [sp, #15]
   13d0c:	add	r3, sp, #15
   13d10:	bl	138f8 <table_set@@Base>
   13d14:	add	sp, sp, #20
   13d18:	pop	{pc}		; (ldr pc, [sp], #4)

00013d1c <table_set_int16@@Base>:
   13d1c:	mov	ip, #4
   13d20:	push	{lr}		; (str lr, [sp, #-4]!)
   13d24:	sub	sp, sp, #20
   13d28:	str	ip, [sp]
   13d2c:	strh	r3, [sp, #14]
   13d30:	add	r3, sp, #14
   13d34:	bl	138f8 <table_set@@Base>
   13d38:	add	sp, sp, #20
   13d3c:	pop	{pc}		; (ldr pc, [sp], #4)

00013d40 <table_set_uint16@@Base>:
   13d40:	mov	ip, #5
   13d44:	push	{lr}		; (str lr, [sp, #-4]!)
   13d48:	sub	sp, sp, #20
   13d4c:	str	ip, [sp]
   13d50:	strh	r3, [sp, #14]
   13d54:	add	r3, sp, #14
   13d58:	bl	138f8 <table_set@@Base>
   13d5c:	add	sp, sp, #20
   13d60:	pop	{pc}		; (ldr pc, [sp], #4)

00013d64 <table_set_int32@@Base>:
   13d64:	mov	ip, #6
   13d68:	push	{lr}		; (str lr, [sp, #-4]!)
   13d6c:	sub	sp, sp, #20
   13d70:	str	ip, [sp]
   13d74:	str	r3, [sp, #12]
   13d78:	add	r3, sp, #12
   13d7c:	bl	138f8 <table_set@@Base>
   13d80:	add	sp, sp, #20
   13d84:	pop	{pc}		; (ldr pc, [sp], #4)

00013d88 <table_set_uint32@@Base>:
   13d88:	mov	ip, #7
   13d8c:	push	{lr}		; (str lr, [sp, #-4]!)
   13d90:	sub	sp, sp, #20
   13d94:	str	ip, [sp]
   13d98:	str	r3, [sp, #12]
   13d9c:	add	r3, sp, #12
   13da0:	bl	138f8 <table_set@@Base>
   13da4:	add	sp, sp, #20
   13da8:	pop	{pc}		; (ldr pc, [sp], #4)

00013dac <table_set_int64@@Base>:
   13dac:	mov	ip, #8
   13db0:	push	{lr}		; (str lr, [sp, #-4]!)
   13db4:	sub	sp, sp, #12
   13db8:	add	r3, sp, #16
   13dbc:	str	ip, [sp]
   13dc0:	bl	138f8 <table_set@@Base>
   13dc4:	add	sp, sp, #12
   13dc8:	pop	{pc}		; (ldr pc, [sp], #4)

00013dcc <table_set_uint64@@Base>:
   13dcc:	mov	ip, #9
   13dd0:	push	{lr}		; (str lr, [sp, #-4]!)
   13dd4:	sub	sp, sp, #12
   13dd8:	add	r3, sp, #16
   13ddc:	str	ip, [sp]
   13de0:	bl	138f8 <table_set@@Base>
   13de4:	add	sp, sp, #12
   13de8:	pop	{pc}		; (ldr pc, [sp], #4)

00013dec <table_set_short@@Base>:
   13dec:	mov	ip, #10
   13df0:	push	{lr}		; (str lr, [sp, #-4]!)
   13df4:	sub	sp, sp, #20
   13df8:	str	ip, [sp]
   13dfc:	strh	r3, [sp, #14]
   13e00:	add	r3, sp, #14
   13e04:	bl	138f8 <table_set@@Base>
   13e08:	add	sp, sp, #20
   13e0c:	pop	{pc}		; (ldr pc, [sp], #4)

00013e10 <table_set_ushort@@Base>:
   13e10:	mov	ip, #11
   13e14:	push	{lr}		; (str lr, [sp, #-4]!)
   13e18:	sub	sp, sp, #20
   13e1c:	str	ip, [sp]
   13e20:	strh	r3, [sp, #14]
   13e24:	add	r3, sp, #14
   13e28:	bl	138f8 <table_set@@Base>
   13e2c:	add	sp, sp, #20
   13e30:	pop	{pc}		; (ldr pc, [sp], #4)

00013e34 <table_set_long@@Base>:
   13e34:	mov	ip, #12
   13e38:	push	{lr}		; (str lr, [sp, #-4]!)
   13e3c:	sub	sp, sp, #20
   13e40:	str	ip, [sp]
   13e44:	str	r3, [sp, #12]
   13e48:	add	r3, sp, ip
   13e4c:	bl	138f8 <table_set@@Base>
   13e50:	add	sp, sp, #20
   13e54:	pop	{pc}		; (ldr pc, [sp], #4)

00013e58 <table_set_ulong@@Base>:
   13e58:	mov	ip, #13
   13e5c:	push	{lr}		; (str lr, [sp, #-4]!)
   13e60:	sub	sp, sp, #20
   13e64:	str	ip, [sp]
   13e68:	str	r3, [sp, #12]
   13e6c:	add	r3, sp, #12
   13e70:	bl	138f8 <table_set@@Base>
   13e74:	add	sp, sp, #20
   13e78:	pop	{pc}		; (ldr pc, [sp], #4)

00013e7c <table_set_llong@@Base>:
   13e7c:	mov	ip, #14
   13e80:	push	{lr}		; (str lr, [sp, #-4]!)
   13e84:	sub	sp, sp, #12
   13e88:	add	r3, sp, #16
   13e8c:	str	ip, [sp]
   13e90:	bl	138f8 <table_set@@Base>
   13e94:	add	sp, sp, #12
   13e98:	pop	{pc}		; (ldr pc, [sp], #4)

00013e9c <table_set_ullong@@Base>:
   13e9c:	mov	ip, #15
   13ea0:	push	{lr}		; (str lr, [sp, #-4]!)
   13ea4:	sub	sp, sp, #12
   13ea8:	add	r3, sp, #16
   13eac:	str	ip, [sp]
   13eb0:	bl	138f8 <table_set@@Base>
   13eb4:	add	sp, sp, #12
   13eb8:	pop	{pc}		; (ldr pc, [sp], #4)

00013ebc <table_set_float@@Base>:
   13ebc:	mov	ip, #16
   13ec0:	push	{lr}		; (str lr, [sp, #-4]!)
   13ec4:	sub	sp, sp, #20
   13ec8:	add	r3, sp, #12
   13ecc:	str	ip, [sp]
   13ed0:	vstr	s0, [sp, #12]
   13ed4:	bl	138f8 <table_set@@Base>
   13ed8:	add	sp, sp, #20
   13edc:	pop	{pc}		; (ldr pc, [sp], #4)

00013ee0 <table_set_double@@Base>:
   13ee0:	mov	ip, #17
   13ee4:	push	{lr}		; (str lr, [sp, #-4]!)
   13ee8:	sub	sp, sp, #20
   13eec:	add	r3, sp, #8
   13ef0:	str	ip, [sp]
   13ef4:	vstr	d0, [sp, #8]
   13ef8:	bl	138f8 <table_set@@Base>
   13efc:	add	sp, sp, #20
   13f00:	pop	{pc}		; (ldr pc, [sp], #4)

00013f04 <table_set_ldouble@@Base>:
   13f04:	mov	ip, #18
   13f08:	push	{lr}		; (str lr, [sp, #-4]!)
   13f0c:	sub	sp, sp, #20
   13f10:	add	r3, sp, #8
   13f14:	str	ip, [sp]
   13f18:	vstr	d0, [sp, #8]
   13f1c:	bl	138f8 <table_set@@Base>
   13f20:	add	sp, sp, #20
   13f24:	pop	{pc}		; (ldr pc, [sp], #4)

00013f28 <table_set_string@@Base>:
   13f28:	mov	ip, #21
   13f2c:	push	{lr}		; (str lr, [sp, #-4]!)
   13f30:	sub	sp, sp, #12
   13f34:	str	ip, [sp]
   13f38:	bl	138f8 <table_set@@Base>
   13f3c:	add	sp, sp, #12
   13f40:	pop	{pc}		; (ldr pc, [sp], #4)

00013f44 <table_set_char@@Base>:
   13f44:	mov	ip, #19
   13f48:	push	{lr}		; (str lr, [sp, #-4]!)
   13f4c:	sub	sp, sp, #20
   13f50:	str	ip, [sp]
   13f54:	strb	r3, [sp, #15]
   13f58:	add	r3, sp, #15
   13f5c:	bl	138f8 <table_set@@Base>
   13f60:	add	sp, sp, #20
   13f64:	pop	{pc}		; (ldr pc, [sp], #4)

00013f68 <table_set_uchar@@Base>:
   13f68:	mov	ip, #20
   13f6c:	push	{lr}		; (str lr, [sp, #-4]!)
   13f70:	sub	sp, sp, #20
   13f74:	str	ip, [sp]
   13f78:	strb	r3, [sp, #15]
   13f7c:	add	r3, sp, #15
   13f80:	bl	138f8 <table_set@@Base>
   13f84:	add	sp, sp, #20
   13f88:	pop	{pc}		; (ldr pc, [sp], #4)

00013f8c <table_set_ptr@@Base>:
   13f8c:	mov	ip, #23
   13f90:	push	{lr}		; (str lr, [sp, #-4]!)
   13f94:	sub	sp, sp, #12
   13f98:	str	ip, [sp]
   13f9c:	bl	138f8 <table_set@@Base>
   13fa0:	add	sp, sp, #12
   13fa4:	pop	{pc}		; (ldr pc, [sp], #4)

00013fa8 <table_cell_to_buffer@@Base>:
   13fa8:	strd	r4, [sp, #-20]!	; 0xffffffec
   13fac:	mov	r4, r2
   13fb0:	mov	r5, r3
   13fb4:	strd	r6, [sp, #8]
   13fb8:	mov	r7, r1
   13fbc:	mov	r1, r2
   13fc0:	str	lr, [sp, #16]
   13fc4:	sub	sp, sp, #12
   13fc8:	mov	r6, r0
   13fcc:	bl	12ac8 <table_get_column_data_type@@Base>
   13fd0:	cmp	r0, #23
   13fd4:	addls	pc, pc, r0, lsl #2
   13fd8:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   13fdc:	b	14448 <table_cell_to_buffer@@Base+0x4a0>
   13fe0:	b	1441c <table_cell_to_buffer@@Base+0x474>
   13fe4:	b	143f0 <table_cell_to_buffer@@Base+0x448>
   13fe8:	b	143c4 <table_cell_to_buffer@@Base+0x41c>
   13fec:	b	14398 <table_cell_to_buffer@@Base+0x3f0>
   13ff0:	b	1436c <table_cell_to_buffer@@Base+0x3c4>
   13ff4:	b	14340 <table_cell_to_buffer@@Base+0x398>
   13ff8:	b	14314 <table_cell_to_buffer@@Base+0x36c>
   13ffc:	b	142e8 <table_cell_to_buffer@@Base+0x340>
   14000:	b	142bc <table_cell_to_buffer@@Base+0x314>
   14004:	b	14290 <table_cell_to_buffer@@Base+0x2e8>
   14008:	b	14264 <table_cell_to_buffer@@Base+0x2bc>
   1400c:	b	14238 <table_cell_to_buffer@@Base+0x290>
   14010:	b	1420c <table_cell_to_buffer@@Base+0x264>
   14014:	b	141e0 <table_cell_to_buffer@@Base+0x238>
   14018:	b	141b4 <table_cell_to_buffer@@Base+0x20c>
   1401c:	b	14184 <table_cell_to_buffer@@Base+0x1dc>
   14020:	b	14158 <table_cell_to_buffer@@Base+0x1b0>
   14024:	b	1412c <table_cell_to_buffer@@Base+0x184>
   14028:	b	14100 <table_cell_to_buffer@@Base+0x158>
   1402c:	b	140d4 <table_cell_to_buffer@@Base+0x12c>
   14030:	b	140a8 <table_cell_to_buffer@@Base+0x100>
   14034:	b	1407c <table_cell_to_buffer@@Base+0xd4>
   14038:	b	1403c <table_cell_to_buffer@@Base+0x94>
   1403c:	mov	r2, r4
   14040:	mov	r1, r7
   14044:	mov	r0, r6
   14048:	bl	135fc <table_get_ptr@@Base>
   1404c:	ldr	r2, [pc, #1056]	; 14474 <table_cell_to_buffer@@Base+0x4cc>
   14050:	mov	r3, r0
   14054:	mov	r0, r5
   14058:	ldr	r1, [sp, #32]
   1405c:	add	r2, pc, r2
   14060:	bl	11b08 <snprintf@plt>
   14064:	mov	r0, #0
   14068:	add	sp, sp, #12
   1406c:	ldrd	r4, [sp]
   14070:	ldrd	r6, [sp, #8]
   14074:	add	sp, sp, #16
   14078:	pop	{pc}		; (ldr pc, [sp], #4)
   1407c:	mov	r2, r4
   14080:	mov	r1, r7
   14084:	mov	r0, r6
   14088:	bl	13450 <table_get_bool@@Base>
   1408c:	ldr	r2, [pc, #996]	; 14478 <table_cell_to_buffer@@Base+0x4d0>
   14090:	mov	r3, r0
   14094:	mov	r0, r5
   14098:	ldr	r1, [sp, #32]
   1409c:	add	r2, pc, r2
   140a0:	bl	11b08 <snprintf@plt>
   140a4:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   140a8:	mov	r2, r4
   140ac:	mov	r1, r7
   140b0:	mov	r0, r6
   140b4:	bl	135f8 <table_get_string@@Base>
   140b8:	ldr	r2, [pc, #956]	; 1447c <table_cell_to_buffer@@Base+0x4d4>
   140bc:	mov	r3, r0
   140c0:	mov	r0, r5
   140c4:	ldr	r1, [sp, #32]
   140c8:	add	r2, pc, r2
   140cc:	bl	11b08 <snprintf@plt>
   140d0:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   140d4:	mov	r2, r4
   140d8:	mov	r1, r7
   140dc:	mov	r0, r6
   140e0:	bl	135f4 <table_get_uchar@@Base>
   140e4:	ldr	r2, [pc, #916]	; 14480 <table_cell_to_buffer@@Base+0x4d8>
   140e8:	mov	r3, r0
   140ec:	mov	r0, r5
   140f0:	ldr	r1, [sp, #32]
   140f4:	add	r2, pc, r2
   140f8:	bl	11b08 <snprintf@plt>
   140fc:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   14100:	mov	r2, r4
   14104:	mov	r1, r7
   14108:	mov	r0, r6
   1410c:	bl	135f0 <table_get_char@@Base>
   14110:	ldr	r2, [pc, #876]	; 14484 <table_cell_to_buffer@@Base+0x4dc>
   14114:	mov	r3, r0
   14118:	mov	r0, r5
   1411c:	ldr	r1, [sp, #32]
   14120:	add	r2, pc, r2
   14124:	bl	11b08 <snprintf@plt>
   14128:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   1412c:	mov	r2, r4
   14130:	mov	r1, r7
   14134:	mov	r0, r6
   14138:	bl	135d4 <table_get_ldouble@@Base>
   1413c:	ldr	r2, [pc, #836]	; 14488 <table_cell_to_buffer@@Base+0x4e0>
   14140:	mov	r0, r5
   14144:	vstr	d0, [sp]
   14148:	ldr	r1, [sp, #32]
   1414c:	add	r2, pc, r2
   14150:	bl	11b08 <snprintf@plt>
   14154:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   14158:	mov	r2, r4
   1415c:	mov	r1, r7
   14160:	mov	r0, r6
   14164:	bl	135b8 <table_get_double@@Base>
   14168:	ldr	r2, [pc, #796]	; 1448c <table_cell_to_buffer@@Base+0x4e4>
   1416c:	mov	r0, r5
   14170:	vstr	d0, [sp]
   14174:	ldr	r1, [sp, #32]
   14178:	add	r2, pc, r2
   1417c:	bl	11b08 <snprintf@plt>
   14180:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   14184:	mov	r2, r4
   14188:	mov	r1, r7
   1418c:	mov	r0, r6
   14190:	bl	1359c <table_get_float@@Base>
   14194:	vcvt.f64.f32	d0, s0
   14198:	ldr	r2, [pc, #752]	; 14490 <table_cell_to_buffer@@Base+0x4e8>
   1419c:	mov	r0, r5
   141a0:	ldr	r1, [sp, #32]
   141a4:	add	r2, pc, r2
   141a8:	vstr	d0, [sp]
   141ac:	bl	11b08 <snprintf@plt>
   141b0:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   141b4:	mov	r2, r4
   141b8:	mov	r1, r7
   141bc:	mov	r0, r6
   141c0:	bl	13598 <table_get_ullong@@Base>
   141c4:	ldr	r2, [pc, #712]	; 14494 <table_cell_to_buffer@@Base+0x4ec>
   141c8:	strd	r0, [sp]
   141cc:	mov	r0, r5
   141d0:	ldr	r1, [sp, #32]
   141d4:	add	r2, pc, r2
   141d8:	bl	11b08 <snprintf@plt>
   141dc:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   141e0:	mov	r2, r4
   141e4:	mov	r1, r7
   141e8:	mov	r0, r6
   141ec:	bl	13594 <table_get_llong@@Base>
   141f0:	ldr	r2, [pc, #672]	; 14498 <table_cell_to_buffer@@Base+0x4f0>
   141f4:	strd	r0, [sp]
   141f8:	mov	r0, r5
   141fc:	ldr	r1, [sp, #32]
   14200:	add	r2, pc, r2
   14204:	bl	11b08 <snprintf@plt>
   14208:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   1420c:	mov	r2, r4
   14210:	mov	r1, r7
   14214:	mov	r0, r6
   14218:	bl	13578 <table_get_ulong@@Base>
   1421c:	ldr	r2, [pc, #632]	; 1449c <table_cell_to_buffer@@Base+0x4f4>
   14220:	mov	r3, r0
   14224:	mov	r0, r5
   14228:	ldr	r1, [sp, #32]
   1422c:	add	r2, pc, r2
   14230:	bl	11b08 <snprintf@plt>
   14234:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   14238:	mov	r2, r4
   1423c:	mov	r1, r7
   14240:	mov	r0, r6
   14244:	bl	1355c <table_get_long@@Base>
   14248:	ldr	r2, [pc, #592]	; 144a0 <table_cell_to_buffer@@Base+0x4f8>
   1424c:	mov	r3, r0
   14250:	mov	r0, r5
   14254:	ldr	r1, [sp, #32]
   14258:	add	r2, pc, r2
   1425c:	bl	11b08 <snprintf@plt>
   14260:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   14264:	mov	r2, r4
   14268:	mov	r1, r7
   1426c:	mov	r0, r6
   14270:	bl	13558 <table_get_ushort@@Base>
   14274:	ldr	r2, [pc, #552]	; 144a4 <table_cell_to_buffer@@Base+0x4fc>
   14278:	mov	r3, r0
   1427c:	mov	r0, r5
   14280:	ldr	r1, [sp, #32]
   14284:	add	r2, pc, r2
   14288:	bl	11b08 <snprintf@plt>
   1428c:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   14290:	mov	r2, r4
   14294:	mov	r1, r7
   14298:	mov	r0, r6
   1429c:	bl	13554 <table_get_short@@Base>
   142a0:	ldr	r2, [pc, #512]	; 144a8 <table_cell_to_buffer@@Base+0x500>
   142a4:	mov	r3, r0
   142a8:	mov	r0, r5
   142ac:	ldr	r1, [sp, #32]
   142b0:	add	r2, pc, r2
   142b4:	bl	11b08 <snprintf@plt>
   142b8:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   142bc:	mov	r2, r4
   142c0:	mov	r1, r7
   142c4:	mov	r0, r6
   142c8:	bl	13538 <table_get_uint64@@Base>
   142cc:	ldr	r2, [pc, #472]	; 144ac <table_cell_to_buffer@@Base+0x504>
   142d0:	strd	r0, [sp]
   142d4:	mov	r0, r5
   142d8:	ldr	r1, [sp, #32]
   142dc:	add	r2, pc, r2
   142e0:	bl	11b08 <snprintf@plt>
   142e4:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   142e8:	mov	r2, r4
   142ec:	mov	r1, r7
   142f0:	mov	r0, r6
   142f4:	bl	1351c <table_get_int64@@Base>
   142f8:	ldr	r2, [pc, #432]	; 144b0 <table_cell_to_buffer@@Base+0x508>
   142fc:	strd	r0, [sp]
   14300:	mov	r0, r5
   14304:	ldr	r1, [sp, #32]
   14308:	add	r2, pc, r2
   1430c:	bl	11b08 <snprintf@plt>
   14310:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   14314:	mov	r2, r4
   14318:	mov	r1, r7
   1431c:	mov	r0, r6
   14320:	bl	13518 <table_get_uint32@@Base>
   14324:	ldr	r2, [pc, #392]	; 144b4 <table_cell_to_buffer@@Base+0x50c>
   14328:	mov	r3, r0
   1432c:	mov	r0, r5
   14330:	ldr	r1, [sp, #32]
   14334:	add	r2, pc, r2
   14338:	bl	11b08 <snprintf@plt>
   1433c:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   14340:	mov	r2, r4
   14344:	mov	r1, r7
   14348:	mov	r0, r6
   1434c:	bl	13514 <table_get_int32@@Base>
   14350:	ldr	r2, [pc, #352]	; 144b8 <table_cell_to_buffer@@Base+0x510>
   14354:	mov	r3, r0
   14358:	mov	r0, r5
   1435c:	ldr	r1, [sp, #32]
   14360:	add	r2, pc, r2
   14364:	bl	11b08 <snprintf@plt>
   14368:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   1436c:	mov	r2, r4
   14370:	mov	r1, r7
   14374:	mov	r0, r6
   14378:	bl	134f8 <table_get_uint16@@Base>
   1437c:	ldr	r2, [pc, #312]	; 144bc <table_cell_to_buffer@@Base+0x514>
   14380:	mov	r3, r0
   14384:	mov	r0, r5
   14388:	ldr	r1, [sp, #32]
   1438c:	add	r2, pc, r2
   14390:	bl	11b08 <snprintf@plt>
   14394:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   14398:	mov	r2, r4
   1439c:	mov	r1, r7
   143a0:	mov	r0, r6
   143a4:	bl	134dc <table_get_int16@@Base>
   143a8:	ldr	r2, [pc, #272]	; 144c0 <table_cell_to_buffer@@Base+0x518>
   143ac:	mov	r3, r0
   143b0:	mov	r0, r5
   143b4:	ldr	r1, [sp, #32]
   143b8:	add	r2, pc, r2
   143bc:	bl	11b08 <snprintf@plt>
   143c0:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   143c4:	mov	r2, r4
   143c8:	mov	r1, r7
   143cc:	mov	r0, r6
   143d0:	bl	134c0 <table_get_uint8@@Base>
   143d4:	ldr	r2, [pc, #232]	; 144c4 <table_cell_to_buffer@@Base+0x51c>
   143d8:	mov	r3, r0
   143dc:	mov	r0, r5
   143e0:	ldr	r1, [sp, #32]
   143e4:	add	r2, pc, r2
   143e8:	bl	11b08 <snprintf@plt>
   143ec:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   143f0:	mov	r2, r4
   143f4:	mov	r1, r7
   143f8:	mov	r0, r6
   143fc:	bl	134a4 <table_get_int8@@Base>
   14400:	ldr	r2, [pc, #192]	; 144c8 <table_cell_to_buffer@@Base+0x520>
   14404:	mov	r3, r0
   14408:	mov	r0, r5
   1440c:	ldr	r1, [sp, #32]
   14410:	add	r2, pc, r2
   14414:	bl	11b08 <snprintf@plt>
   14418:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   1441c:	mov	r2, r4
   14420:	mov	r1, r7
   14424:	mov	r0, r6
   14428:	bl	13488 <table_get_uint@@Base>
   1442c:	ldr	r2, [pc, #152]	; 144cc <table_cell_to_buffer@@Base+0x524>
   14430:	mov	r3, r0
   14434:	mov	r0, r5
   14438:	ldr	r1, [sp, #32]
   1443c:	add	r2, pc, r2
   14440:	bl	11b08 <snprintf@plt>
   14444:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   14448:	mov	r2, r4
   1444c:	mov	r1, r7
   14450:	mov	r0, r6
   14454:	bl	1346c <table_get_int@@Base>
   14458:	ldr	r2, [pc, #112]	; 144d0 <table_cell_to_buffer@@Base+0x528>
   1445c:	mov	r3, r0
   14460:	mov	r0, r5
   14464:	ldr	r1, [sp, #32]
   14468:	add	r2, pc, r2
   1446c:	bl	11b08 <snprintf@plt>
   14470:	b	14064 <table_cell_to_buffer@@Base+0xbc>
   14474:			; <UNDEFINED> instruction: 0x00000cbc
   14478:	andeq	r0, r0, r0, asr #24
   1447c:	andeq	r0, r0, ip, lsr ip
   14480:	andeq	r0, r0, r0, lsr #24
   14484:	strdeq	r0, [r0], -r4
   14488:	andeq	r0, r0, r4, asr #23
   1448c:	muleq	r0, r4, fp
   14490:	andeq	r0, r0, r4, ror #22
   14494:	andeq	r0, r0, r8, lsl fp
   14498:	andeq	r0, r0, r4, ror #21
   1449c:	ldrdeq	r0, [r0], -r4
   144a0:	andeq	r0, r0, r4, lsr #21
   144a4:	andeq	r0, r0, r4, ror sl
   144a8:	andeq	r0, r0, r4, asr #20
   144ac:	andeq	r0, r0, r0, lsl sl
   144b0:	ldrdeq	r0, [r0], -ip
   144b4:	andeq	r0, r0, ip, lsr #19
   144b8:	andeq	r0, r0, ip, ror r9
   144bc:	andeq	r0, r0, r4, asr r9
   144c0:	andeq	r0, r0, r4, lsr #18
   144c4:	strdeq	r0, [r0], -ip
   144c8:	andeq	r0, r0, ip, asr #17
   144cc:	andeq	r0, r0, r4, lsr #17
   144d0:	andeq	r0, r0, r4, ror r8

000144d4 <table_cell_from_buffer@@Base>:
   144d4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   144d8:	mov	r4, r2
   144dc:	mov	r5, r3
   144e0:	strd	r6, [sp, #8]
   144e4:	strd	r8, [sp, #16]
   144e8:	mov	r9, r1
   144ec:	mov	r1, r2
   144f0:	str	lr, [sp, #24]
   144f4:	sub	sp, sp, #268	; 0x10c
   144f8:	mov	r8, r0
   144fc:	bl	12ac8 <table_get_column_data_type@@Base>
   14500:	cmp	r0, #23
   14504:	addls	pc, pc, r0, lsl #2
   14508:	b	14b28 <table_cell_from_buffer@@Base+0x654>
   1450c:	b	14abc <table_cell_from_buffer@@Base+0x5e8>
   14510:	b	14a84 <table_cell_from_buffer@@Base+0x5b0>
   14514:	b	14a48 <table_cell_from_buffer@@Base+0x574>
   14518:	b	14a10 <table_cell_from_buffer@@Base+0x53c>
   1451c:	b	149d4 <table_cell_from_buffer@@Base+0x500>
   14520:	b	14998 <table_cell_from_buffer@@Base+0x4c4>
   14524:	b	14960 <table_cell_from_buffer@@Base+0x48c>
   14528:	b	14928 <table_cell_from_buffer@@Base+0x454>
   1452c:	b	148e8 <table_cell_from_buffer@@Base+0x414>
   14530:	b	148a8 <table_cell_from_buffer@@Base+0x3d4>
   14534:	b	1486c <table_cell_from_buffer@@Base+0x398>
   14538:	b	14830 <table_cell_from_buffer@@Base+0x35c>
   1453c:	b	147f8 <table_cell_from_buffer@@Base+0x324>
   14540:	b	147c0 <table_cell_from_buffer@@Base+0x2ec>
   14544:	b	14780 <table_cell_from_buffer@@Base+0x2ac>
   14548:	b	14740 <table_cell_from_buffer@@Base+0x26c>
   1454c:	b	146d0 <table_cell_from_buffer@@Base+0x1fc>
   14550:	b	14698 <table_cell_from_buffer@@Base+0x1c4>
   14554:	b	14708 <table_cell_from_buffer@@Base+0x234>
   14558:	b	145ec <table_cell_from_buffer@@Base+0x118>
   1455c:	b	14660 <table_cell_from_buffer@@Base+0x18c>
   14560:	b	14624 <table_cell_from_buffer@@Base+0x150>
   14564:	b	145a8 <table_cell_from_buffer@@Base+0xd4>
   14568:	b	1456c <table_cell_from_buffer@@Base+0x98>
   1456c:	ldr	r1, [pc, #1468]	; 14b30 <table_cell_from_buffer@@Base+0x65c>
   14570:	mov	r0, r5
   14574:	add	r2, sp, #8
   14578:	add	r1, pc, r1
   1457c:	bl	11b14 <__isoc99_sscanf@plt>
   14580:	cmp	r0, #1
   14584:	beq	14af4 <table_cell_from_buffer@@Base+0x620>
   14588:	mvn	r5, #0
   1458c:	mov	r0, r5
   14590:	add	sp, sp, #268	; 0x10c
   14594:	ldrd	r4, [sp]
   14598:	ldrd	r6, [sp, #8]
   1459c:	ldrd	r8, [sp, #16]
   145a0:	add	sp, sp, #24
   145a4:	pop	{pc}		; (ldr pc, [sp], #4)
   145a8:	ldr	r1, [pc, #1412]	; 14b34 <table_cell_from_buffer@@Base+0x660>
   145ac:	mov	r0, r5
   145b0:	add	r2, sp, #8
   145b4:	add	r1, pc, r1
   145b8:	bl	11b14 <__isoc99_sscanf@plt>
   145bc:	cmp	r0, #1
   145c0:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   145c4:	ldr	r5, [sp, #8]
   145c8:	cmp	r5, #0
   145cc:	beq	14b10 <table_cell_from_buffer@@Base+0x63c>
   145d0:	mov	r3, r0
   145d4:	mov	r2, r4
   145d8:	mov	r1, r9
   145dc:	mov	r0, r8
   145e0:	bl	13c68 <table_set_bool@@Base>
   145e4:	mov	r5, #0
   145e8:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   145ec:	ldr	r1, [pc, #1348]	; 14b38 <table_cell_from_buffer@@Base+0x664>
   145f0:	mov	r0, r5
   145f4:	add	r2, sp, #8
   145f8:	add	r1, pc, r1
   145fc:	bl	11b14 <__isoc99_sscanf@plt>
   14600:	cmp	r0, #1
   14604:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14608:	mov	r2, r4
   1460c:	mov	r1, r9
   14610:	ldrb	r3, [sp, #8]
   14614:	mov	r0, r8
   14618:	mov	r5, #0
   1461c:	bl	13f44 <table_set_char@@Base>
   14620:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14624:	ldr	r1, [pc, #1296]	; 14b3c <table_cell_from_buffer@@Base+0x668>
   14628:	add	r6, sp, #8
   1462c:	mov	r0, r5
   14630:	mov	r2, r6
   14634:	add	r1, pc, r1
   14638:	bl	11b14 <__isoc99_sscanf@plt>
   1463c:	cmp	r0, #1
   14640:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14644:	mov	r3, r6
   14648:	mov	r2, r4
   1464c:	mov	r1, r9
   14650:	mov	r0, r8
   14654:	bl	13f28 <table_set_string@@Base>
   14658:	mov	r5, #0
   1465c:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14660:	ldr	r1, [pc, #1240]	; 14b40 <table_cell_from_buffer@@Base+0x66c>
   14664:	mov	r0, r5
   14668:	add	r2, sp, #8
   1466c:	add	r1, pc, r1
   14670:	bl	11b14 <__isoc99_sscanf@plt>
   14674:	cmp	r0, #1
   14678:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   1467c:	mov	r2, r4
   14680:	mov	r1, r9
   14684:	ldrb	r3, [sp, #8]
   14688:	mov	r0, r8
   1468c:	mov	r5, #0
   14690:	bl	13f68 <table_set_uchar@@Base>
   14694:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14698:	ldr	r1, [pc, #1188]	; 14b44 <table_cell_from_buffer@@Base+0x670>
   1469c:	mov	r0, r5
   146a0:	add	r2, sp, #8
   146a4:	add	r1, pc, r1
   146a8:	bl	11b14 <__isoc99_sscanf@plt>
   146ac:	cmp	r0, #1
   146b0:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   146b4:	mov	r2, r4
   146b8:	mov	r1, r9
   146bc:	vldr	d0, [sp, #8]
   146c0:	mov	r0, r8
   146c4:	mov	r5, #0
   146c8:	bl	13ee0 <table_set_double@@Base>
   146cc:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   146d0:	ldr	r1, [pc, #1136]	; 14b48 <table_cell_from_buffer@@Base+0x674>
   146d4:	mov	r0, r5
   146d8:	add	r2, sp, #8
   146dc:	add	r1, pc, r1
   146e0:	bl	11b14 <__isoc99_sscanf@plt>
   146e4:	cmp	r0, #1
   146e8:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   146ec:	mov	r2, r4
   146f0:	mov	r1, r9
   146f4:	vldr	s0, [sp, #8]
   146f8:	mov	r0, r8
   146fc:	mov	r5, #0
   14700:	bl	13ebc <table_set_float@@Base>
   14704:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14708:	ldr	r1, [pc, #1084]	; 14b4c <table_cell_from_buffer@@Base+0x678>
   1470c:	mov	r0, r5
   14710:	add	r2, sp, #8
   14714:	add	r1, pc, r1
   14718:	bl	11b14 <__isoc99_sscanf@plt>
   1471c:	cmp	r0, #1
   14720:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14724:	mov	r2, r4
   14728:	mov	r1, r9
   1472c:	vldr	d0, [sp, #8]
   14730:	mov	r0, r8
   14734:	mov	r5, #0
   14738:	bl	13f04 <table_set_ldouble@@Base>
   1473c:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14740:	ldr	r1, [pc, #1032]	; 14b50 <table_cell_from_buffer@@Base+0x67c>
   14744:	add	r6, sp, #8
   14748:	mov	r0, r5
   1474c:	mov	r2, r6
   14750:	add	r1, pc, r1
   14754:	bl	11b14 <__isoc99_sscanf@plt>
   14758:	cmp	r0, #1
   1475c:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14760:	ldrd	r6, [r6]
   14764:	mov	r2, r4
   14768:	mov	r1, r9
   1476c:	mov	r0, r8
   14770:	mov	r5, #0
   14774:	strd	r6, [sp]
   14778:	bl	13e9c <table_set_ullong@@Base>
   1477c:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14780:	ldr	r1, [pc, #972]	; 14b54 <table_cell_from_buffer@@Base+0x680>
   14784:	add	r6, sp, #8
   14788:	mov	r0, r5
   1478c:	mov	r2, r6
   14790:	add	r1, pc, r1
   14794:	bl	11b14 <__isoc99_sscanf@plt>
   14798:	cmp	r0, #1
   1479c:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   147a0:	ldrd	r6, [r6]
   147a4:	mov	r2, r4
   147a8:	mov	r1, r9
   147ac:	mov	r0, r8
   147b0:	mov	r5, #0
   147b4:	strd	r6, [sp]
   147b8:	bl	13e7c <table_set_llong@@Base>
   147bc:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   147c0:	ldr	r1, [pc, #912]	; 14b58 <table_cell_from_buffer@@Base+0x684>
   147c4:	mov	r0, r5
   147c8:	add	r2, sp, #8
   147cc:	add	r1, pc, r1
   147d0:	bl	11b14 <__isoc99_sscanf@plt>
   147d4:	cmp	r0, #1
   147d8:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   147dc:	mov	r2, r4
   147e0:	mov	r1, r9
   147e4:	ldr	r3, [sp, #8]
   147e8:	mov	r0, r8
   147ec:	mov	r5, #0
   147f0:	bl	13e58 <table_set_ulong@@Base>
   147f4:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   147f8:	ldr	r1, [pc, #860]	; 14b5c <table_cell_from_buffer@@Base+0x688>
   147fc:	mov	r0, r5
   14800:	add	r2, sp, #8
   14804:	add	r1, pc, r1
   14808:	bl	11b14 <__isoc99_sscanf@plt>
   1480c:	cmp	r0, #1
   14810:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14814:	mov	r2, r4
   14818:	mov	r1, r9
   1481c:	ldr	r3, [sp, #8]
   14820:	mov	r0, r8
   14824:	mov	r5, #0
   14828:	bl	13e34 <table_set_long@@Base>
   1482c:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14830:	ldr	r1, [pc, #808]	; 14b60 <table_cell_from_buffer@@Base+0x68c>
   14834:	add	r6, sp, #8
   14838:	mov	r0, r5
   1483c:	mov	r2, r6
   14840:	add	r1, pc, r1
   14844:	bl	11b14 <__isoc99_sscanf@plt>
   14848:	cmp	r0, #1
   1484c:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14850:	ldrh	r3, [r6]
   14854:	mov	r2, r4
   14858:	mov	r1, r9
   1485c:	mov	r0, r8
   14860:	mov	r5, #0
   14864:	bl	13e10 <table_set_ushort@@Base>
   14868:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   1486c:	ldr	r1, [pc, #752]	; 14b64 <table_cell_from_buffer@@Base+0x690>
   14870:	add	r6, sp, #8
   14874:	mov	r0, r5
   14878:	mov	r2, r6
   1487c:	add	r1, pc, r1
   14880:	bl	11b14 <__isoc99_sscanf@plt>
   14884:	cmp	r0, #1
   14888:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   1488c:	ldrsh	r3, [r6]
   14890:	mov	r2, r4
   14894:	mov	r1, r9
   14898:	mov	r0, r8
   1489c:	mov	r5, #0
   148a0:	bl	13dec <table_set_short@@Base>
   148a4:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   148a8:	ldr	r1, [pc, #696]	; 14b68 <table_cell_from_buffer@@Base+0x694>
   148ac:	add	r6, sp, #8
   148b0:	mov	r0, r5
   148b4:	mov	r2, r6
   148b8:	add	r1, pc, r1
   148bc:	bl	11b14 <__isoc99_sscanf@plt>
   148c0:	cmp	r0, #1
   148c4:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   148c8:	ldrd	r6, [r6]
   148cc:	mov	r2, r4
   148d0:	mov	r1, r9
   148d4:	mov	r0, r8
   148d8:	mov	r5, #0
   148dc:	strd	r6, [sp]
   148e0:	bl	13dcc <table_set_uint64@@Base>
   148e4:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   148e8:	ldr	r1, [pc, #636]	; 14b6c <table_cell_from_buffer@@Base+0x698>
   148ec:	add	r6, sp, #8
   148f0:	mov	r0, r5
   148f4:	mov	r2, r6
   148f8:	add	r1, pc, r1
   148fc:	bl	11b14 <__isoc99_sscanf@plt>
   14900:	cmp	r0, #1
   14904:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14908:	ldrd	r6, [r6]
   1490c:	mov	r2, r4
   14910:	mov	r1, r9
   14914:	mov	r0, r8
   14918:	mov	r5, #0
   1491c:	strd	r6, [sp]
   14920:	bl	13dac <table_set_int64@@Base>
   14924:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14928:	ldr	r1, [pc, #576]	; 14b70 <table_cell_from_buffer@@Base+0x69c>
   1492c:	mov	r0, r5
   14930:	add	r2, sp, #8
   14934:	add	r1, pc, r1
   14938:	bl	11b14 <__isoc99_sscanf@plt>
   1493c:	cmp	r0, #1
   14940:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14944:	mov	r2, r4
   14948:	mov	r1, r9
   1494c:	ldr	r3, [sp, #8]
   14950:	mov	r0, r8
   14954:	mov	r5, #0
   14958:	bl	13d88 <table_set_uint32@@Base>
   1495c:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14960:	ldr	r1, [pc, #524]	; 14b74 <table_cell_from_buffer@@Base+0x6a0>
   14964:	mov	r0, r5
   14968:	add	r2, sp, #8
   1496c:	add	r1, pc, r1
   14970:	bl	11b14 <__isoc99_sscanf@plt>
   14974:	cmp	r0, #1
   14978:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   1497c:	mov	r2, r4
   14980:	mov	r1, r9
   14984:	ldr	r3, [sp, #8]
   14988:	mov	r0, r8
   1498c:	mov	r5, #0
   14990:	bl	13d64 <table_set_int32@@Base>
   14994:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14998:	ldr	r1, [pc, #472]	; 14b78 <table_cell_from_buffer@@Base+0x6a4>
   1499c:	add	r6, sp, #8
   149a0:	mov	r0, r5
   149a4:	mov	r2, r6
   149a8:	add	r1, pc, r1
   149ac:	bl	11b14 <__isoc99_sscanf@plt>
   149b0:	cmp	r0, #1
   149b4:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   149b8:	ldrh	r3, [r6]
   149bc:	mov	r2, r4
   149c0:	mov	r1, r9
   149c4:	mov	r0, r8
   149c8:	mov	r5, #0
   149cc:	bl	13d40 <table_set_uint16@@Base>
   149d0:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   149d4:	ldr	r1, [pc, #416]	; 14b7c <table_cell_from_buffer@@Base+0x6a8>
   149d8:	add	r6, sp, #8
   149dc:	mov	r0, r5
   149e0:	mov	r2, r6
   149e4:	add	r1, pc, r1
   149e8:	bl	11b14 <__isoc99_sscanf@plt>
   149ec:	cmp	r0, #1
   149f0:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   149f4:	ldrsh	r3, [r6]
   149f8:	mov	r2, r4
   149fc:	mov	r1, r9
   14a00:	mov	r0, r8
   14a04:	mov	r5, #0
   14a08:	bl	13d1c <table_set_int16@@Base>
   14a0c:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14a10:	ldr	r1, [pc, #360]	; 14b80 <table_cell_from_buffer@@Base+0x6ac>
   14a14:	mov	r0, r5
   14a18:	add	r2, sp, #8
   14a1c:	add	r1, pc, r1
   14a20:	bl	11b14 <__isoc99_sscanf@plt>
   14a24:	cmp	r0, #1
   14a28:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14a2c:	mov	r2, r4
   14a30:	mov	r1, r9
   14a34:	ldrb	r3, [sp, #8]
   14a38:	mov	r0, r8
   14a3c:	mov	r5, #0
   14a40:	bl	13cf8 <table_set_uint8@@Base>
   14a44:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14a48:	ldr	r1, [pc, #308]	; 14b84 <table_cell_from_buffer@@Base+0x6b0>
   14a4c:	add	r6, sp, #8
   14a50:	mov	r0, r5
   14a54:	mov	r2, r6
   14a58:	add	r1, pc, r1
   14a5c:	bl	11b14 <__isoc99_sscanf@plt>
   14a60:	cmp	r0, #1
   14a64:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14a68:	ldrsb	r3, [r6]
   14a6c:	mov	r2, r4
   14a70:	mov	r1, r9
   14a74:	mov	r0, r8
   14a78:	mov	r5, #0
   14a7c:	bl	13cd4 <table_set_int8@@Base>
   14a80:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14a84:	ldr	r1, [pc, #252]	; 14b88 <table_cell_from_buffer@@Base+0x6b4>
   14a88:	mov	r0, r5
   14a8c:	add	r2, sp, #8
   14a90:	add	r1, pc, r1
   14a94:	bl	11b14 <__isoc99_sscanf@plt>
   14a98:	cmp	r0, #1
   14a9c:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14aa0:	mov	r2, r4
   14aa4:	mov	r1, r9
   14aa8:	ldr	r3, [sp, #8]
   14aac:	mov	r0, r8
   14ab0:	mov	r5, #0
   14ab4:	bl	13cb0 <table_set_uint@@Base>
   14ab8:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14abc:	ldr	r1, [pc, #200]	; 14b8c <table_cell_from_buffer@@Base+0x6b8>
   14ac0:	mov	r0, r5
   14ac4:	add	r2, sp, #8
   14ac8:	add	r1, pc, r1
   14acc:	bl	11b14 <__isoc99_sscanf@plt>
   14ad0:	cmp	r0, #1
   14ad4:	bne	14588 <table_cell_from_buffer@@Base+0xb4>
   14ad8:	mov	r2, r4
   14adc:	mov	r1, r9
   14ae0:	ldr	r3, [sp, #8]
   14ae4:	mov	r0, r8
   14ae8:	mov	r5, #0
   14aec:	bl	13c8c <table_set_int@@Base>
   14af0:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14af4:	mov	r2, r4
   14af8:	mov	r1, r9
   14afc:	ldr	r3, [sp, #8]
   14b00:	mov	r0, r8
   14b04:	mov	r5, #0
   14b08:	bl	13f8c <table_set_ptr@@Base>
   14b0c:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14b10:	mov	r2, r4
   14b14:	mov	r1, r9
   14b18:	mov	r0, r8
   14b1c:	mov	r3, r5
   14b20:	bl	13c68 <table_set_bool@@Base>
   14b24:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14b28:	mov	r5, #0
   14b2c:	b	1458c <table_cell_from_buffer@@Base+0xb8>
   14b30:	andeq	r0, r0, r0, lsr #15
   14b34:	andeq	r0, r0, r8, lsr #14
   14b38:	andeq	r0, r0, ip, lsl r7
   14b3c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14b40:	andeq	r0, r0, r8, lsr #13
   14b44:	andeq	r0, r0, r8, ror #12
   14b48:	andeq	r0, r0, ip, lsr #12
   14b4c:	strdeq	r0, [r0], -ip
   14b50:	muleq	r0, ip, r5
   14b54:	andeq	r0, r0, r4, asr r5
   14b58:	andeq	r0, r0, r4, lsr r5
   14b5c:	strdeq	r0, [r0], -r8
   14b60:			; <UNDEFINED> instruction: 0x000004b8
   14b64:	andeq	r0, r0, r8, ror r4
   14b68:	andeq	r0, r0, r4, lsr r4
   14b6c:	andeq	r0, r0, ip, ror #7
   14b70:	andeq	r0, r0, ip, lsr #7
   14b74:	andeq	r0, r0, r0, ror r3
   14b78:	andeq	r0, r0, r0, asr r3
   14b7c:	andeq	r0, r0, r0, lsl r3
   14b80:	andeq	r0, r0, r8, lsl #6
   14b84:	andeq	r0, r0, r4, asr #5
   14b88:	andeq	r0, r0, r0, asr r2
   14b8c:	andeq	r0, r0, r4, lsl r2

00014b90 <table_get_cell_ptr@@Base>:
   14b90:	str	r4, [sp, #-8]!
   14b94:	mov	r4, r2
   14b98:	str	lr, [sp, #4]
   14b9c:	bl	13608 <table_get_row_ptr@@Base>
   14ba0:	ldr	r0, [r0]
   14ba4:	add	r0, r0, r4, lsl #2
   14ba8:	ldr	r4, [sp]
   14bac:	add	sp, sp, #4
   14bb0:	pop	{pc}		; (ldr pc, [sp], #4)

00014bb4 <table_cell_init@@Base>:
   14bb4:	str	r4, [sp, #-8]!
   14bb8:	str	lr, [sp, #4]
   14bbc:	bl	14b90 <table_get_cell_ptr@@Base>
   14bc0:	mov	r3, #0
   14bc4:	ldr	r4, [sp]
   14bc8:	add	sp, sp, #4
   14bcc:	str	r3, [r0]
   14bd0:	pop	{pc}		; (ldr pc, [sp], #4)

00014bd4 <table_cell_destroy@@Base>:
   14bd4:	strd	r4, [sp, #-16]!
   14bd8:	mov	r4, r2
   14bdc:	mov	r5, r0
   14be0:	str	r6, [sp, #8]
   14be4:	mov	r6, r1
   14be8:	mov	r1, r2
   14bec:	str	lr, [sp, #12]
   14bf0:	bl	12ac8 <table_get_column_data_type@@Base>
   14bf4:	cmp	r0, #23
   14bf8:	bne	14c0c <table_cell_destroy@@Base+0x38>
   14bfc:	ldrd	r4, [sp]
   14c00:	ldr	r6, [sp, #8]
   14c04:	add	sp, sp, #12
   14c08:	pop	{pc}		; (ldr pc, [sp], #4)
   14c0c:	mov	r2, r4
   14c10:	mov	r1, r6
   14c14:	mov	r0, r5
   14c18:	bl	14b90 <table_get_cell_ptr@@Base>
   14c1c:	ldr	r0, [r0]
   14c20:	cmp	r0, #0
   14c24:	beq	14bfc <table_cell_destroy@@Base+0x28>
   14c28:	ldrd	r4, [sp]
   14c2c:	ldr	r6, [sp, #8]
   14c30:	ldr	lr, [sp, #12]
   14c34:	add	sp, sp, #16
   14c38:	b	11a9c <free@plt>

00014c3c <table_cell_nullify@@Base>:
   14c3c:	str	r4, [sp, #-8]!
   14c40:	str	lr, [sp, #4]
   14c44:	bl	14b90 <table_get_cell_ptr@@Base>
   14c48:	mov	r4, r0
   14c4c:	ldr	r0, [r0]
   14c50:	cmp	r0, #0
   14c54:	beq	14c64 <table_cell_nullify@@Base+0x28>
   14c58:	bl	11a9c <free@plt>
   14c5c:	mov	r3, #0
   14c60:	str	r3, [r4]
   14c64:	ldr	r4, [sp]
   14c68:	add	sp, sp, #4
   14c6c:	mov	r0, #0
   14c70:	pop	{pc}		; (ldr pc, [sp], #4)

00014c74 <__libc_csu_init@@Base>:
   14c74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14c78:	mov	r7, r0
   14c7c:	ldr	r6, [pc, #72]	; 14ccc <__libc_csu_init@@Base+0x58>
   14c80:	ldr	r5, [pc, #72]	; 14cd0 <__libc_csu_init@@Base+0x5c>
   14c84:	add	r6, pc, r6
   14c88:	add	r5, pc, r5
   14c8c:	sub	r6, r6, r5
   14c90:	mov	r8, r1
   14c94:	mov	r9, r2
   14c98:	bl	11a70 <strcmp@plt-0x20>
   14c9c:	asrs	r6, r6, #2
   14ca0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14ca4:	mov	r4, #0
   14ca8:	add	r4, r4, #1
   14cac:	ldr	r3, [r5], #4
   14cb0:	mov	r2, r9
   14cb4:	mov	r1, r8
   14cb8:	mov	r0, r7
   14cbc:	blx	r3
   14cc0:	cmp	r6, r4
   14cc4:	bne	14ca8 <__libc_csu_init@@Base+0x34>
   14cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14ccc:	andeq	r0, r1, r8, lsl #5
   14cd0:	andeq	r0, r1, r0, lsl #5

00014cd4 <__libc_csu_fini@@Base>:
   14cd4:	bx	lr

Disassembly of section .fini:

00014cd8 <.fini>:
   14cd8:	push	{r3, lr}
   14cdc:	pop	{r3, pc}
