synthesis:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Thu Apr 28 09:02:42 2022


Command Line:  synthesis -f geoRAM_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-640HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-640HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = geoRAM.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p //Mac/iCloud/Repos/GW4302/cpld-gr (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p //Mac/iCloud/Repos/GW4302/cpld-gr/impl1 (searchpath added)
-p //Mac/iCloud/Repos/GW4302/cpld-gr (searchpath added)
Verilog design file = //Mac/iCloud/Repos/GW4302/cpld-gr/geoRAM.v
Verilog design file = //Mac/iCloud/Repos/GW4302/cpld-gr/RAM.v
Verilog design file = //Mac/iCloud/Repos/GW4302/cpld-gr/Reg.v
NGD file = geoRAM_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file //mac/icloud/repos/gw4302/cpld-gr/georam.v. VERI-1482
Analyzing Verilog file //mac/icloud/repos/gw4302/cpld-gr/ram.v. VERI-1482
Analyzing Verilog file //mac/icloud/repos/gw4302/cpld-gr/reg.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): geoRAM
INFO - synthesis: //mac/icloud/repos/gw4302/cpld-gr/georam.v(1): compiling module geoRAM. VERI-1018
INFO - synthesis: //mac/icloud/repos/gw4302/cpld-gr/reg.v(1): compiling module GeoReg. VERI-1018
INFO - synthesis: //mac/icloud/repos/gw4302/cpld-gr/ram.v(1): compiling module RAM. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH(NOM_FREQ="26.60"). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1601): compiling module ODDRXE. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = geoRAM.
WARNING - synthesis: I/O Port C8M 's net has no driver and is unused.
WARNING - synthesis: I/O Port BA 's net has no driver and is unused.
######## Converting I/O port A[15] to input.
######## Converting I/O port A[14] to input.
######## Converting I/O port A[13] to input.
######## Converting I/O port A[12] to input.
######## Converting I/O port A[11] to input.
######## Converting I/O port A[10] to input.
######## Converting I/O port A[9] to input.
######## Converting I/O port A[8] to input.
######## Converting I/O port A[7] to input.
######## Converting I/O port A[6] to input.
######## Converting I/O port A[5] to input.
######## Converting I/O port A[4] to input.
######## Converting I/O port A[3] to input.
######## Converting I/O port A[2] to input.
######## Converting I/O port A[1] to input.
######## Converting I/O port A[0] to input.
WARNING - synthesis: Bit 12 of Register \ram/RA is stuck at Zero
WARNING - synthesis: Bit 11 of Register \ram/RA is stuck at Zero



WARNING - synthesis: I/O Port C8M 's net has no driver and is unused.
WARNING - synthesis: I/O Port BA 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[15] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[14] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[13] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[12] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[11] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[10] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[9] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[8] 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in geoRAM_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'C8M' has no load.
WARNING - synthesis: input pad net 'C8M' has no legal load.
WARNING - synthesis: logical net 'BA' has no load.
WARNING - synthesis: input pad net 'BA' has no legal load.
WARNING - synthesis: logical net 'A[15]' has no load.
WARNING - synthesis: input pad net 'A[15]' has no legal load.
WARNING - synthesis: logical net 'A[14]' has no load.
WARNING - synthesis: input pad net 'A[14]' has no legal load.
WARNING - synthesis: logical net 'A[13]' has no load.
WARNING - synthesis: input pad net 'A[13]' has no legal load.
WARNING - synthesis: logical net 'A[12]' has no load.
WARNING - synthesis: input pad net 'A[12]' has no legal load.
WARNING - synthesis: logical net 'A[11]' has no load.
WARNING - synthesis: input pad net 'A[11]' has no legal load.
WARNING - synthesis: logical net 'A[10]' has no load.
WARNING - synthesis: input pad net 'A[10]' has no legal load.
WARNING - synthesis: logical net 'A[9]' has no load.
WARNING - synthesis: input pad net 'A[9]' has no legal load.
WARNING - synthesis: logical net 'A[8]' has no load.
WARNING - synthesis: input pad net 'A[8]' has no legal load.
WARNING - synthesis: DRC complete with 20 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file geoRAM_impl1.ngd.

################### Begin Area Report (geoRAM)######################
Number of register bits => 58 of 877 (6 % )
BB => 16
FD1P3AX => 24
FD1P3IX => 1
FD1S3AX => 16
FD1S3IX => 13
FD1S3JX => 4
GSR => 1
IB => 13
INV => 2
LUT4 => 43
OB => 31
ODDRXE => 1
OSCH => 1
PFUMX => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : ram/FCLK, loads : 35
  Net : PHI2_c, loads : 4
Clock Enable Nets
Number of Clock Enables: 6
Top 6 highest fanout Clock Enables:
  Net : georeg/PHI2_N_16_enable_8, loads : 8
  Net : ram/RDD_7__N_84, loads : 8
  Net : georeg/PHI2_N_16_enable_14, loads : 6
  Net : ram/PORDone_N_81, loads : 1
  Net : ram/FCLK_enable_1, loads : 1
  Net : ram/FCLK_enable_2, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ram/S_0, loads : 24
  Net : ram/S_1, loads : 17
  Net : ram/S_2, loads : 15
  Net : PHI2_N_16, loads : 14
  Net : ram/FCLK_N_56, loads : 10
  Net : DOE, loads : 9
  Net : ram/n307, loads : 9
  Net : nIO1_c, loads : 8
  Net : georeg/PHI2_N_16_enable_8, loads : 8
  Net : ram/RDD_7__N_84, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets PHI2_c]                  |  200.000 MHz|   93.686 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \ram/FCLK]               |  200.000 MHz|   82.075 MHz|     3 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 60.828  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.547  secs
--------------------------------------------------------------
