INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/disp_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/3.9.1Hexadecimal_to_sseg_LED/3.9.1Hexadecimal_to_sseg_LED.srcs/sources_1/new/hex_to_sseg_LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_sseg_LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
