

================================================================
== Vitis HLS Report for 'pip_edges'
================================================================
* Date:           Tue May 31 13:30:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  70.000 ns|  70.000 ns|   15|   15|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 15, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%edges_addr = getelementptr i18 %edges, i64 0, i64 0" [pip_kernel.cpp:124]   --->   Operation 16 'getelementptr' 'edges_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.23ns)   --->   "%edges_load = load i7 %edges_addr" [pip_kernel.cpp:124]   --->   Operation 17 'load' 'edges_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%edges_addr_1 = getelementptr i18 %edges, i64 0, i64 1" [pip_kernel.cpp:124]   --->   Operation 18 'getelementptr' 'edges_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%edges_load_1 = load i7 %edges_addr_1" [pip_kernel.cpp:124]   --->   Operation 19 'load' 'edges_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 20 [1/2] (1.23ns)   --->   "%edges_load = load i7 %edges_addr" [pip_kernel.cpp:124]   --->   Operation 20 'load' 'edges_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_2 : Operation 21 [1/2] (1.23ns)   --->   "%edges_load_1 = load i7 %edges_addr_1" [pip_kernel.cpp:124]   --->   Operation 21 'load' 'edges_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%edges_addr_2 = getelementptr i18 %edges, i64 0, i64 2" [pip_kernel.cpp:124]   --->   Operation 22 'getelementptr' 'edges_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.23ns)   --->   "%edges_load_2 = load i7 %edges_addr_2" [pip_kernel.cpp:124]   --->   Operation 23 'load' 'edges_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%edges_addr_3 = getelementptr i18 %edges, i64 0, i64 3" [pip_kernel.cpp:124]   --->   Operation 24 'getelementptr' 'edges_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.23ns)   --->   "%edges_load_3 = load i7 %edges_addr_3" [pip_kernel.cpp:124]   --->   Operation 25 'load' 'edges_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 26 [1/2] (1.23ns)   --->   "%edges_load_2 = load i7 %edges_addr_2" [pip_kernel.cpp:124]   --->   Operation 26 'load' 'edges_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_3 : Operation 27 [1/2] (1.23ns)   --->   "%edges_load_3 = load i7 %edges_addr_3" [pip_kernel.cpp:124]   --->   Operation 27 'load' 'edges_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 3.39>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%py_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %py" [pip_kernel.cpp:124]   --->   Operation 28 'read' 'py_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%px_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %px" [pip_kernel.cpp:124]   --->   Operation 29 'read' 'px_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [11/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 30 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 31 [10/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 31 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 32 [9/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 32 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.39>
ST_7 : Operation 33 [8/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 33 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.39>
ST_8 : Operation 34 [7/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 34 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.39>
ST_9 : Operation 35 [6/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 35 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.39>
ST_10 : Operation 36 [5/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 36 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 37 [4/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 37 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.39>
ST_12 : Operation 38 [3/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 38 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.39>
ST_13 : Operation 39 [2/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 39 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.39>
ST_14 : Operation 40 [1/11] (3.39ns)   --->   "%acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V" [pip_kernel.cpp:124]   --->   Operation 40 'call' 'acc' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.78>
ST_15 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %edges, void @empty_3, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln886)   --->   "%tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %acc, i1 %acc"   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln886)   --->   "%tmp_cast = zext i2 %tmp"   --->   Operation 43 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln886)   --->   "%select_ln886 = select i1 %acc, i6 29, i6 0"   --->   Operation 44 'select' 'select_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 45 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln886 = add i6 %select_ln886, i6 %tmp_cast"   --->   Operation 45 'add' 'add_ln886' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln134 = ret i6 %add_ln886" [pip_kernel.cpp:134]   --->   Operation 46 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('edges_addr', pip_kernel.cpp:124) [8]  (0 ns)
	'load' operation ('edges_load', pip_kernel.cpp:124) on array 'edges' [9]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('edges_load', pip_kernel.cpp:124) on array 'edges' [9]  (1.24 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'load' operation ('edges_load_2', pip_kernel.cpp:124) on array 'edges' [13]  (1.24 ns)

 <State 4>: 3.39ns
The critical path consists of the following:
	wire read operation ('py_read', pip_kernel.cpp:124) on port 'py' (pip_kernel.cpp:124) [6]  (0 ns)
	'call' operation ('acc', pip_kernel.cpp:124) to 'pip_crossing2' [16]  (3.39 ns)

 <State 5>: 3.4ns
The critical path consists of the following:
	'call' operation ('acc', pip_kernel.cpp:124) to 'pip_crossing2' [16]  (3.4 ns)

 <State 6>: 3.4ns
The critical path consists of the following:
	'call' operation ('acc', pip_kernel.cpp:124) to 'pip_crossing2' [16]  (3.4 ns)

 <State 7>: 3.4ns
The critical path consists of the following:
	'call' operation ('acc', pip_kernel.cpp:124) to 'pip_crossing2' [16]  (3.4 ns)

 <State 8>: 3.4ns
The critical path consists of the following:
	'call' operation ('acc', pip_kernel.cpp:124) to 'pip_crossing2' [16]  (3.4 ns)

 <State 9>: 3.4ns
The critical path consists of the following:
	'call' operation ('acc', pip_kernel.cpp:124) to 'pip_crossing2' [16]  (3.4 ns)

 <State 10>: 3.4ns
The critical path consists of the following:
	'call' operation ('acc', pip_kernel.cpp:124) to 'pip_crossing2' [16]  (3.4 ns)

 <State 11>: 3.4ns
The critical path consists of the following:
	'call' operation ('acc', pip_kernel.cpp:124) to 'pip_crossing2' [16]  (3.4 ns)

 <State 12>: 3.4ns
The critical path consists of the following:
	'call' operation ('acc', pip_kernel.cpp:124) to 'pip_crossing2' [16]  (3.4 ns)

 <State 13>: 3.4ns
The critical path consists of the following:
	'call' operation ('acc', pip_kernel.cpp:124) to 'pip_crossing2' [16]  (3.4 ns)

 <State 14>: 3.4ns
The critical path consists of the following:
	'call' operation ('acc', pip_kernel.cpp:124) to 'pip_crossing2' [16]  (3.4 ns)

 <State 15>: 0.781ns
The critical path consists of the following:
	'add' operation ('add_ln886') [20]  (0.781 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
