
---------- Begin Simulation Statistics ----------
final_tick                                13465129500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89518                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683416                       # Number of bytes of host memory used
host_op_rate                                    98112                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   111.71                       # Real time elapsed on the host
host_tick_rate                              120536683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10960110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013465                       # Number of seconds simulated
sim_ticks                                 13465129500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.973269                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377778                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               381697                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7490                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            691242                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                147                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             353                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              206                       # Number of indirect misses.
system.cpu.branchPred.lookups                  807734                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7083                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10960110                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.693026                       # CPI: cycles per instruction
system.cpu.discardedOps                         15837                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2262778                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5744269                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1187342                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11647349                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.371330                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         26930259                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3179297     29.01%     29.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     71      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                5969501     54.47%     83.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1811223     16.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10960110                       # Class of committed instruction
system.cpu.tickCycles                        15282910                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        85779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        204828                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           76                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       239886                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            527                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              48785                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57730                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28039                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70274                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70274                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         48785                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       323887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 323887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11314496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11314496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            119059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  119059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              119059                       # Request fanout histogram
system.membus.respLayer1.occupancy          626499500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           445801000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       128192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           10                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           77190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70287                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49823                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       359306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12196608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12240768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           86296                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3694720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           207086                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002950                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054327                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 206476     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    609      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             207086                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          190415000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         180168992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1676                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1723                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  47                       # number of overall hits
system.l2.overall_hits::.cpu.data                1676                       # number of overall hits
system.l2.overall_hits::total                    1723                       # number of overall hits
system.l2.demand_misses::.cpu.inst                633                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             118434                       # number of demand (read+write) misses
system.l2.demand_misses::total                 119067                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               633                       # number of overall misses
system.l2.overall_misses::.cpu.data            118434                       # number of overall misses
system.l2.overall_misses::total                119067                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48360500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9394738000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9443098500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48360500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9394738000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9443098500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           120110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120790                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          120110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120790                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.930882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985736                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.930882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985736                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76398.894155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79324.670280                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79309.115876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76398.894155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79324.670280                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79309.115876                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               57730                       # number of writebacks
system.l2.writebacks::total                     57730                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        118426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            119059                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       118426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           119059                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42030500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8209928500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8251959000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42030500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8209928500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8251959000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.930882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.985980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985669                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.930882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.985980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985669                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66398.894155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69325.388850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69309.829580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66398.894155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69325.388850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69309.829580                       # average overall mshr miss latency
system.l2.replacements                          86296                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70462                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70462                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            9                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                9                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            9                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            9                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           70274                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70274                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5698708500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5698708500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         70287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81092.701426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81092.701426                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        70274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4995968500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4995968500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71092.701426                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71092.701426                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          633                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              633                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48360500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48360500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.930882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.930882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76398.894155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76398.894155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42030500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42030500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.930882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.930882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66398.894155                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66398.894155                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3696029500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3696029500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.966622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.966622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76744.798588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76744.798588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3213960000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3213960000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.966461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.966461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66746.137232                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66746.137232                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27539.198459                       # Cycle average of tags in use
system.l2.tags.total_refs                      239802                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    119064                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.014060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.742378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       164.757466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27371.698615                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.835318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.840430                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32342                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2037544                       # Number of tag accesses
system.l2.tags.data_accesses                  2037544                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          40512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7579264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7619776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        40512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3694720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3694720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          118426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              119059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57730                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57730                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3008660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         562880884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             565889545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3008660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3008660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      274391717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            274391717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      274391717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3008660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        562880884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            840281261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     57730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    118426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001475806500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              291094                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54151                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      119059                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      57730                       # Number of write requests accepted
system.mem_ctrls.readBursts                    119059                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    57730                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3516                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1154604250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  595295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3386960500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9697.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28447.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   106680                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50148                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                119059                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                57730                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    567.258724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   448.367626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.689724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1438      7.21%      7.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2331     11.69%     18.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          965      4.84%     23.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          897      4.50%     28.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8300     41.62%     69.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          296      1.48%     71.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          288      1.44%     72.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          383      1.92%     74.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5046     25.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19944                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.060816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.433439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.194926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3469     96.33%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           11      0.31%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          120      3.33%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.027215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.025156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.272505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3561     98.89%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30      0.83%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.11%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7619776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3693696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7619776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3694720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       565.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       274.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    565.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    274.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13462802000                       # Total gap between requests
system.mem_ctrls.avgGap                      76151.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        40512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7579264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3693696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3008660.258336171042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 562880884.287076473236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 274315668.482802152634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       118426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        57730                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16118500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3370842000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 322073630250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25463.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28463.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5578964.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             70136220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             37274490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           423880380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          149192820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1062712560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3442570290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2271603360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7457370120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.828325                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5855841250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    449540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7159748250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             72271080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             38412990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           426200880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          152074260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1062712560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4245213510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1595693280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7592578560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.869702                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4091296000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    449540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8924293500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1706586                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1706586                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1706586                       # number of overall hits
system.cpu.icache.overall_hits::total         1706586                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50598000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50598000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50598000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50598000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1707266                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1707266                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1707266                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1707266                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000398                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000398                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000398                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000398                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74408.823529                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74408.823529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74408.823529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74408.823529                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.icache.writebacks::total                10                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49918000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49918000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49918000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49918000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000398                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000398                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000398                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000398                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73408.823529                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73408.823529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73408.823529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73408.823529                       # average overall mshr miss latency
system.cpu.icache.replacements                     10                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1706586                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1706586                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50598000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50598000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1707266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1707266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74408.823529                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74408.823529                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49918000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49918000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73408.823529                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73408.823529                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           592.285767                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1707266                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2510.685294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   592.285767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.289202                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.289202                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          670                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          521                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.327148                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3415212                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3415212                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7539888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7539888                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7539981                       # number of overall hits
system.cpu.dcache.overall_hits::total         7539981                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       120838                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         120838                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       199435                       # number of overall misses
system.cpu.dcache.overall_misses::total        199435                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9778047500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9778047500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9778047500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9778047500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7660726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7660726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7739416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7739416                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015774                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015774                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025769                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025769                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80918.647280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80918.647280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49028.743701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49028.743701                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70462                       # number of writebacks
system.cpu.dcache.writebacks::total             70462                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40036                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40036                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        80802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        80802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       120110                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       120110                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6529875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6529875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9592529500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9592529500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80813.290513                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80813.290513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79864.536675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79864.536675                       # average overall mshr miss latency
system.cpu.dcache.replacements                 119086                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5837672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5837672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12060                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12060                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    817483500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    817483500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5849732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5849732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67784.701493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67784.701493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1545                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1545                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    725597500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    725597500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69005.943890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69005.943890                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1702216                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1702216                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       108778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       108778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8960564000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8960564000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1810994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1810994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82374.781665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82374.781665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        38491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        38491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        70287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5804278000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5804278000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82579.680453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82579.680453                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           93                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            93                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        78597                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        78597                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        78690                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        78690                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.998818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.998818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        39308                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        39308                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3062654000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3062654000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.499530                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.499530                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77914.266816                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77914.266816                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           931.423536                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7660167                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            120110                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.776263                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   931.423536                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.909593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.909593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          583                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15599094                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15599094                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13465129500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
