

================================================================
== Vitis HLS Report for 'init_block_AB_proc56_Pipeline_init_block_AB'
================================================================
* Date:           Wed Sep  6 08:36:35 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3074|     3074|  30.740 us|  30.740 us|  3074|  3074|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |     3072|     3072|         2|          1|          1|  3072|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.39>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_0, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_1, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_2, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_3, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_4, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_5, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_6, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_7, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_8, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_9, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_10, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v334_11, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_01, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_12, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_23, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_34, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_45, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_56, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_67, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_78, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_89, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_910, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_1011, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_1112, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_013, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_114, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_215, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_316, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_417, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_518, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_619, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_720, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_821, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_922, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_1023, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %block_B_loader_1124, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sub_ln174_i_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %sub_ln174_i"   --->   Operation 42 'read' 'sub_ln174_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %k"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond21.i.i.i.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%k_26 = load i12 %k" [gemm_systolic_array.cpp:256]   --->   Operation 45 'load' 'k_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.99ns)   --->   "%icmp_ln256 = icmp_eq  i12 %k_26, i12 3072" [gemm_systolic_array.cpp:256]   --->   Operation 46 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.54ns)   --->   "%add_ln256 = add i12 %k_26, i12 1" [gemm_systolic_array.cpp:256]   --->   Operation 48 'add' 'add_ln256' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %for.inc45.i.i.i.i, void %init_block_AB_proc56.exit.exitStub" [gemm_systolic_array.cpp:256]   --->   Operation 49 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i12 %k_26" [gemm_systolic_array.cpp:256]   --->   Operation 50 'zext' 'zext_ln256' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i12 %k_26" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'zext' 'zext_ln174' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%add_ln174 = add i18 %sub_ln174_i_read, i18 %zext_ln174" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'add' 'add_ln174' <Predicate = (!icmp_ln256)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i18 %add_ln174" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'zext' 'zext_ln174_2' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v334_0_addr = getelementptr i4 %v334_0, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'getelementptr' 'v334_0_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v334_1_addr = getelementptr i4 %v334_1, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'getelementptr' 'v334_1_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v334_2_addr = getelementptr i4 %v334_2, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'getelementptr' 'v334_2_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%v334_3_addr = getelementptr i4 %v334_3, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'getelementptr' 'v334_3_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v334_4_addr = getelementptr i4 %v334_4, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'getelementptr' 'v334_4_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%v334_5_addr = getelementptr i4 %v334_5, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'getelementptr' 'v334_5_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%v334_6_addr = getelementptr i4 %v334_6, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'getelementptr' 'v334_6_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%v334_7_addr = getelementptr i4 %v334_7, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'getelementptr' 'v334_7_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%v334_8_addr = getelementptr i4 %v334_8, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'getelementptr' 'v334_8_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%v334_9_addr = getelementptr i4 %v334_9, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'getelementptr' 'v334_9_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%v334_10_addr = getelementptr i4 %v334_10, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'getelementptr' 'v334_10_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%v334_11_addr = getelementptr i4 %v334_11, i64 0, i64 %zext_ln174_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'getelementptr' 'v334_11_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i8 %A_0, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 66 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%A_0_load = load i12 %A_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'load' 'A_0_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i8 %A_1, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 68 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%A_1_load = load i12 %A_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'load' 'A_1_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i8 %A_2, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 70 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%A_2_load = load i12 %A_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'load' 'A_2_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i8 %A_3, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 72 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%A_3_load = load i12 %A_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'load' 'A_3_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i8 %A_4, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 74 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%A_4_load = load i12 %A_4_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'load' 'A_4_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i8 %A_5, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 76 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%A_5_load = load i12 %A_5_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'load' 'A_5_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i8 %A_6, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 78 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%A_6_load = load i12 %A_6_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'load' 'A_6_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i8 %A_7, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 80 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%A_7_load = load i12 %A_7_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'load' 'A_7_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i8 %A_8, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 82 'getelementptr' 'A_8_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%A_8_load = load i12 %A_8_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'load' 'A_8_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i8 %A_9, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 84 'getelementptr' 'A_9_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (3.25ns)   --->   "%A_9_load = load i12 %A_9_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'load' 'A_9_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i8 %A_10, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 86 'getelementptr' 'A_10_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (3.25ns)   --->   "%A_10_load = load i12 %A_10_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'load' 'A_10_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i8 %A_11, i64 0, i64 %zext_ln256" [gemm_systolic_array.cpp:259]   --->   Operation 88 'getelementptr' 'A_11_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (3.25ns)   --->   "%A_11_load = load i12 %A_11_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'load' 'A_11_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%v334_0_load = load i18 %v334_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'load' 'v334_0_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 91 [2/2] (3.25ns)   --->   "%v334_1_load = load i18 %v334_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'load' 'v334_1_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%v334_2_load = load i18 %v334_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'load' 'v334_2_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 93 [2/2] (3.25ns)   --->   "%v334_3_load = load i18 %v334_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'load' 'v334_3_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%v334_4_load = load i18 %v334_4_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'load' 'v334_4_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%v334_5_load = load i18 %v334_5_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'load' 'v334_5_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 96 [2/2] (3.25ns)   --->   "%v334_6_load = load i18 %v334_6_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'load' 'v334_6_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%v334_7_load = load i18 %v334_7_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'load' 'v334_7_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 98 [2/2] (3.25ns)   --->   "%v334_8_load = load i18 %v334_8_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'load' 'v334_8_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%v334_9_load = load i18 %v334_9_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'load' 'v334_9_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 100 [2/2] (3.25ns)   --->   "%v334_10_load = load i18 %v334_10_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'load' 'v334_10_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%v334_11_load = load i18 %v334_11_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'load' 'v334_11_load' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln256 = store i12 %add_ln256, i12 %k" [gemm_systolic_array.cpp:256]   --->   Operation 102 'store' 'store_ln256' <Predicate = (!icmp_ln256)> <Delay = 1.58>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln256)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln257 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [gemm_systolic_array.cpp:257]   --->   Operation 103 'specpipeline' 'specpipeline_ln257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [gemm_systolic_array.cpp:258]   --->   Operation 104 'specloopname' 'specloopname_ln258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%A_0_load = load i12 %A_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 106 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_01, i8 %A_0_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%A_1_load = load i12 %A_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 108 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_12, i8 %A_1_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%A_2_load = load i12 %A_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 110 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_23, i8 %A_2_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 111 [1/2] (3.25ns)   --->   "%A_3_load = load i12 %A_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 112 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_34, i8 %A_3_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%A_4_load = load i12 %A_4_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'load' 'A_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 114 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_45, i8 %A_4_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%A_5_load = load i12 %A_5_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'load' 'A_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 116 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_56, i8 %A_5_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%A_6_load = load i12 %A_6_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'load' 'A_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 118 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_67, i8 %A_6_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 119 [1/2] (3.25ns)   --->   "%A_7_load = load i12 %A_7_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'load' 'A_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 120 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_78, i8 %A_7_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 121 [1/2] (3.25ns)   --->   "%A_8_load = load i12 %A_8_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'load' 'A_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 122 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_89, i8 %A_8_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 123 [1/2] (3.25ns)   --->   "%A_9_load = load i12 %A_9_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'load' 'A_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 124 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_910, i8 %A_9_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 125 [1/2] (3.25ns)   --->   "%A_10_load = load i12 %A_10_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'load' 'A_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 126 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_1011, i8 %A_10_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%A_11_load = load i12 %A_11_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'load' 'A_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3072> <RAM>
ST_2 : Operation 128 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_1112, i8 %A_11_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/2] (3.25ns)   --->   "%v334_0_load = load i18 %v334_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 129 'load' 'v334_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 130 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_013, i4 %v334_0_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 131 [1/2] (3.25ns)   --->   "%v334_1_load = load i18 %v334_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 131 'load' 'v334_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 132 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_114, i4 %v334_1_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 133 [1/2] (3.25ns)   --->   "%v334_2_load = load i18 %v334_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 133 'load' 'v334_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 134 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_215, i4 %v334_2_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 134 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 135 [1/2] (3.25ns)   --->   "%v334_3_load = load i18 %v334_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 135 'load' 'v334_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 136 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_316, i4 %v334_3_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 136 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 137 [1/2] (3.25ns)   --->   "%v334_4_load = load i18 %v334_4_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'load' 'v334_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 138 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_417, i4 %v334_4_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 139 [1/2] (3.25ns)   --->   "%v334_5_load = load i18 %v334_5_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'load' 'v334_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 140 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_518, i4 %v334_5_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 140 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 141 [1/2] (3.25ns)   --->   "%v334_6_load = load i18 %v334_6_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'load' 'v334_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 142 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_619, i4 %v334_6_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 143 [1/2] (3.25ns)   --->   "%v334_7_load = load i18 %v334_7_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'load' 'v334_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 144 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_720, i4 %v334_7_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 145 [1/2] (3.25ns)   --->   "%v334_8_load = load i18 %v334_8_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'load' 'v334_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 146 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_821, i4 %v334_8_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 147 [1/2] (3.25ns)   --->   "%v334_9_load = load i18 %v334_9_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 147 'load' 'v334_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 148 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_922, i4 %v334_9_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 148 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 149 [1/2] (3.25ns)   --->   "%v334_10_load = load i18 %v334_10_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 149 'load' 'v334_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 150 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_1023, i4 %v334_10_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 150 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 151 [1/2] (3.25ns)   --->   "%v334_11_load = load i18 %v334_11_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 151 'load' 'v334_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 152 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %block_B_loader_1124, i4 %v334_11_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 152 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln256 = br void %for.cond21.i.i.i.i" [gemm_systolic_array.cpp:256]   --->   Operation 153 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln174_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v334_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v334_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v334_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v334_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v334_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v334_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v334_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v334_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v334_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v334_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v334_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v334_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_56]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_67]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_78]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_89]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_910]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_1011]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_1112]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_013]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_215]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_316]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_417]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_518]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_619]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_720]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_821]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_922]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_1023]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_1124]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
sub_ln174_i_read   (read             ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
k_26               (load             ) [ 000]
icmp_ln256         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln256          (add              ) [ 000]
br_ln256           (br               ) [ 000]
zext_ln256         (zext             ) [ 000]
zext_ln174         (zext             ) [ 000]
add_ln174          (add              ) [ 000]
zext_ln174_2       (zext             ) [ 000]
v334_0_addr        (getelementptr    ) [ 011]
v334_1_addr        (getelementptr    ) [ 011]
v334_2_addr        (getelementptr    ) [ 011]
v334_3_addr        (getelementptr    ) [ 011]
v334_4_addr        (getelementptr    ) [ 011]
v334_5_addr        (getelementptr    ) [ 011]
v334_6_addr        (getelementptr    ) [ 011]
v334_7_addr        (getelementptr    ) [ 011]
v334_8_addr        (getelementptr    ) [ 011]
v334_9_addr        (getelementptr    ) [ 011]
v334_10_addr       (getelementptr    ) [ 011]
v334_11_addr       (getelementptr    ) [ 011]
A_0_addr           (getelementptr    ) [ 011]
A_1_addr           (getelementptr    ) [ 011]
A_2_addr           (getelementptr    ) [ 011]
A_3_addr           (getelementptr    ) [ 011]
A_4_addr           (getelementptr    ) [ 011]
A_5_addr           (getelementptr    ) [ 011]
A_6_addr           (getelementptr    ) [ 011]
A_7_addr           (getelementptr    ) [ 011]
A_8_addr           (getelementptr    ) [ 011]
A_9_addr           (getelementptr    ) [ 011]
A_10_addr          (getelementptr    ) [ 011]
A_11_addr          (getelementptr    ) [ 011]
store_ln256        (store            ) [ 000]
specpipeline_ln257 (specpipeline     ) [ 000]
specloopname_ln258 (specloopname     ) [ 000]
A_0_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_1_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_2_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_3_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_4_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_5_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_6_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_7_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_8_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_9_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_10_load          (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_11_load          (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_0_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_1_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_2_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_3_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_4_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_5_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_6_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_7_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_8_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_9_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_10_load       (load             ) [ 000]
write_ln174        (write            ) [ 000]
v334_11_load       (load             ) [ 000]
write_ln174        (write            ) [ 000]
br_ln256           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln174_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln174_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v334_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v334_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v334_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v334_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v334_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v334_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v334_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v334_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v334_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v334_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v334_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v334_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v334_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="block_A_loader_01">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_01"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="block_A_loader_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="A_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="block_A_loader_23">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="A_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="block_A_loader_34">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_34"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="A_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="block_A_loader_45">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_45"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="A_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="block_A_loader_56">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_56"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="A_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="block_A_loader_67">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_67"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="A_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="block_A_loader_78">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_78"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="A_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="block_A_loader_89">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_89"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="A_9">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="block_A_loader_910">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_910"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="A_10">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="block_A_loader_1011">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1011"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="A_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="block_A_loader_1112">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1112"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="block_B_loader_013">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_013"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="block_B_loader_114">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_114"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="block_B_loader_215">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_215"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="block_B_loader_316">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_316"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="block_B_loader_417">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_417"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="block_B_loader_518">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_518"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="block_B_loader_619">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_619"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="block_B_loader_720">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_720"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="block_B_loader_821">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_821"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="block_B_loader_922">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_922"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="block_B_loader_1023">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1023"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="block_B_loader_1124">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1124"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="k_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sub_ln174_i_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="18" slack="0"/>
<pin id="142" dir="0" index="1" bw="18" slack="0"/>
<pin id="143" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln174_i_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln174_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln174_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln174_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln174_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln174_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln174_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln174_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln174_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln174_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln174_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln174_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln174_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln174_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln174_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln174_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="write_ln174_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="write_ln174_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="write_ln174_write_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_ln174_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="write_ln174_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="write_ln174_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="write_ln174_write_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="write_ln174_write_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="write_ln174_write_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="0" index="2" bw="4" slack="0"/>
<pin id="311" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="v334_0_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="18" slack="0"/>
<pin id="318" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_0_addr/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="v334_1_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="18" slack="0"/>
<pin id="325" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_1_addr/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="v334_2_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="18" slack="0"/>
<pin id="332" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_2_addr/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="v334_3_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="18" slack="0"/>
<pin id="339" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_3_addr/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="v334_4_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="18" slack="0"/>
<pin id="346" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_4_addr/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="v334_5_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="18" slack="0"/>
<pin id="353" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_5_addr/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="v334_6_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="18" slack="0"/>
<pin id="360" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_6_addr/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="v334_7_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="18" slack="0"/>
<pin id="367" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_7_addr/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="v334_8_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="18" slack="0"/>
<pin id="374" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_8_addr/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="v334_9_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="18" slack="0"/>
<pin id="381" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_9_addr/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="v334_10_addr_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="18" slack="0"/>
<pin id="388" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_10_addr/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="v334_11_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="18" slack="0"/>
<pin id="395" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v334_11_addr/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="A_0_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="12" slack="0"/>
<pin id="402" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="A_1_addr_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="12" slack="0"/>
<pin id="416" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="A_2_addr_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="12" slack="0"/>
<pin id="430" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_access_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="A_3_addr_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="12" slack="0"/>
<pin id="444" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_access_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="A_4_addr_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="12" slack="0"/>
<pin id="458" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_access_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_4_load/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="A_5_addr_gep_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="12" slack="0"/>
<pin id="472" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_access_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_5_load/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="A_6_addr_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="12" slack="0"/>
<pin id="486" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_6_addr/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_access_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_6_load/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="A_7_addr_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="12" slack="0"/>
<pin id="500" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_7_addr/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_access_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="12" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_7_load/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="A_8_addr_gep_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="12" slack="0"/>
<pin id="514" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_8_addr/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_access_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="12" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_8_load/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="A_9_addr_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="12" slack="0"/>
<pin id="528" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_9_addr/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_access_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="535" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_9_load/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="A_10_addr_gep_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="12" slack="0"/>
<pin id="542" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_10_addr/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_access_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="12" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_10_load/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="A_11_addr_gep_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="12" slack="0"/>
<pin id="556" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_11_addr/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="grp_access_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="12" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_11_load/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_access_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="18" slack="0"/>
<pin id="568" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_0_load/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_access_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="18" slack="0"/>
<pin id="575" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="577" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_1_load/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_access_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="18" slack="0"/>
<pin id="582" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_2_load/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="grp_access_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="18" slack="0"/>
<pin id="589" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="590" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_3_load/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_access_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="18" slack="0"/>
<pin id="596" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="597" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="598" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_4_load/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_access_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="18" slack="0"/>
<pin id="603" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_5_load/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_access_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="18" slack="0"/>
<pin id="610" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="611" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="612" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_6_load/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_access_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="18" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="618" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_7_load/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_access_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="18" slack="0"/>
<pin id="624" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_8_load/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_access_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="18" slack="0"/>
<pin id="631" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="632" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_9_load/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_access_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="18" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="639" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="640" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_10_load/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_access_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="18" slack="0"/>
<pin id="645" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="646" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="647" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v334_11_load/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln0_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="12" slack="0"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="k_26_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="0"/>
<pin id="657" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_26/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln256_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="12" slack="0"/>
<pin id="660" dir="0" index="1" bw="11" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln256_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="12" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln256/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln256_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln256/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln174_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="12" slack="0"/>
<pin id="688" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln174_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="18" slack="0"/>
<pin id="692" dir="0" index="1" bw="12" slack="0"/>
<pin id="693" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln174_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="18" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_2/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="store_ln256_store_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="12" slack="0"/>
<pin id="714" dir="0" index="1" bw="12" slack="0"/>
<pin id="715" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="k_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="12" slack="0"/>
<pin id="719" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="727" class="1005" name="v334_0_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="18" slack="1"/>
<pin id="729" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_0_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="v334_1_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="18" slack="1"/>
<pin id="734" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_1_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="v334_2_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="18" slack="1"/>
<pin id="739" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_2_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="v334_3_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="18" slack="1"/>
<pin id="744" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_3_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="v334_4_addr_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="18" slack="1"/>
<pin id="749" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_4_addr "/>
</bind>
</comp>

<comp id="752" class="1005" name="v334_5_addr_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="18" slack="1"/>
<pin id="754" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_5_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="v334_6_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="18" slack="1"/>
<pin id="759" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_6_addr "/>
</bind>
</comp>

<comp id="762" class="1005" name="v334_7_addr_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="18" slack="1"/>
<pin id="764" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_7_addr "/>
</bind>
</comp>

<comp id="767" class="1005" name="v334_8_addr_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="18" slack="1"/>
<pin id="769" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_8_addr "/>
</bind>
</comp>

<comp id="772" class="1005" name="v334_9_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="18" slack="1"/>
<pin id="774" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_9_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="v334_10_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="18" slack="1"/>
<pin id="779" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_10_addr "/>
</bind>
</comp>

<comp id="782" class="1005" name="v334_11_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="18" slack="1"/>
<pin id="784" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v334_11_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="A_0_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="12" slack="1"/>
<pin id="789" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="A_1_addr_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="12" slack="1"/>
<pin id="794" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="797" class="1005" name="A_2_addr_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="12" slack="1"/>
<pin id="799" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="802" class="1005" name="A_3_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="12" slack="1"/>
<pin id="804" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="A_4_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="12" slack="1"/>
<pin id="809" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_4_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="A_5_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="12" slack="1"/>
<pin id="814" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_5_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="A_6_addr_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="1"/>
<pin id="819" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_6_addr "/>
</bind>
</comp>

<comp id="822" class="1005" name="A_7_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="12" slack="1"/>
<pin id="824" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_7_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="A_8_addr_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="12" slack="1"/>
<pin id="829" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_8_addr "/>
</bind>
</comp>

<comp id="832" class="1005" name="A_9_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="12" slack="1"/>
<pin id="834" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_9_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="A_10_addr_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="12" slack="1"/>
<pin id="839" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_10_addr "/>
</bind>
</comp>

<comp id="842" class="1005" name="A_11_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="12" slack="1"/>
<pin id="844" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_11_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="98" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="112" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="132" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="132" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="132" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="132" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="132" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="132" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="132" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="132" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="132" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="132" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="132" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="132" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="72" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="134" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="74" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="134" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="76" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="134" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="78" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="134" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="134" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="82" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="134" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="84" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="134" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="86" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="134" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="88" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="134" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="90" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="134" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="92" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="134" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="94" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="134" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="96" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="2" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="124" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="4" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="124" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="6" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="124" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="8" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="124" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="124" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="12" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="124" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="14" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="124" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="16" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="124" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="18" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="124" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="20" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="124" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="22" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="124" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="24" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="124" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="124" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="405" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="411"><net_src comp="398" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="417"><net_src comp="30" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="124" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="419" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="425"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="431"><net_src comp="34" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="124" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="433" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="439"><net_src comp="426" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="445"><net_src comp="38" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="124" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="447" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="453"><net_src comp="440" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="459"><net_src comp="42" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="124" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="466"><net_src comp="461" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="467"><net_src comp="454" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="473"><net_src comp="46" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="124" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="475" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="481"><net_src comp="468" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="124" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="494"><net_src comp="489" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="495"><net_src comp="482" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="501"><net_src comp="54" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="124" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="503" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="509"><net_src comp="496" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="515"><net_src comp="58" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="124" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="522"><net_src comp="517" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="523"><net_src comp="510" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="529"><net_src comp="62" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="124" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="531" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="537"><net_src comp="524" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="124" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="545" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="551"><net_src comp="538" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="557"><net_src comp="70" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="124" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="559" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="565"><net_src comp="552" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="571"><net_src comp="566" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="572"><net_src comp="314" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="578"><net_src comp="573" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="579"><net_src comp="321" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="585"><net_src comp="580" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="586"><net_src comp="328" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="592"><net_src comp="587" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="593"><net_src comp="335" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="599"><net_src comp="594" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="600"><net_src comp="342" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="606"><net_src comp="601" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="607"><net_src comp="349" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="613"><net_src comp="608" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="614"><net_src comp="356" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="620"><net_src comp="615" pin="3"/><net_sink comp="279" pin=2"/></net>

<net id="621"><net_src comp="363" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="627"><net_src comp="622" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="628"><net_src comp="370" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="634"><net_src comp="629" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="635"><net_src comp="377" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="641"><net_src comp="636" pin="3"/><net_sink comp="300" pin=2"/></net>

<net id="642"><net_src comp="384" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="648"><net_src comp="643" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="649"><net_src comp="391" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="654"><net_src comp="114" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="116" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="655" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="122" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="655" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="679"><net_src comp="670" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="680"><net_src comp="670" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="681"><net_src comp="670" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="682"><net_src comp="670" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="683"><net_src comp="670" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="684"><net_src comp="670" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="685"><net_src comp="670" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="689"><net_src comp="655" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="140" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="706"><net_src comp="696" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="707"><net_src comp="696" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="708"><net_src comp="696" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="709"><net_src comp="696" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="710"><net_src comp="696" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="711"><net_src comp="696" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="716"><net_src comp="664" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="136" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="730"><net_src comp="314" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="735"><net_src comp="321" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="740"><net_src comp="328" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="745"><net_src comp="335" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="750"><net_src comp="342" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="755"><net_src comp="349" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="760"><net_src comp="356" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="765"><net_src comp="363" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="770"><net_src comp="370" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="775"><net_src comp="377" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="780"><net_src comp="384" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="785"><net_src comp="391" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="790"><net_src comp="398" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="795"><net_src comp="412" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="800"><net_src comp="426" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="805"><net_src comp="440" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="810"><net_src comp="454" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="815"><net_src comp="468" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="820"><net_src comp="482" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="825"><net_src comp="496" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="830"><net_src comp="510" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="835"><net_src comp="524" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="840"><net_src comp="538" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="845"><net_src comp="552" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="559" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_A_loader_01 | {2 }
	Port: block_A_loader_12 | {2 }
	Port: block_A_loader_23 | {2 }
	Port: block_A_loader_34 | {2 }
	Port: block_A_loader_45 | {2 }
	Port: block_A_loader_56 | {2 }
	Port: block_A_loader_67 | {2 }
	Port: block_A_loader_78 | {2 }
	Port: block_A_loader_89 | {2 }
	Port: block_A_loader_910 | {2 }
	Port: block_A_loader_1011 | {2 }
	Port: block_A_loader_1112 | {2 }
	Port: block_B_loader_013 | {2 }
	Port: block_B_loader_114 | {2 }
	Port: block_B_loader_215 | {2 }
	Port: block_B_loader_316 | {2 }
	Port: block_B_loader_417 | {2 }
	Port: block_B_loader_518 | {2 }
	Port: block_B_loader_619 | {2 }
	Port: block_B_loader_720 | {2 }
	Port: block_B_loader_821 | {2 }
	Port: block_B_loader_922 | {2 }
	Port: block_B_loader_1023 | {2 }
	Port: block_B_loader_1124 | {2 }
 - Input state : 
	Port: init_block_AB_proc56_Pipeline_init_block_AB : sub_ln174_i | {1 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_0 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_1 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_2 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_3 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_4 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_5 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_6 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_7 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_8 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_9 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_10 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : v334_11 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_0 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_1 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_2 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_3 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_4 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_5 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_6 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_7 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_8 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_9 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_10 | {1 2 }
	Port: init_block_AB_proc56_Pipeline_init_block_AB : A_11 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_26 : 1
		icmp_ln256 : 2
		add_ln256 : 2
		br_ln256 : 3
		zext_ln256 : 2
		zext_ln174 : 2
		add_ln174 : 3
		zext_ln174_2 : 4
		v334_0_addr : 5
		v334_1_addr : 5
		v334_2_addr : 5
		v334_3_addr : 5
		v334_4_addr : 5
		v334_5_addr : 5
		v334_6_addr : 5
		v334_7_addr : 5
		v334_8_addr : 5
		v334_9_addr : 5
		v334_10_addr : 5
		v334_11_addr : 5
		A_0_addr : 3
		A_0_load : 4
		A_1_addr : 3
		A_1_load : 4
		A_2_addr : 3
		A_2_load : 4
		A_3_addr : 3
		A_3_load : 4
		A_4_addr : 3
		A_4_load : 4
		A_5_addr : 3
		A_5_load : 4
		A_6_addr : 3
		A_6_load : 4
		A_7_addr : 3
		A_7_load : 4
		A_8_addr : 3
		A_8_load : 4
		A_9_addr : 3
		A_9_load : 4
		A_10_addr : 3
		A_10_load : 4
		A_11_addr : 3
		A_11_load : 4
		v334_0_load : 6
		v334_1_load : 6
		v334_2_load : 6
		v334_3_load : 6
		v334_4_load : 6
		v334_5_load : 6
		v334_6_load : 6
		v334_7_load : 6
		v334_8_load : 6
		v334_9_load : 6
		v334_10_load : 6
		v334_11_load : 6
		store_ln256 : 3
	State 2
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln256_fu_664       |    0    |    12   |
|          |       add_ln174_fu_690       |    0    |    25   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln256_fu_658      |    0    |    12   |
|----------|------------------------------|---------|---------|
|   read   | sub_ln174_i_read_read_fu_140 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   write_ln174_write_fu_146   |    0    |    0    |
|          |   write_ln174_write_fu_153   |    0    |    0    |
|          |   write_ln174_write_fu_160   |    0    |    0    |
|          |   write_ln174_write_fu_167   |    0    |    0    |
|          |   write_ln174_write_fu_174   |    0    |    0    |
|          |   write_ln174_write_fu_181   |    0    |    0    |
|          |   write_ln174_write_fu_188   |    0    |    0    |
|          |   write_ln174_write_fu_195   |    0    |    0    |
|          |   write_ln174_write_fu_202   |    0    |    0    |
|          |   write_ln174_write_fu_209   |    0    |    0    |
|          |   write_ln174_write_fu_216   |    0    |    0    |
|   write  |   write_ln174_write_fu_223   |    0    |    0    |
|          |   write_ln174_write_fu_230   |    0    |    0    |
|          |   write_ln174_write_fu_237   |    0    |    0    |
|          |   write_ln174_write_fu_244   |    0    |    0    |
|          |   write_ln174_write_fu_251   |    0    |    0    |
|          |   write_ln174_write_fu_258   |    0    |    0    |
|          |   write_ln174_write_fu_265   |    0    |    0    |
|          |   write_ln174_write_fu_272   |    0    |    0    |
|          |   write_ln174_write_fu_279   |    0    |    0    |
|          |   write_ln174_write_fu_286   |    0    |    0    |
|          |   write_ln174_write_fu_293   |    0    |    0    |
|          |   write_ln174_write_fu_300   |    0    |    0    |
|          |   write_ln174_write_fu_307   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln256_fu_670      |    0    |    0    |
|   zext   |       zext_ln174_fu_686      |    0    |    0    |
|          |      zext_ln174_2_fu_696     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    49   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_0_addr_reg_787  |   12   |
|  A_10_addr_reg_837 |   12   |
|  A_11_addr_reg_842 |   12   |
|  A_1_addr_reg_792  |   12   |
|  A_2_addr_reg_797  |   12   |
|  A_3_addr_reg_802  |   12   |
|  A_4_addr_reg_807  |   12   |
|  A_5_addr_reg_812  |   12   |
|  A_6_addr_reg_817  |   12   |
|  A_7_addr_reg_822  |   12   |
|  A_8_addr_reg_827  |   12   |
|  A_9_addr_reg_832  |   12   |
|      k_reg_717     |   12   |
| v334_0_addr_reg_727|   18   |
|v334_10_addr_reg_777|   18   |
|v334_11_addr_reg_782|   18   |
| v334_1_addr_reg_732|   18   |
| v334_2_addr_reg_737|   18   |
| v334_3_addr_reg_742|   18   |
| v334_4_addr_reg_747|   18   |
| v334_5_addr_reg_752|   18   |
| v334_6_addr_reg_757|   18   |
| v334_7_addr_reg_762|   18   |
| v334_8_addr_reg_767|   18   |
| v334_9_addr_reg_772|   18   |
+--------------------+--------+
|        Total       |   372  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_405 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_419 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_433 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_447 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_461 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_475 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_489 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_503 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_517 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_531 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_545 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_559 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_566 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_573 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_580 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_587 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_594 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_601 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_608 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_615 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_622 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_629 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_636 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_643 |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   720  ||  38.112 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   38   |    -   |   216  |
|  Register |    -   |   372  |    -   |
+-----------+--------+--------+--------+
|   Total   |   38   |   372  |   265  |
+-----------+--------+--------+--------+
