#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Sep 30 12:56:00 2025
# Process ID         : 3016361
# Current directory  : /home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/design_1_axi_bram_ctrl_0_0_synth_1
# Command line       : vivado -log design_1_axi_bram_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_bram_ctrl_0_0.tcl
# Log file           : /home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/design_1_axi_bram_ctrl_0_0_synth_1/design_1_axi_bram_ctrl_0_0.vds
# Journal file       : /home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/design_1_axi_bram_ctrl_0_0_synth_1/vivado.jou
# Running On         : cenglab16
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 3767.173 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 33378 MB
# Swap memory        : 17179 MB
# Total Virtual      : 50558 MB
# Available Virtual  : 35206 MB
#-----------------------------------------------------------
source design_1_axi_bram_ctrl_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
Command: synth_design -top design_1_axi_bram_ctrl_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 3016753
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2235.180 ; gain = 439.828 ; free physical = 2311 ; free virtual = 27032
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:268]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29472]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24047]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-226] default block is never used [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25423]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11925]
INFO: [Synth 8-226] default block is never used [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12104]
INFO: [Synth 8-226] default block is never used [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12143]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11925]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44218' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:188]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44218]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/opt/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29936]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-226] default block is never used [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16057]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25239]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25517]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15432]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15924]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19829]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21170]
WARNING: [Synth 8-7129] Port curr_axlen[7] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[5] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[4] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_ld[2] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[12] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[11] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[10] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[9] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[8] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[7] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARLOCK in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[3] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARVALID in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_arb_Arready in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWLOCK in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[3] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[31] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[30] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[29] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[28] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[27] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[26] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[25] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[24] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[23] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[22] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[21] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[20] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[19] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[18] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[17] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[16] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[15] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[14] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[13] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[12] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[11] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[10] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[9] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[8] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[7] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[6] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[5] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[4] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[3] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[31] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[30] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[29] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[28] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[27] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[26] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[25] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[24] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[23] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[22] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[21] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[20] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[19] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[18] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[17] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[16] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[15] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[14] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[13] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[12] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[11] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[10] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[9] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[8] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[7] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[6] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[5] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[4] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[3] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWADDR[12] in module sng_port_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWADDR[11] in module sng_port_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWADDR[10] in module sng_port_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWADDR[9] in module sng_port_arb is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2330.148 ; gain = 534.797 ; free physical = 2047 ; free virtual = 26770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2344.992 ; gain = 549.641 ; free physical = 2034 ; free virtual = 26756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2344.992 ; gain = 549.641 ; free physical = 2034 ; free virtual = 26756
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2350.930 ; gain = 0.000 ; free physical = 2007 ; free virtual = 26728
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/design_1_axi_bram_ctrl_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/design_1_axi_bram_ctrl_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.730 ; gain = 0.000 ; free physical = 1940 ; free virtual = 26663
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 1 instance 
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2471.766 ; gain = 0.000 ; free physical = 1940 ; free virtual = 26663
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2471.766 ; gain = 676.414 ; free physical = 1542 ; free virtual = 26262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2479.734 ; gain = 684.383 ; free physical = 1542 ; free virtual = 26262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2479.734 ; gain = 684.383 ; free physical = 1534 ; free virtual = 26254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2479.734 ; gain = 684.383 ; free physical = 1712 ; free virtual = 26433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 111   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 19    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 60    
	   3 Input    1 Bit        Muxes := 15    
	   9 Input    1 Bit        Muxes := 19    
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2479.734 ; gain = 684.383 ; free physical = 1602 ; free virtual = 26323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2503.734 ; gain = 708.383 ; free physical = 1117 ; free virtual = 25838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2546.336 ; gain = 750.984 ; free physical = 1258 ; free virtual = 25979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2554.344 ; gain = 758.992 ; free physical = 1245 ; free virtual = 25966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.156 ; gain = 913.805 ; free physical = 1098 ; free virtual = 25816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.156 ; gain = 913.805 ; free physical = 1098 ; free virtual = 25816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.156 ; gain = 913.805 ; free physical = 1089 ; free virtual = 25807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.156 ; gain = 913.805 ; free physical = 1089 ; free virtual = 25807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.156 ; gain = 913.805 ; free physical = 1089 ; free virtual = 25807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.156 ; gain = 913.805 ; free physical = 1089 ; free virtual = 25807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     2|
|2     |LUT1    |     3|
|3     |LUT2    |    27|
|4     |LUT3    |    77|
|5     |LUT4    |    34|
|6     |LUT5    |    54|
|7     |LUT6    |   148|
|8     |MUXCY_L |     3|
|9     |SRL16E  |     1|
|10    |XORCY   |     4|
|11    |FDR     |     1|
|12    |FDRE    |   217|
|13    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.156 ; gain = 913.805 ; free physical = 1089 ; free virtual = 25807
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 276 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.156 ; gain = 787.031 ; free physical = 1081 ; free virtual = 25799
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.164 ; gain = 913.805 ; free physical = 1081 ; free virtual = 25799
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2709.164 ; gain = 0.000 ; free physical = 1198 ; free virtual = 25916
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.184 ; gain = 0.000 ; free physical = 1387 ; free virtual = 26105
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 
  FDR => FDRE: 1 instance 

Synth Design complete | Checksum: 6e4c2a27
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2765.219 ; gain = 1131.953 ; free physical = 1385 ; free virtual = 26103
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1674.925; main = 1674.925; forked = 190.798
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3443.660; main = 2765.188; forked = 963.922
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.195 ; gain = 0.000 ; free physical = 1382 ; free virtual = 26101
INFO: [Common 17-1381] The checkpoint '/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/design_1_axi_bram_ctrl_0_0_synth_1/design_1_axi_bram_ctrl_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_bram_ctrl_0_0, cache-ID = 514bfb70f5e6da4a
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.195 ; gain = 0.000 ; free physical = 1354 ; free virtual = 26079
INFO: [Common 17-1381] The checkpoint '/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/design_1_axi_bram_ctrl_0_0_synth_1/design_1_axi_bram_ctrl_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_axi_bram_ctrl_0_0_utilization_synth.rpt -pb design_1_axi_bram_ctrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 30 12:56:29 2025...
