{
  "design": {
    "design_info": {
      "boundary_crc": "0x7036A75879FCA77E",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../main_design_2.gen/sources_1/bd/cb_block_design_2",
      "name": "cb_block_design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "proc_sys_reset_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {},
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {},
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_pc": ""
        },
        "m07_couplers": {
          "auto_pc": ""
        },
        "m08_couplers": {},
        "m09_couplers": {
          "auto_pc": ""
        },
        "m10_couplers": {
          "auto_pc": ""
        }
      },
      "axi_to_ipif_mux_1": "",
      "axi_to_ipif_mux_2": "",
      "axi_to_ipif_mux_3": "",
      "axi_to_ipif_mux_4": "",
      "axi_to_ipif_mux_5": "",
      "axi_to_ipif_mux_6": "",
      "clk_wiz_0": "",
      "AXI_Full_IPIF_0": "",
      "AXI_Full_IPIF_1": "",
      "AXI_Full_IPIF_2": "",
      "AD9228_read_0": "",
      "AD9228_read_1": "",
      "axi_quad_spi_0": "",
      "axi_quad_spi_1": "",
      "pll_external_0": "",
      "SPI_driver_wrapper_0": "",
      "LTC2600_write_wrapper_0": "",
      "LTC2600_write_wrapper_1": ""
    },
    "interface_ports": {
      "SPI_0_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "SPI_0_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      }
    },
    "ports": {
      "dco_p_0": {
        "direction": "I"
      },
      "fco_n_0": {
        "direction": "I"
      },
      "fco_p_0": {
        "direction": "I"
      },
      "din_n_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "din_p_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "dco_n_0": {
        "direction": "I"
      },
      "clk_p_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cb_block_design_2_AD9228_read_0_0_clk_p",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_n_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cb_block_design_2_AD9228_read_0_0_clk_n",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dco_p_1": {
        "direction": "I"
      },
      "fco_n_1": {
        "direction": "I"
      },
      "fco_p_1": {
        "direction": "I"
      },
      "din_n_1": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "dco_n_1": {
        "direction": "I"
      },
      "din_p_1": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "input_from_adc_0": {
        "direction": "I"
      },
      "serial_in_0": {
        "direction": "I"
      },
      "spi_clk_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cb_block_design_2_SPI_driver_wrapper_0_0_spi_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "serial_out_0": {
        "direction": "O"
      },
      "adc_sck_0": {
        "direction": "O"
      },
      "dac_write_0": {
        "direction": "O"
      },
      "dac_sclk_0": {
        "direction": "O"
      },
      "dac_syncn_0": {
        "direction": "O"
      },
      "adc_cnv_0": {
        "direction": "O"
      },
      "csb_0": {
        "direction": "O"
      },
      "sdi_0": {
        "direction": "O"
      },
      "sck_0": {
        "direction": "O"
      },
      "clrb_0": {
        "direction": "O"
      },
      "sdi_1": {
        "direction": "O"
      },
      "clrb_1": {
        "direction": "O"
      },
      "csb_1": {
        "direction": "O"
      },
      "sck_1": {
        "direction": "O"
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "cb_block_design_2_zynq_ultra_ps_e_0_0",
        "xci_path": "ip\\cb_block_design_2_zynq_ultra_ps_e_0_0\\cb_block_design_2_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "cb_block_design_2_proc_sys_reset_0_0",
        "xci_path": "ip\\cb_block_design_2_proc_sys_reset_0_0\\cb_block_design_2_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\cb_block_design_2_axi_interconnect_0_0\\cb_block_design_2_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "cb_block_design_2_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "11"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "cb_block_design_2_xbar_0",
            "xci_path": "ip\\cb_block_design_2_xbar_0\\cb_block_design_2_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "11"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cb_block_design_2_auto_pc_0",
                "xci_path": "ip\\cb_block_design_2_auto_pc_0\\cb_block_design_2_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cb_block_design_2_auto_pc_1",
                "xci_path": "ip\\cb_block_design_2_auto_pc_1\\cb_block_design_2_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cb_block_design_2_auto_pc_2",
                "xci_path": "ip\\cb_block_design_2_auto_pc_2\\cb_block_design_2_auto_pc_2.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cb_block_design_2_auto_pc_3",
                "xci_path": "ip\\cb_block_design_2_auto_pc_3\\cb_block_design_2_auto_pc_3.xci",
                "inst_hier_path": "axi_interconnect_0/m05_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cb_block_design_2_auto_pc_4",
                "xci_path": "ip\\cb_block_design_2_auto_pc_4\\cb_block_design_2_auto_pc_4.xci",
                "inst_hier_path": "axi_interconnect_0/m06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cb_block_design_2_auto_pc_5",
                "xci_path": "ip\\cb_block_design_2_auto_pc_5\\cb_block_design_2_auto_pc_5.xci",
                "inst_hier_path": "axi_interconnect_0/m07_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cb_block_design_2_auto_pc_6",
                "xci_path": "ip\\cb_block_design_2_auto_pc_6\\cb_block_design_2_auto_pc_6.xci",
                "inst_hier_path": "axi_interconnect_0/m09_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cb_block_design_2_auto_pc_7",
                "xci_path": "ip\\cb_block_design_2_auto_pc_7\\cb_block_design_2_auto_pc_7.xci",
                "inst_hier_path": "axi_interconnect_0/m10_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m10_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_to_ipif_mux_1": {
        "vlnv": "user.org:user:axi_to_ipif_mux:1.0",
        "xci_name": "cb_block_design_2_axi_to_ipif_mux_1_0",
        "xci_path": "ip\\cb_block_design_2_axi_to_ipif_mux_1_0\\cb_block_design_2_axi_to_ipif_mux_1_0.xci",
        "inst_hier_path": "axi_to_ipif_mux_1",
        "parameters": {
          "N_CHIP": {
            "value": "1"
          }
        }
      },
      "axi_to_ipif_mux_2": {
        "vlnv": "user.org:user:axi_to_ipif_mux:1.0",
        "xci_name": "cb_block_design_2_axi_to_ipif_mux_2_0",
        "xci_path": "ip\\cb_block_design_2_axi_to_ipif_mux_2_0\\cb_block_design_2_axi_to_ipif_mux_2_0.xci",
        "inst_hier_path": "axi_to_ipif_mux_2",
        "parameters": {
          "N_CHIP": {
            "value": "1"
          }
        }
      },
      "axi_to_ipif_mux_3": {
        "vlnv": "user.org:user:axi_to_ipif_mux:1.0",
        "xci_name": "cb_block_design_2_axi_to_ipif_mux_3_0",
        "xci_path": "ip\\cb_block_design_2_axi_to_ipif_mux_3_0\\cb_block_design_2_axi_to_ipif_mux_3_0.xci",
        "inst_hier_path": "axi_to_ipif_mux_3",
        "parameters": {
          "N_CHIP": {
            "value": "1"
          }
        }
      },
      "axi_to_ipif_mux_4": {
        "vlnv": "user.org:user:axi_to_ipif_mux:1.0",
        "xci_name": "cb_block_design_2_axi_to_ipif_mux_4_0",
        "xci_path": "ip\\cb_block_design_2_axi_to_ipif_mux_4_0\\cb_block_design_2_axi_to_ipif_mux_4_0.xci",
        "inst_hier_path": "axi_to_ipif_mux_4",
        "parameters": {
          "N_CHIP": {
            "value": "1"
          }
        }
      },
      "axi_to_ipif_mux_5": {
        "vlnv": "user.org:user:axi_to_ipif_mux:1.0",
        "xci_name": "cb_block_design_2_axi_to_ipif_mux_5_0",
        "xci_path": "ip\\cb_block_design_2_axi_to_ipif_mux_5_0\\cb_block_design_2_axi_to_ipif_mux_5_0.xci",
        "inst_hier_path": "axi_to_ipif_mux_5",
        "parameters": {
          "N_CHIP": {
            "value": "1"
          }
        }
      },
      "axi_to_ipif_mux_6": {
        "vlnv": "user.org:user:axi_to_ipif_mux:1.0",
        "xci_name": "cb_block_design_2_axi_to_ipif_mux_6_0",
        "xci_path": "ip\\cb_block_design_2_axi_to_ipif_mux_6_0\\cb_block_design_2_axi_to_ipif_mux_6_0.xci",
        "inst_hier_path": "axi_to_ipif_mux_6",
        "parameters": {
          "N_CHIP": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "cb_block_design_2_clk_wiz_0_0",
        "xci_path": "ip\\cb_block_design_2_clk_wiz_0_0\\cb_block_design_2_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "120.381"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "78.394"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "20"
          },
          "CLKOUT2_JITTER": {
            "value": "106.390"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "78.394"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "40"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "102.261"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "78.394"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "97.891"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "78.394"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "65"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_20M"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_40M"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_50M"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_65M"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "16.500"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "80.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "40"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "32"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "25"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "AXI_Full_IPIF_0": {
        "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
        "xci_name": "cb_block_design_2_AXI_Full_IPIF_0_0",
        "xci_path": "ip\\cb_block_design_2_AXI_Full_IPIF_0_0\\cb_block_design_2_AXI_Full_IPIF_0_0.xci",
        "inst_hier_path": "AXI_Full_IPIF_0"
      },
      "AXI_Full_IPIF_1": {
        "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
        "xci_name": "cb_block_design_2_AXI_Full_IPIF_1_0",
        "xci_path": "ip\\cb_block_design_2_AXI_Full_IPIF_1_0\\cb_block_design_2_AXI_Full_IPIF_1_0.xci",
        "inst_hier_path": "AXI_Full_IPIF_1"
      },
      "AXI_Full_IPIF_2": {
        "vlnv": "user.org:user:AXI_Full_IPIF:1.0",
        "xci_name": "cb_block_design_2_AXI_Full_IPIF_2_0",
        "xci_path": "ip\\cb_block_design_2_AXI_Full_IPIF_2_0\\cb_block_design_2_AXI_Full_IPIF_2_0.xci",
        "inst_hier_path": "AXI_Full_IPIF_2"
      },
      "AD9228_read_0": {
        "vlnv": "xilinx.com:user:AD9228_read:1.0",
        "xci_name": "cb_block_design_2_AD9228_read_0_0",
        "xci_path": "ip\\cb_block_design_2_AD9228_read_0_0\\cb_block_design_2_AD9228_read_0_0.xci",
        "inst_hier_path": "AD9228_read_0"
      },
      "AD9228_read_1": {
        "vlnv": "xilinx.com:user:AD9228_read:1.0",
        "xci_name": "cb_block_design_2_AD9228_read_1_0",
        "xci_path": "ip\\cb_block_design_2_AD9228_read_1_0\\cb_block_design_2_AD9228_read_1_0.xci",
        "inst_hier_path": "AD9228_read_1"
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "cb_block_design_2_axi_quad_spi_0_0",
        "xci_path": "ip\\cb_block_design_2_axi_quad_spi_0_0\\cb_block_design_2_axi_quad_spi_0_0.xci",
        "inst_hier_path": "axi_quad_spi_0",
        "parameters": {
          "C_SCK_RATIO": {
            "value": "2"
          }
        }
      },
      "axi_quad_spi_1": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "cb_block_design_2_axi_quad_spi_1_0",
        "xci_path": "ip\\cb_block_design_2_axi_quad_spi_1_0\\cb_block_design_2_axi_quad_spi_1_0.xci",
        "inst_hier_path": "axi_quad_spi_1",
        "parameters": {
          "C_SCK_RATIO": {
            "value": "2"
          }
        }
      },
      "pll_external_0": {
        "vlnv": "xilinx.com:user:pll_external:1.0",
        "xci_name": "cb_block_design_2_pll_external_0_0",
        "xci_path": "ip\\cb_block_design_2_pll_external_0_0\\cb_block_design_2_pll_external_0_0.xci",
        "inst_hier_path": "pll_external_0"
      },
      "SPI_driver_wrapper_0": {
        "vlnv": "xilinx.com:user:SPI_driver_wrapper:1.0",
        "xci_name": "cb_block_design_2_SPI_driver_wrapper_0_0",
        "xci_path": "ip\\cb_block_design_2_SPI_driver_wrapper_0_0\\cb_block_design_2_SPI_driver_wrapper_0_0.xci",
        "inst_hier_path": "SPI_driver_wrapper_0"
      },
      "LTC2600_write_wrapper_0": {
        "vlnv": "xilinx.com:user:LTC2600_write_wrapper:1.0",
        "xci_name": "cb_block_design_2_LTC2600_write_wrapper_0_0",
        "xci_path": "ip\\cb_block_design_2_LTC2600_write_wrapper_0_0\\cb_block_design_2_LTC2600_write_wrapper_0_0.xci",
        "inst_hier_path": "LTC2600_write_wrapper_0"
      },
      "LTC2600_write_wrapper_1": {
        "vlnv": "xilinx.com:user:LTC2600_write_wrapper:1.0",
        "xci_name": "cb_block_design_2_LTC2600_write_wrapper_1_0",
        "xci_path": "ip\\cb_block_design_2_LTC2600_write_wrapper_1_0\\cb_block_design_2_LTC2600_write_wrapper_1_0.xci",
        "inst_hier_path": "LTC2600_write_wrapper_1"
      }
    },
    "interface_nets": {
      "AXI_Full_IPIF_0_IP": {
        "interface_ports": [
          "AXI_Full_IPIF_0/IP",
          "AD9228_read_0/FIFO"
        ]
      },
      "AXI_Full_IPIF_1_IP": {
        "interface_ports": [
          "AXI_Full_IPIF_1/IP",
          "AD9228_read_1/FIFO"
        ]
      },
      "AXI_Full_IPIF_2_IP": {
        "interface_ports": [
          "AXI_Full_IPIF_2/IP",
          "SPI_driver_wrapper_0/FIFO_interface"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_to_ipif_mux_1/S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "AXI_Full_IPIF_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "axi_to_ipif_mux_2/S_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "AXI_Full_IPIF_1/S00_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "axi_quad_spi_0/AXI_LITE"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "axi_quad_spi_1/AXI_LITE"
        ]
      },
      "axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M06_AXI",
          "axi_to_ipif_mux_3/S_AXI"
        ]
      },
      "axi_interconnect_0_M07_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M07_AXI",
          "axi_to_ipif_mux_4/S_AXI"
        ]
      },
      "axi_interconnect_0_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M08_AXI",
          "AXI_Full_IPIF_2/S00_AXI"
        ]
      },
      "axi_interconnect_0_M09_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M09_AXI",
          "axi_to_ipif_mux_5/S_AXI"
        ]
      },
      "axi_interconnect_0_M10_AXI": {
        "interface_ports": [
          "axi_to_ipif_mux_6/S_AXI",
          "axi_interconnect_0/M10_AXI"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "SPI_0_0",
          "axi_quad_spi_0/SPI_0"
        ]
      },
      "axi_quad_spi_1_SPI_0": {
        "interface_ports": [
          "SPI_0_1",
          "axi_quad_spi_1/SPI_0"
        ]
      },
      "axi_to_ipif_mux_1_IPIF_C00": {
        "interface_ports": [
          "axi_to_ipif_mux_1/IPIF_C00",
          "AD9228_read_0/IPIF"
        ]
      },
      "axi_to_ipif_mux_2_IPIF_C00": {
        "interface_ports": [
          "axi_to_ipif_mux_2/IPIF_C00",
          "AD9228_read_1/IPIF"
        ]
      },
      "axi_to_ipif_mux_3_IPIF_C00": {
        "interface_ports": [
          "axi_to_ipif_mux_3/IPIF_C00",
          "pll_external_0/IPIF"
        ]
      },
      "axi_to_ipif_mux_4_IPIF_C00": {
        "interface_ports": [
          "axi_to_ipif_mux_4/IPIF_C00",
          "SPI_driver_wrapper_0/IPIF"
        ]
      },
      "axi_to_ipif_mux_5_IPIF_C00": {
        "interface_ports": [
          "axi_to_ipif_mux_5/IPIF_C00",
          "LTC2600_write_wrapper_0/IPIF"
        ]
      },
      "axi_to_ipif_mux_6_IPIF_C00": {
        "interface_ports": [
          "axi_to_ipif_mux_6/IPIF_C00",
          "LTC2600_write_wrapper_1/IPIF"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD",
          "axi_interconnect_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "ACLK_1": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M05_ACLK",
          "axi_interconnect_0/M06_ACLK",
          "axi_interconnect_0/M07_ACLK",
          "axi_interconnect_0/M08_ACLK",
          "axi_interconnect_0/M09_ACLK",
          "axi_interconnect_0/M10_ACLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "clk_wiz_0/clk_in1",
          "axi_to_ipif_mux_1/S_AXI_ACLK",
          "AXI_Full_IPIF_0/s00_axi_aclk",
          "axi_to_ipif_mux_2/S_AXI_ACLK",
          "AXI_Full_IPIF_1/s00_axi_aclk",
          "axi_to_ipif_mux_3/S_AXI_ACLK",
          "axi_to_ipif_mux_4/S_AXI_ACLK",
          "AXI_Full_IPIF_2/s00_axi_aclk",
          "axi_to_ipif_mux_5/S_AXI_ACLK",
          "axi_to_ipif_mux_6/S_AXI_ACLK",
          "AD9228_read_0/fifo_rd_clk",
          "AD9228_read_0/IPIF_clk",
          "AD9228_read_1/fifo_rd_clk",
          "AD9228_read_1/IPIF_clk",
          "axi_quad_spi_1/s_axi_aclk",
          "axi_quad_spi_0/s_axi_aclk",
          "pll_external_0/IPIF_clk",
          "SPI_driver_wrapper_0/IPIF_clk",
          "LTC2600_write_wrapper_0/IPIF_clk",
          "LTC2600_write_wrapper_1/IPIF_clk"
        ]
      },
      "AD9228_read_0_clk_n": {
        "ports": [
          "AD9228_read_0/clk_n",
          "clk_n_0"
        ]
      },
      "AD9228_read_0_clk_p": {
        "ports": [
          "AD9228_read_0/clk_p",
          "clk_p_0"
        ]
      },
      "LTC2600_write_wrapper_0_clrb": {
        "ports": [
          "LTC2600_write_wrapper_0/clrb",
          "clrb_0"
        ]
      },
      "LTC2600_write_wrapper_0_csb": {
        "ports": [
          "LTC2600_write_wrapper_0/csb",
          "csb_0"
        ]
      },
      "LTC2600_write_wrapper_0_sck": {
        "ports": [
          "LTC2600_write_wrapper_0/sck",
          "sck_0"
        ]
      },
      "LTC2600_write_wrapper_0_sdi": {
        "ports": [
          "LTC2600_write_wrapper_0/sdi",
          "sdi_0"
        ]
      },
      "LTC2600_write_wrapper_1_clrb": {
        "ports": [
          "LTC2600_write_wrapper_1/clrb",
          "clrb_1"
        ]
      },
      "LTC2600_write_wrapper_1_csb": {
        "ports": [
          "LTC2600_write_wrapper_1/csb",
          "csb_1"
        ]
      },
      "LTC2600_write_wrapper_1_sck": {
        "ports": [
          "LTC2600_write_wrapper_1/sck",
          "sck_1"
        ]
      },
      "LTC2600_write_wrapper_1_sdi": {
        "ports": [
          "LTC2600_write_wrapper_1/sdi",
          "sdi_1"
        ]
      },
      "Net": {
        "ports": [
          "clk_wiz_0/clk_50M",
          "axi_quad_spi_1/ext_spi_clk",
          "axi_quad_spi_0/ext_spi_clk",
          "LTC2600_write_wrapper_0/clk",
          "LTC2600_write_wrapper_1/clk"
        ]
      },
      "SPI_driver_wrapper_0_serial_out": {
        "ports": [
          "SPI_driver_wrapper_0/serial_out",
          "serial_out_0"
        ]
      },
      "SPI_driver_wrapper_0_spi_clk": {
        "ports": [
          "SPI_driver_wrapper_0/spi_clk",
          "spi_clk_0"
        ]
      },
      "clk_wiz_0_clk_20M": {
        "ports": [
          "clk_wiz_0/clk_20M",
          "pll_external_0/clk"
        ]
      },
      "clk_wiz_0_clk_40M": {
        "ports": [
          "clk_wiz_0/clk_40M",
          "SPI_driver_wrapper_0/clk"
        ]
      },
      "clk_wiz_0_clk_65M": {
        "ports": [
          "clk_wiz_0/clk_65M",
          "AD9228_read_0/clk",
          "AD9228_read_1/clk"
        ]
      },
      "dco_n_0_1": {
        "ports": [
          "dco_n_0",
          "AD9228_read_0/dco_n"
        ]
      },
      "dco_n_1_1": {
        "ports": [
          "dco_n_1",
          "AD9228_read_1/dco_n"
        ]
      },
      "dco_p_0_1": {
        "ports": [
          "dco_p_0",
          "AD9228_read_0/dco_p"
        ]
      },
      "dco_p_1_1": {
        "ports": [
          "dco_p_1",
          "AD9228_read_1/dco_p"
        ]
      },
      "din_n_0_1": {
        "ports": [
          "din_n_0",
          "AD9228_read_0/din_n"
        ]
      },
      "din_n_1_1": {
        "ports": [
          "din_n_1",
          "AD9228_read_1/din_n"
        ]
      },
      "din_p_0_1": {
        "ports": [
          "din_p_0",
          "AD9228_read_0/din_p"
        ]
      },
      "din_p_1_1": {
        "ports": [
          "din_p_1",
          "AD9228_read_1/din_p"
        ]
      },
      "fco_n_0_1": {
        "ports": [
          "fco_n_0",
          "AD9228_read_0/fco_n"
        ]
      },
      "fco_n_1_1": {
        "ports": [
          "fco_n_1",
          "AD9228_read_1/fco_n"
        ]
      },
      "fco_p_0_1": {
        "ports": [
          "fco_p_0",
          "AD9228_read_0/fco_p"
        ]
      },
      "fco_p_1_1": {
        "ports": [
          "fco_p_1",
          "AD9228_read_1/fco_p"
        ]
      },
      "input_from_adc_0_1": {
        "ports": [
          "input_from_adc_0",
          "pll_external_0/input_from_adc"
        ]
      },
      "pll_external_0_adc_cnv": {
        "ports": [
          "pll_external_0/adc_cnv",
          "adc_cnv_0"
        ]
      },
      "pll_external_0_adc_sck": {
        "ports": [
          "pll_external_0/adc_sck",
          "adc_sck_0"
        ]
      },
      "pll_external_0_dac_sclk": {
        "ports": [
          "pll_external_0/dac_sclk",
          "dac_sclk_0"
        ]
      },
      "pll_external_0_dac_syncn": {
        "ports": [
          "pll_external_0/dac_syncn",
          "dac_syncn_0"
        ]
      },
      "pll_external_0_dac_write": {
        "ports": [
          "pll_external_0/dac_write",
          "dac_write_0"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/M06_ARESETN",
          "axi_interconnect_0/M07_ARESETN",
          "axi_interconnect_0/M08_ARESETN",
          "axi_interconnect_0/M09_ARESETN",
          "axi_interconnect_0/M10_ARESETN",
          "axi_to_ipif_mux_1/S_AXI_ARESETN",
          "AXI_Full_IPIF_0/s00_axi_aresetn",
          "axi_to_ipif_mux_2/S_AXI_ARESETN",
          "AXI_Full_IPIF_1/s00_axi_aresetn",
          "axi_to_ipif_mux_3/S_AXI_ARESETN",
          "axi_to_ipif_mux_4/S_AXI_ARESETN",
          "AXI_Full_IPIF_2/s00_axi_aresetn",
          "axi_to_ipif_mux_5/S_AXI_ARESETN",
          "axi_to_ipif_mux_6/S_AXI_ARESETN",
          "AD9228_read_0/rstn",
          "AD9228_read_1/rstn",
          "axi_quad_spi_0/s_axi_aresetn",
          "axi_quad_spi_1/s_axi_aresetn",
          "pll_external_0/dac_resetn",
          "pll_external_0/adc_resetn",
          "SPI_driver_wrapper_0/rstn",
          "LTC2600_write_wrapper_0/rstn",
          "LTC2600_write_wrapper_1/rstn",
          "clk_wiz_0/resetn"
        ]
      },
      "serial_in_0_1": {
        "ports": [
          "serial_in_0",
          "SPI_driver_wrapper_0/serial_in"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "proc_sys_reset_0/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_AXI_Full_IPIF_0_S00_AXI_mem": {
                "address_block": "/AXI_Full_IPIF_0/S00_AXI/S00_AXI_mem",
                "offset": "0x0080000000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXI_Full_IPIF_1_S00_AXI_mem": {
                "address_block": "/AXI_Full_IPIF_1/S00_AXI/S00_AXI_mem",
                "offset": "0x0080010000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXI_Full_IPIF_2_S00_AXI_mem": {
                "address_block": "/AXI_Full_IPIF_2/S00_AXI/S00_AXI_mem",
                "offset": "0x0080020000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x0080030000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x0080040000",
                "range": "64K"
              },
              "SEG_axi_to_ipif_mux_1_reg0": {
                "address_block": "/axi_to_ipif_mux_1/S_AXI/reg0",
                "offset": "0x0080050000",
                "range": "64K"
              },
              "SEG_axi_to_ipif_mux_2_reg0": {
                "address_block": "/axi_to_ipif_mux_2/S_AXI/reg0",
                "offset": "0x0080060000",
                "range": "64K"
              },
              "SEG_axi_to_ipif_mux_3_reg0": {
                "address_block": "/axi_to_ipif_mux_3/S_AXI/reg0",
                "offset": "0x0080070000",
                "range": "64K"
              },
              "SEG_axi_to_ipif_mux_4_reg0": {
                "address_block": "/axi_to_ipif_mux_4/S_AXI/reg0",
                "offset": "0x0080080000",
                "range": "64K"
              },
              "SEG_axi_to_ipif_mux_5_reg0": {
                "address_block": "/axi_to_ipif_mux_5/S_AXI/reg0",
                "offset": "0x0080090000",
                "range": "64K"
              },
              "SEG_axi_to_ipif_mux_6_reg0": {
                "address_block": "/axi_to_ipif_mux_6/S_AXI/reg0",
                "offset": "0x00800A0000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}