Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 5c4693f9fbcd42299860fd3db8c48e53 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_AES256_enc_behav xil_defaultlib.tb_AES256_enc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'reg_full' might have multiple concurrent drivers [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:111]
WARNING: [VRFC 10-3597] non-void function 'finite_multiplication' called as a task without void casting [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:202]
WARNING: [VRFC 10-3597] non-void function 'Mod' called as a task without void casting [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:204]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/../design/enc/AES256_enc.sv" Line 36. Module AES256_enc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv" Line 5. Module mod_demuxInit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_fifo1.sv" Line 4. Module mod_fifo1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv" Line 7. Module mod_enc_rom256 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv" Line 7. Module mod_reg4_1to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv" Line 8. Module mod_enc_shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16_HZ.sv" Line 7. Module mod_reg16_4to16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv" Line 3. Module mod_enc_mixColumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv" Line 8. Module mod_reg16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv" Line 4. Module mod_mux_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv" Line 11. Module mod_enc_addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv" Line 7. Module mod_romKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1_HZ.sv" Line 8. Module mod_reg16_16to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/../design/enc/AES256_enc.sv" Line 36. Module AES256_enc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv" Line 5. Module mod_demuxInit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_fifo1.sv" Line 4. Module mod_fifo1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv" Line 7. Module mod_enc_rom256 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv" Line 7. Module mod_reg4_1to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv" Line 8. Module mod_enc_shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16_HZ.sv" Line 7. Module mod_reg16_4to16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv" Line 3. Module mod_enc_mixColumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv" Line 8. Module mod_reg16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv" Line 4. Module mod_mux_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv" Line 11. Module mod_enc_addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv" Line 7. Module mod_romKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1_HZ.sv" Line 8. Module mod_reg16_16to1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_demuxInit
Compiling module xil_defaultlib.mod_fifo1
Compiling module xil_defaultlib.mod_enc_rom256
Compiling module xil_defaultlib.mod_reg4_1to4
Compiling module xil_defaultlib.mod_enc_shifter
Compiling module xil_defaultlib.mod_reg16_4to16
Compiling module xil_defaultlib.mod_enc_mixColumns
Compiling module xil_defaultlib.mod_reg16
Compiling module xil_defaultlib.mod_mux_2to1
Compiling module xil_defaultlib.mod_enc_addRoundKey
Compiling module xil_defaultlib.mod_romKey
Compiling module xil_defaultlib.mod_reg16_16to1
Compiling module xil_defaultlib.AES256_enc
Compiling module xil_defaultlib.tb_AES256_enc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AES256_enc_behav
