# DSPLLB Settings Differences Between All Plans
#
# Base Project: Si5347-RevD-Project.slabtimeproj
# Part: Si5347
# Design ID: <none>
# Inputs Vary Between Plans: No
# Created By: CBProFOTF1 v2.26.7 [2018-08-30]
# Timestamp: 2018-08-30 12:05:27 GMT-05:00
Setting,Base,Plan1,Plan2,Plan3,Plan4,Plan5,Plan6
LOL_SLW_DETWIN_SEL_PLLB,0x6,0x5,0x6,0x6,0x6,0x6,0x6
LOL_SLW_VALWIN_SEL_PLLB,0x2,0x1,0x2,0x2,0x2,0x2,0x2
LOL_CLR_DELAY_DIV256_PLLB,0x627D,0x30A21,0x64F0,0x6144,0x60A7,0x6058,0x6031
FASTLOCK_EXTEND_PLLB,0x600A,0x30055,0x600A,0x600A,0x600A,0x600A,0x600A
FASTLOCK_EXTEND_SCL_PLLB,0xC,0xB,0xD,0xB,0xA,0x9,0x8
LOL_SLW_VALWIN_SELX_PLLB,0x1,0x0,0x1,0x1,0x1,0x1,0x1
FASTLOCK_DLY_ONLOL_PLLB,0x1FA,0xEF5,0x1FA,0x1FA,0x1FA,0x1FA,0x1FA
FASTLOCK_DLY_ONSW_PLLB,0x4CC,0x2666,0x4CC,0x4CC,0x4CC,0x4CC,0x4CC
BW0_PLLB,0xF,0xE,0xF,0xF,0xF,0x10,0x10
BW1_PLLB,0x1D,0x1A,0x1C,0x1E,0x1F,0x21,0x22
BW2_PLLB,0xD,0xF,0xE,0xC,0xB,0xA,0x9
BW3_PLLB,0xC,0xE,0xD,0xB,0xA,0x9,0x8
BW4_PLLB,0x3,0x1,0x1,0x7,0xF,0xF,0x1F
FASTLOCK_BW0_PLLB,0x13,0x11,0x14,0x12,0x11,0x11,0x10
FASTLOCK_BW1_PLLB,0x27,0x22,0x28,0x26,0x25,0x25,0x24
FASTLOCK_BW2_PLLB,0x9,0xC,0x9,0x9,0x9,0x9,0x9
FASTLOCK_BW3_PLLB,0x8,0xB,0x8,0x8,0x8,0x8,0x8
FASTLOCK_BW4_PLLB,0x3,0x1,0x1,0x7,0xF,0xF,0x1F
HSW_COARSE_PM_LEN_PLLB,0x12,0x14,0x13,0x11,0x10,0xF,0xE
HOLDEXIT_BW0_PLLB,0xF,0xE,0xF,0xF,0xF,0x10,0x10
HOLDEXIT_BW1_PLLB,0x1F,0x1C,0x1E,0x20,0x21,0x23,0x24
HOLDEXIT_BW2_PLLB,0xD,0xF,0xE,0xC,0xB,0xA,0x9
HOLDEXIT_BW3_PLLB,0xC,0xE,0xD,0xB,0xA,0x9,0x8
HOLDEXIT_BW4_PLLB,0x3,0x1,0x1,0x7,0xF,0xF,0x1F
