
---------- Begin Simulation Statistics ----------
simSeconds                                   0.013212                       # Number of seconds simulated (Second)
simTicks                                  13212156104                       # Number of ticks simulated (Tick)
finalTick                                 13212156104                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    115.52                       # Real time elapsed on the host (Second)
hostTickRate                                114375569                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2254812                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       57037363                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   432841                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     493763                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         60885512                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                          50000000                       # Number of instructions committed (Count)
system.cpu.numOps                            57037363                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                     976699                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.217710                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.821213                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       36623338     64.21%     64.21% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult        251431      0.44%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     64.65% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      12441559     21.81%     86.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite      7721035     13.54%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total        57037363                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                10515074                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           7948041                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            279653                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3230375                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2959831                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.916250                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1177228                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                407                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          134477                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             133771                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          373                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       19877694                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          19877694                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      19877694                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         19877694                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        19250                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           19250                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        19250                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          19250                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1153016273                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1153016273                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1153016273                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1153016273                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19896944                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19896944                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19896944                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19896944                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000967                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000967                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000967                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000967                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 59896.949247                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 59896.949247                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 59896.949247                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 59896.949247                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        10758                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             10758                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         7047                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          7047                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         7047                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         7047                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        12203                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        12203                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        12203                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        12203                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    617728686                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    617728686                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    617728686                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    617728686                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000613                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000613                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000613                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000613                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 50621.051053                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 50621.051053                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 50621.051053                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 50621.051053                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  11691                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data          398                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          398                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data          398                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          398                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     12326594                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        12326594                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         5150                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          5150                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     99127247                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     99127247                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     12331744                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     12331744                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000418                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000418                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 19248.009126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 19248.009126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           47                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           47                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5103                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5103                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     93605430                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     93605430                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000414                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000414                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 18343.215755                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 18343.215755                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          398                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          398                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          398                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          398                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      7551100                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        7551100                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        14100                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        14100                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1053889026                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1053889026                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7565200                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7565200                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001864                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001864                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 74743.902553                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 74743.902553                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         7000                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         7000                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         7100                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         7100                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    524123256                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    524123256                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000939                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000939                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 73820.176901                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 73820.176901                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           509.029762                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             19890693                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              12203                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1629.983856                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              162500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.029762                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          194                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          296                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           79603163                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          79603163                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            29613069                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           11319564                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           3397868                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst       14434358                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          14434358                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      14434358                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         14434358                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2105                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2105                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2105                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2105                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    105747789                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    105747789                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    105747789                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    105747789                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     14436463                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      14436463                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     14436463                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     14436463                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000146                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000146                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000146                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000146                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 50236.479335                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 50236.479335                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 50236.479335                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 50236.479335                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         2105                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2105                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2105                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2105                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    104600816                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    104600816                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    104600816                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    104600816                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000146                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000146                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000146                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000146                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 49691.599050                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 49691.599050                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 49691.599050                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 49691.599050                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1594                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     14434358                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        14434358                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2105                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2105                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    105747789                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    105747789                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     14436463                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     14436463                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000146                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000146                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 50236.479335                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 50236.479335                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2105                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2105                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    104600816                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    104600816                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000146                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000146                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 49691.599050                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 49691.599050                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           509.110518                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             14436463                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2105                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            6858.177197                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               81500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   509.110518                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.994356                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.994356                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          483                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           57747957                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          57747957                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   57037363                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    58                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       217                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.l2bus.transDist::ReadResp                 7208                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          10758                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2527                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                7100                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               7100                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            7208                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5804                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        36097                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    41901                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       134720                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1469504                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   1604224                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                 0                       # Total snoops (Count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               14308                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.015935                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.125229                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     14080     98.41%     98.41% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       228      1.59%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 14308                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             30914135                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             3159496                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            18321466                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           27593                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        13291                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests          222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               777                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              4718                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 5495                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              777                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             4718                       # number of overall hits (Count)
system.l2cache.overallHits::total                5495                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1328                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            7485                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               8813                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1328                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           7485                       # number of overall misses (Count)
system.l2cache.overallMisses::total              8813                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     93912220                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    549523905                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     643436125                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     93912220                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    549523905                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    643436125                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          2105                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         12203                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            14308                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         2105                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        12203                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           14308                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.630879                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.613374                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.615949                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.630879                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.613374                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.615949                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 70717.033133                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 73416.687375                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 73009.885964                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 70717.033133                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 73416.687375                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 73009.885964                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.demandMshrHits::cpu.inst             3                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data            33                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total               36                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst            3                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data           33                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total              36                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst         1325                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         7452                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           8777                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1325                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         7452                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          8777                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     80483064                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    472935294                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    553418358                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     80483064                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    472935294                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    553418358                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.629454                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.610670                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.613433                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.629454                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.610670                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.613433                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 60741.935094                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 63464.210145                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 63053.248035                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 60741.935094                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 63464.210145                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 63053.248035                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                         0                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu.data            36                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               36                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         7064                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           7064                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    517071788                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    517071788                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         7100                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         7100                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.994930                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.994930                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 73198.157984                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 73198.157984                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         7064                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         7064                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    446431788                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    446431788                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.994930                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.994930                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 63198.157984                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 63198.157984                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          777                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data         4682                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         5459                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1328                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          421                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1749                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     93912220                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     32452117                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    126364337                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         2105                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         5103                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         7208                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.630879                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.082500                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.242647                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 70717.033133                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 77083.413302                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 72249.477987                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data           33                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           36                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1325                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          388                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         1713                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     80483064                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     26503506                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    106986570                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.629454                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.076034                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.237653                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 60741.935094                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 68308.005155                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 62455.674256                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        10758                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        10758                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        10758                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        10758                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             5309.164797                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   27335                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  8777                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  3.114390                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst  1304.361927                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  4004.802870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.039806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.122217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.162023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         8777                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0               2                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              20                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             196                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            4989                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            3570                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.267853                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                227745                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               227745                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples      1325.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      7452.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000773950                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                20940                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         8777                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       8777                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   8777                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     8537                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      227                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   561728                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               42515997.81128351                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    13208284393                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1504874.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        84800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       476928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 6418331.673686982132                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 36097666.137596517801                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1325                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         7452                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     32601445                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    202398995                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     24604.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27160.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        84800                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       476928                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          561728                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        84800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        84800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1325                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          7452                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             8777                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         6418332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        36097666                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           42515998                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      6418332                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        6418332                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        6418332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       36097666                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          42515998                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  8777                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           310                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           231                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           437                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           296                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           324                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           330                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          315                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          258                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          337                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16          292                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17          290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18          328                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19          269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20          273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21          327                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22          288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23          277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24          210                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25          207                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26          220                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27          146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28          159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29          215                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30          226                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31          243                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 81473156                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               29244964                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           235000440                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9282.57                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            26774.57                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 6448                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             73.46                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2328                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   241.264605                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   150.838035                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   300.200069                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          606     26.03%     26.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1274     54.73%     80.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           69      2.96%     83.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           37      1.59%     85.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           31      1.33%     86.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           23      0.99%     87.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           14      0.60%     88.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           33      1.42%     89.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          241     10.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2328                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 561728                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                42.515998                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.22                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.22                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                73.46                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     3262214.592000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     4337072.476800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    20219764.857600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 2349600455.731137                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 3612599853.811313                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 5849112730.675151                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   11839132092.143860                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    896.078732                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   8926686996                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    593600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   3691869108                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     4001358.816000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     5315608.905600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    16699077.696000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 2349600455.731137                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 5449558072.492833                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 4437664607.846421                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   12262839181.487951                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    928.148221                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   6759188428                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    593600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   5859367676                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1713                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               7064                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              7064                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1713                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        17554                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   17554                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       561728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   561728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8777                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8777    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8777                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13212156104                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             6880642                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           22806060                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           8777                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         4059223                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        56826289                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
