// Seed: 861928940
module module_0 (
    input wor id_0,
    input logic id_1,
    output supply1 id_2,
    input tri0 id_3,
    output logic id_4,
    input wand id_5,
    output uwire id_6,
    input tri0 id_7,
    output wand id_8
);
  assign id_8 = 1 && 1 != 1;
  reg id_10;
  always @(posedge id_3) begin
    id_4 <= id_10.id_1;
    id_4 <= 1;
  end
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input supply1 id_2,
    input logic id_3,
    input logic id_4,
    output uwire id_5
);
  always @(*) begin
    if (id_2) id_0 <= id_3 == id_2;
    else id_0 <= id_3;
    assert (1);
    id_0 = id_4;
  end
  module_0(
      id_2, id_4, id_1, id_2, id_0, id_2, id_5, id_2, id_1
  );
  assign id_5 = 1 & 1;
  assign id_1 = 1;
  always @(posedge 1)
    #1 begin
      if (1 == 1) begin
        disable id_7;
      end else id_1 = id_2;
    end
endmodule
