<stg><name>Context_layer</name>


<trans_list>

<trans id="10" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24">
<![CDATA[
entry:0 %call_ln0 = call void @Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2, i24 %v68_0_0, i24 %v68_0_1, i24 %v68_0_2, i24 %v68_0_3, i24 %v68_1_0, i24 %v68_1_1, i24 %v68_1_2, i24 %v68_1_3, i24 %v68_2_0, i24 %v68_2_1, i24 %v68_2_2, i24 %v68_2_3, i24 %v68_3_0, i24 %v68_3_1, i24 %v68_3_2, i24 %v68_3_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24">
<![CDATA[
entry:0 %call_ln0 = call void @Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2, i24 %v68_0_0, i24 %v68_0_1, i24 %v68_0_2, i24 %v68_0_3, i24 %v68_1_0, i24 %v68_1_1, i24 %v68_1_2, i24 %v68_1_3, i24 %v68_2_0, i24 %v68_2_1, i24 %v68_2_2, i24 %v68_2_3, i24 %v68_3_0, i24 %v68_3_1, i24 %v68_3_2, i24 %v68_3_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="7" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:1 %call_ln0 = call void @Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2, i24 %v68_0_0, i24 %v68_0_1, i24 %v68_0_2, i24 %v68_0_3, i24 %v68_1_0, i24 %v68_1_1, i24 %v68_1_2, i24 %v68_1_3, i24 %v68_2_0, i24 %v68_2_1, i24 %v68_2_2, i24 %v68_2_3, i24 %v68_3_0, i24 %v68_3_1, i24 %v68_3_2, i24 %v68_3_3, i24 %v66_0, i24 %v66_1, i24 %v67_0, i24 %v67_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="8" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:1 %call_ln0 = call void @Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2, i24 %v68_0_0, i24 %v68_0_1, i24 %v68_0_2, i24 %v68_0_3, i24 %v68_1_0, i24 %v68_1_1, i24 %v68_1_2, i24 %v68_1_3, i24 %v68_2_0, i24 %v68_2_1, i24 %v68_2_2, i24 %v68_2_3, i24 %v68_3_0, i24 %v68_3_1, i24 %v68_3_2, i24 %v68_3_3, i24 %v66_0, i24 %v66_1, i24 %v67_0, i24 %v67_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="9" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
entry:2 %ret_ln167 = ret

]]></Node>
<StgValue><ssdm name="ret_ln167"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
