=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 54 --> 4 (28 --> 1, 24 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 9 --> 0.666667 (14 --> 0.5, 12 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 4 (22 --> 1, 18 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.666667 (11 --> 0.5, 9 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 260 --> 8 (70 --> 1, 66 --> 1, 62 --> 1, 58 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 21.6667 --> 0.666667 (35 --> 0.5, 33 --> 0.5, 31 --> 0.5, 29 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 196 --> 8 (54 --> 1, 50 --> 1, 46 --> 1, 42 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 16.3333 --> 0.666667 (27 --> 0.5, 25 --> 0.5, 23 --> 0.5, 21 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 618 --> 12 (112 --> 1, 108 --> 1, 104 --> 1, 100 --> 1, 96 --> 1, 92 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 34.3333 --> 0.666667 (56 --> 0.5, 54 --> 0.5, 52 --> 0.5, 50 --> 0.5, 48 --> 0.5, 46 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 462 --> 12 (86 --> 1, 82 --> 1, 78 --> 1, 74 --> 1, 70 --> 1, 66 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 25.6667 --> 0.666667 (43 --> 0.5, 41 --> 0.5, 39 --> 0.5, 37 --> 0.5, 35 --> 0.5, 33 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1128 --> 16 (154 --> 1, 150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 134 --> 1, 130 --> 1, 126 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 47 --> 0.666667 (77 --> 0.5, 75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 67 --> 0.5, 65 --> 0.5, 63 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 840 --> 16 (118 --> 1, 114 --> 1, 110 --> 1, 106 --> 1, 102 --> 1, 98 --> 1, 94 --> 1, 90 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 35 --> 0.666667 (59 --> 0.5, 57 --> 0.5, 55 --> 0.5, 53 --> 0.5, 51 --> 0.5, 49 --> 0.5, 47 --> 0.5, 45 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1790 --> 20 (196 --> 1, 192 --> 1, 188 --> 1, 184 --> 1, 180 --> 1, 176 --> 1, 172 --> 1, 168 --> 1, 164 --> 1, 160 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 59.6667 --> 0.666667 (98 --> 0.5, 96 --> 0.5, 94 --> 0.5, 92 --> 0.5, 90 --> 0.5, 88 --> 0.5, 86 --> 0.5, 84 --> 0.5, 82 --> 0.5, 80 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1330 --> 20 (150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 134 --> 1, 130 --> 1, 126 --> 1, 122 --> 1, 118 --> 1, 114 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 44.3333 --> 0.666667 (75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 67 --> 0.5, 65 --> 0.5, 63 --> 0.5, 61 --> 0.5, 59 --> 0.5, 57 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2604 --> 24 (238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 72.3333 --> 0.666667 (119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1932 --> 24 (182 --> 1, 178 --> 1, 174 --> 1, 170 --> 1, 166 --> 1, 162 --> 1, 158 --> 1, 154 --> 1, 150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 53.6667 --> 0.666667 (91 --> 0.5, 89 --> 0.5, 87 --> 0.5, 85 --> 0.5, 83 --> 0.5, 81 --> 0.5, 79 --> 0.5, 77 --> 0.5, 75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 3570 --> 28 (280 --> 1, 276 --> 1, 272 --> 1, 268 --> 1, 264 --> 1, 260 --> 1, 256 --> 1, 252 --> 1, 248 --> 1, 244 --> 1, 240 --> 1, 236 --> 1, 232 --> 1, 228 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 85 --> 0.666667 (140 --> 0.5, 138 --> 0.5, 136 --> 0.5, 134 --> 0.5, 132 --> 0.5, 130 --> 0.5, 128 --> 0.5, 126 --> 0.5, 124 --> 0.5, 122 --> 0.5, 120 --> 0.5, 118 --> 0.5, 116 --> 0.5, 114 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/1 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2646 --> 28 (214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 190 --> 1, 186 --> 1, 182 --> 1, 178 --> 1, 174 --> 1, 170 --> 1, 166 --> 1, 162 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 63 --> 0.666667 (107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 95 --> 0.5, 93 --> 0.5, 91 --> 0.5, 89 --> 0.5, 87 --> 0.5, 85 --> 0.5, 83 --> 0.5, 81 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 4688 --> 32 (322 --> 1, 318 --> 1, 314 --> 1, 310 --> 1, 306 --> 1, 302 --> 1, 298 --> 1, 294 --> 1, 290 --> 1, 286 --> 1, 282 --> 1, 278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 97.6667 --> 0.666667 (161 --> 0.5, 159 --> 0.5, 157 --> 0.5, 155 --> 0.5, 153 --> 0.5, 151 --> 0.5, 149 --> 0.5, 147 --> 0.5, 145 --> 0.5, 143 --> 0.5, 141 --> 0.5, 139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3472 --> 32 (246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 190 --> 1, 186 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 72.3333 --> 0.666667 (123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 95 --> 0.5, 93 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.23/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.1/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 5958 --> 36 (364 --> 1, 360 --> 1, 356 --> 1, 352 --> 1, 348 --> 1, 344 --> 1, 340 --> 1, 336 --> 1, 332 --> 1, 328 --> 1, 324 --> 1, 320 --> 1, 316 --> 1, 312 --> 1, 308 --> 1, 304 --> 1, 300 --> 1, 296 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 110.333 --> 0.666667 (182 --> 0.5, 180 --> 0.5, 178 --> 0.5, 176 --> 0.5, 174 --> 0.5, 172 --> 0.5, 170 --> 0.5, 168 --> 0.5, 166 --> 0.5, 164 --> 0.5, 162 --> 0.5, 160 --> 0.5, 158 --> 0.5, 156 --> 0.5, 154 --> 0.5, 152 --> 0.5, 150 --> 0.5, 148 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4410 --> 36 (278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 258 --> 1, 254 --> 1, 250 --> 1, 246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 81.6667 --> 0.666667 (139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 129 --> 0.5, 127 --> 0.5, 125 --> 0.5, 123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.28 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.27/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.12/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.1/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 7380 --> 40 (406 --> 1, 402 --> 1, 398 --> 1, 394 --> 1, 390 --> 1, 386 --> 1, 382 --> 1, 378 --> 1, 374 --> 1, 370 --> 1, 366 --> 1, 362 --> 1, 358 --> 1, 354 --> 1, 350 --> 1, 346 --> 1, 342 --> 1, 338 --> 1, 334 --> 1, 330 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 123 --> 0.666667 (203 --> 0.5, 201 --> 0.5, 199 --> 0.5, 197 --> 0.5, 195 --> 0.5, 193 --> 0.5, 191 --> 0.5, 189 --> 0.5, 187 --> 0.5, 185 --> 0.5, 183 --> 0.5, 181 --> 0.5, 179 --> 0.5, 177 --> 0.5, 175 --> 0.5, 173 --> 0.5, 171 --> 0.5, 169 --> 0.5, 167 --> 0.5, 165 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.28 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.19/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5460 --> 40 (310 --> 1, 306 --> 1, 302 --> 1, 298 --> 1, 294 --> 1, 290 --> 1, 286 --> 1, 282 --> 1, 278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 258 --> 1, 254 --> 1, 250 --> 1, 246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 91 --> 0.666667 (155 --> 0.5, 153 --> 0.5, 151 --> 0.5, 149 --> 0.5, 147 --> 0.5, 145 --> 0.5, 143 --> 0.5, 141 --> 0.5, 139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 129 --> 0.5, 127 --> 0.5, 125 --> 0.5, 123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.72 sec (Real time) / 1.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.58 sec (Real time) / 6.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.26 sec (Real time) / 4.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1132.36 sec (Real time) / 1125.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1860.36 sec (Real time) / 1851.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9968.63 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.12 sec (Real time) / 2.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9970.16 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1004.48 sec (Real time) / 998.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.16 sec (Real time) / 9973.57 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.01/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 2.42 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.38/3 sec (0.45/1 sec, 0.4/0 sec, 1.22/1 sec, 0.15/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.84/1 sec (0.04/0.04 sec, 0.39/0.39 sec, 1.2/1.2 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.38/0 sec (0.38/0.38 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.42 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.60 sec (Real time) / 2.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 2.7 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.7/3 sec (0.25/0 sec, 0.83/1 sec, 1.28/1 sec, 0.17/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/1 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 2.35/2 sec (0.03/0.03 sec, 0.82/0.82 sec, 1.26/1.26 sec, 0.16/0.16 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.21/0 sec (0.21/0.21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.7 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.93 sec (Real time) / 2.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 2.27 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.27/2 sec (0.25/0 sec, 0.46/1 sec, 1.21/1 sec, 0.15/0 sec, 0.05/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.97/2 sec (0.08/0.08 sec, 0.45/0.45 sec, 1.2/1.2 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.18/0 sec (0.17/0.17 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.27 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.46 sec (Real time) / 2.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 2.09 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.06/2 sec (0.19/1 sec, 0.39/0 sec, 1.17/1 sec, 0.15/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.77/1 sec (0.02/0.02 sec, 0.37/0.37 sec, 1.16/1.16 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.15/1 sec (0.15/0.15 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.09 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.28 sec (Real time) / 2.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 169.99 sec CPU time.
[LOG] Relation determinization time: 170 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 168.42/168 sec (13.72/14 sec, 94.88/94 sec, 27.03/28 sec, 11.19/11 sec, 3.7/4 sec, 2.46/2 sec, 3.04/3 sec, 1.91/1 sec, 1.74/1 sec, 1.67/2 sec, 1.68/2 sec, 1.57/2 sec, 1.51/1 sec, 1.53/2 sec, 0.57/0 sec, 0.2/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 149.01/152 sec (1.58/1.58 sec, 94.55/94.55 sec, 26.49/26.49 sec, 10.69/10.69 sec, 3.2/3.2 sec, 1.93/1.93 sec, 2.59/2.59 sec, 1.42/1.42 sec, 1.22/1.22 sec, 1.15/1.15 sec, 1.09/1.09 sec, 1.03/1.03 sec, 1.03/1.03 sec, 1.03/1.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.48/9 sec (11.47/11.47 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 169.99 sec CPU time.
[LOG] Overall execution time: 170 sec real time.
Synthesis time: 170.22 sec (Real time) / 167.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 210.04 sec CPU time.
[LOG] Relation determinization time: 210 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 208.61/209 sec (11.31/11 sec, 99.64/100 sec, 43.08/43 sec, 28.35/29 sec, 7.21/7 sec, 3.22/3 sec, 3.35/4 sec, 1.92/2 sec, 1.75/2 sec, 1.57/1 sec, 1.61/1 sec, 1.48/2 sec, 1.35/1 sec, 1.32/2 sec, 1.34/1 sec, 0.1/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 192.63/195 sec (2.07/2.07 sec, 99.13/99.13 sec, 42.57/42.57 sec, 27.86/27.86 sec, 6.71/6.71 sec, 2.71/2.71 sec, 2.84/2.84 sec, 1.46/1.46 sec, 1.22/1.22 sec, 1.13/1.13 sec, 1.07/1.07 sec, 0.99/0.99 sec, 0.97/0.97 sec, 0.95/0.95 sec, 0.95/0.95 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.16/6 sec (8.16/8.16 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 210.05 sec CPU time.
[LOG] Overall execution time: 210 sec real time.
Synthesis time: 210.25 sec (Real time) / 207.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 172.77 sec CPU time.
[LOG] Relation determinization time: 173 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 171.3/170 sec (9.91/9 sec, 100.12/101 sec, 27.56/27 sec, 11.18/11 sec, 3.71/3 sec, 2.45/3 sec, 3.09/3 sec, 1.86/2 sec, 1.76/2 sec, 1.68/2 sec, 1.63/1 sec, 1.6/1 sec, 1.57/2 sec, 1.49/1 sec, 1.54/2 sec, 0.13/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 155.91/155 sec (1.92/1.92 sec, 99.69/99.69 sec, 27.05/27.05 sec, 10.68/10.68 sec, 3.19/3.19 sec, 1.93/1.93 sec, 2.56/2.56 sec, 1.39/1.39 sec, 1.21/1.21 sec, 1.14/1.14 sec, 1.08/1.08 sec, 1.06/1.06 sec, 1/1 sec, 1/1 sec, 1.01/1.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.02/5 sec (7.01/7.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 172.77 sec CPU time.
[LOG] Overall execution time: 173 sec real time.
Synthesis time: 172.99 sec (Real time) / 170.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 161.86 sec CPU time.
[LOG] Relation determinization time: 162 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 160.23/160 sec (8.91/9 sec, 93.47/93 sec, 26.02/26 sec, 10.28/10 sec, 3.72/3 sec, 2.41/3 sec, 3.11/3 sec, 1.94/2 sec, 1.75/2 sec, 1.65/2 sec, 1.62/2 sec, 1.58/1 sec, 1.54/2 sec, 1.51/2 sec, 0.53/0 sec, 0.18/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 145.29/144 sec (1.61/1.61 sec, 92.99/92.99 sec, 25.47/25.47 sec, 9.72/9.72 sec, 3.17/3.17 sec, 1.88/1.88 sec, 2.57/2.57 sec, 1.41/1.41 sec, 1.22/1.22 sec, 1.13/1.13 sec, 1.09/1.09 sec, 1.03/1.03 sec, 1.01/1.01 sec, 0.98/0.98 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.44/6 sec (6.44/6.44 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 161.86 sec CPU time.
[LOG] Overall execution time: 162 sec real time.
Synthesis time: 162.07 sec (Real time) / 159.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1247.09 sec CPU time.
[LOG] Relation determinization time: 1247 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1231.57/1233 sec (100.78/101 sec, 368.52/368 sec, 171.5/172 sec, 143.54/143 sec, 81.63/82 sec, 50.75/50 sec, 37.02/37 sec, 34.19/34 sec, 32.96/33 sec, 29.37/30 sec, 28.84/28 sec, 27.06/28 sec, 25.94/26 sec, 24.83/25 sec, 24.8/25 sec, 24.67/25 sec, 24.96/25 sec, 0.2/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1136.63/1131 sec (37.47/37.47 sec, 366.42/366.42 sec, 169.57/169.57 sec, 141.6/141.6 sec, 79.92/79.92 sec, 48.75/48.75 sec, 34.99/34.99 sec, 32.27/32.27 sec, 30.95/30.95 sec, 27.44/27.44 sec, 26.91/26.91 sec, 25.12/25.12 sec, 24.01/24.01 sec, 22.81/22.81 sec, 22.77/22.77 sec, 22.67/22.67 sec, 22.96/22.96 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 40.32/50 sec (40.31/40.31 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1247.09 sec CPU time.
[LOG] Overall execution time: 1247 sec real time.
Synthesis time: 1247.26 sec (Real time) / 1210.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1130.32 sec CPU time.
[LOG] Relation determinization time: 1131 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1115.21/1117 sec (93.03/93 sec, 306.81/307 sec, 199.79/200 sec, 125.14/126 sec, 51.39/52 sec, 37.15/37 sec, 35.52/36 sec, 34.96/35 sec, 33.57/33 sec, 31.29/32 sec, 29.48/29 sec, 28.82/29 sec, 27.34/27 sec, 26.86/27 sec, 25.73/26 sec, 26.07/26 sec, 2.04/2 sec, 0.21/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1028.01/1031 sec (36.73/36.73 sec, 304.8/304.8 sec, 197.9/197.9 sec, 123.66/123.66 sec, 49.85/49.85 sec, 35.62/35.62 sec, 33.6/33.6 sec, 33.01/33.01 sec, 31.58/31.58 sec, 29.26/29.26 sec, 27.44/27.44 sec, 26.8/26.8 sec, 25.28/25.28 sec, 24.77/24.77 sec, 23.73/23.73 sec, 23.96/23.96 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 33.82/34 sec (33.82/33.82 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1130.32 sec CPU time.
[LOG] Overall execution time: 1131 sec real time.
Synthesis time: 1130.51 sec (Real time) / 1097.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 11
Synthesis time: 7486.51 sec (Real time) / 6794.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9382.50 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 11
Synthesis time: 8741.74 sec (Real time) / 8048.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6107.92 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5972.99 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 5973.38 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 81 --> 8 (25 --> 1, 21 --> 1, 17 --> 1, 14 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 6.75 --> 0.666667 (12.5 --> 0.5, 10.5 --> 0.5, 8.5 --> 0.5, 7 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 972 --> 16 (137 --> 1, 133 --> 1, 129 --> 1, 121 --> 1, 117 --> 1, 112 --> 1, 109 --> 1, 106 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 40.5 --> 0.666667 (68.5 --> 0.5, 66.5 --> 0.5, 64.5 --> 0.5, 60.5 --> 0.5, 58.5 --> 0.5, 56 --> 0.5, 54.5 --> 0.5, 53 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 2094 --> 20 (228 --> 1, 225 --> 1, 220 --> 1, 216 --> 1, 211 --> 1, 204 --> 1, 201 --> 1, 197 --> 1, 193 --> 1, 189 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 69.8 --> 0.666667 (114 --> 0.5, 112.5 --> 0.5, 110 --> 0.5, 108 --> 0.5, 105.5 --> 0.5, 102 --> 0.5, 100.5 --> 0.5, 98.5 --> 0.5, 96.5 --> 0.5, 94.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.11/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 3769 --> 24 (338 --> 1, 334 --> 1, 330 --> 1, 326 --> 1, 321 --> 1, 314 --> 1, 311 --> 1, 307 --> 1, 302 --> 1, 295 --> 1, 291 --> 1, 288 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 104.694 --> 0.666667 (169 --> 0.5, 167 --> 0.5, 165 --> 0.5, 163 --> 0.5, 160.5 --> 0.5, 157 --> 0.5, 155.5 --> 0.5, 153.5 --> 0.5, 151 --> 0.5, 147.5 --> 0.5, 145.5 --> 0.5, 144 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.79 sec (Real time) / 0.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.33/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.1/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.18/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 6238 --> 28 (475 --> 1, 472 --> 1, 467 --> 1, 463 --> 1, 458 --> 1, 451 --> 1, 448 --> 1, 444 --> 1, 436 --> 1, 429 --> 1, 426 --> 1, 422 --> 1, 418 --> 1, 415 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 148.524 --> 0.666667 (237.5 --> 0.5, 236 --> 0.5, 233.5 --> 0.5, 231.5 --> 0.5, 229 --> 0.5, 225.5 --> 0.5, 224 --> 0.5, 222 --> 0.5, 218 --> 0.5, 214.5 --> 0.5, 213 --> 0.5, 211 --> 0.5, 209 --> 0.5, 207.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.73 sec (Real time) / 1.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.15 sec (Real time) / 7.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.52 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.5/1 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.13/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.29/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 9502 --> 32 (628 --> 1, 623 --> 1, 619 --> 1, 616 --> 1, 611 --> 1, 603 --> 1, 600 --> 1, 596 --> 1, 591 --> 1, 584 --> 1, 581 --> 1, 577 --> 1, 572 --> 1, 565 --> 1, 562 --> 1, 558 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 197.958 --> 0.666667 (314 --> 0.5, 311.5 --> 0.5, 309.5 --> 0.5, 308 --> 0.5, 305.5 --> 0.5, 301.5 --> 0.5, 300 --> 0.5, 298 --> 0.5, 295.5 --> 0.5, 292 --> 0.5, 290.5 --> 0.5, 288.5 --> 0.5, 286 --> 0.5, 282.5 --> 0.5, 281 --> 0.5, 279 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.52 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.06 sec (Real time) / 10.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 52.75 sec (Real time) / 52.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.76 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.73/1 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/1 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.31/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.31/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 13400 --> 36 (784 --> 1, 779 --> 1, 775 --> 1, 771 --> 1, 762 --> 1, 758 --> 1, 755 --> 1, 751 --> 1, 746 --> 1, 739 --> 1, 736 --> 1, 732 --> 1, 727 --> 1, 720 --> 1, 717 --> 1, 713 --> 1, 710 --> 1, 707 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 248.148 --> 0.666667 (392 --> 0.5, 389.5 --> 0.5, 387.5 --> 0.5, 385.5 --> 0.5, 381 --> 0.5, 379 --> 0.5, 377.5 --> 0.5, 375.5 --> 0.5, 373 --> 0.5, 369.5 --> 0.5, 368 --> 0.5, 366 --> 0.5, 363.5 --> 0.5, 360 --> 0.5, 358.5 --> 0.5, 356.5 --> 0.5, 355 --> 0.5, 353.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.76 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.15 sec (Real time) / 1.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 76.36 sec (Real time) / 74.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1032.55 sec (Real time) / 1032.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.99 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.97/1 sec (0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.02/1 sec, 0.04/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.28/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.52/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 19026 --> 40 (992 --> 1, 989 --> 1, 985 --> 1, 981 --> 1, 977 --> 1, 971 --> 1, 968 --> 1, 964 --> 1, 959 --> 1, 952 --> 1, 949 --> 1, 945 --> 1, 940 --> 1, 932 --> 1, 929 --> 1, 925 --> 1, 920 --> 1, 913 --> 1, 909 --> 1, 906 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 317.1 --> 0.666667 (496 --> 0.5, 494.5 --> 0.5, 492.5 --> 0.5, 490.5 --> 0.5, 488.5 --> 0.5, 485.5 --> 0.5, 484 --> 0.5, 482 --> 0.5, 479.5 --> 0.5, 476 --> 0.5, 474.5 --> 0.5, 472.5 --> 0.5, 470 --> 0.5, 466 --> 0.5, 464.5 --> 0.5, 462.5 --> 0.5, 460 --> 0.5, 456.5 --> 0.5, 454.5 --> 0.5, 453 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.99 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.49 sec (Real time) / 1.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 157.90 sec (Real time) / 154.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3187.73 sec (Real time) / 3187.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 1.34 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.3/2 sec (0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/1 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/1 sec )
[LOG] Nr of iterations: 66 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.41/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.65/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 24017 --> 44 (1140 --> 1, 1137 --> 1, 1132 --> 1, 1128 --> 1, 1120 --> 1, 1116 --> 1, 1113 --> 1, 1109 --> 1, 1103 --> 1, 1096 --> 1, 1093 --> 1, 1089 --> 1, 1084 --> 1, 1077 --> 1, 1074 --> 1, 1070 --> 1, 1064 --> 1, 1057 --> 1, 1054 --> 1, 1050 --> 1, 1046 --> 1, 1043 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 363.894 --> 0.666667 (570 --> 0.5, 568.5 --> 0.5, 566 --> 0.5, 564 --> 0.5, 560 --> 0.5, 558 --> 0.5, 556.5 --> 0.5, 554.5 --> 0.5, 551.5 --> 0.5, 548 --> 0.5, 546.5 --> 0.5, 544.5 --> 0.5, 542 --> 0.5, 538.5 --> 0.5, 537 --> 0.5, 535 --> 0.5, 532 --> 0.5, 528.5 --> 0.5, 527 --> 0.5, 525 --> 0.5, 523 --> 0.5, 521.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.34 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.84 sec (Real time) / 1.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 1.87 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.83/2 sec (0.03/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/1 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/1 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.05/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 72 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.58/1 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.93/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 32712 --> 48 (1415 --> 1, 1410 --> 1, 1407 --> 1, 1403 --> 1, 1394 --> 1, 1390 --> 1, 1387 --> 1, 1383 --> 1, 1379 --> 1, 1373 --> 1, 1370 --> 1, 1366 --> 1, 1361 --> 1, 1354 --> 1, 1351 --> 1, 1347 --> 1, 1342 --> 1, 1335 --> 1, 1332 --> 1, 1328 --> 1, 1323 --> 1, 1316 --> 1, 1313 --> 1, 1309 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 454.333 --> 0.666667 (707.5 --> 0.5, 705 --> 0.5, 703.5 --> 0.5, 701.5 --> 0.5, 697 --> 0.5, 695 --> 0.5, 693.5 --> 0.5, 691.5 --> 0.5, 689.5 --> 0.5, 686.5 --> 0.5, 685 --> 0.5, 683 --> 0.5, 680.5 --> 0.5, 677 --> 0.5, 675.5 --> 0.5, 673.5 --> 0.5, 671 --> 0.5, 667.5 --> 0.5, 666 --> 0.5, 664 --> 0.5, 661.5 --> 0.5, 658 --> 0.5, 656.5 --> 0.5, 654.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.88 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.46 sec (Real time) / 2.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 2.2 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.17/2 sec (0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/1 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 78 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.71/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.09/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 39124 --> 52 (1564 --> 1, 1561 --> 1, 1557 --> 1, 1553 --> 1, 1544 --> 1, 1540 --> 1, 1537 --> 1, 1533 --> 1, 1528 --> 1, 1520 --> 1, 1517 --> 1, 1513 --> 1, 1507 --> 1, 1500 --> 1, 1497 --> 1, 1493 --> 1, 1485 --> 1, 1478 --> 1, 1475 --> 1, 1471 --> 1, 1466 --> 1, 1459 --> 1, 1456 --> 1, 1452 --> 1, 1448 --> 1, 1444 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 501.59 --> 0.666667 (782 --> 0.5, 780.5 --> 0.5, 778.5 --> 0.5, 776.5 --> 0.5, 772 --> 0.5, 770 --> 0.5, 768.5 --> 0.5, 766.5 --> 0.5, 764 --> 0.5, 760 --> 0.5, 758.5 --> 0.5, 756.5 --> 0.5, 753.5 --> 0.5, 750 --> 0.5, 748.5 --> 0.5, 746.5 --> 0.5, 742.5 --> 0.5, 739 --> 0.5, 737.5 --> 0.5, 735.5 --> 0.5, 733 --> 0.5, 729.5 --> 0.5, 728 --> 0.5, 726 --> 0.5, 724 --> 0.5, 722 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.2 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.81 sec (Real time) / 2.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 2.94 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.91/3 sec (0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/1 sec, 0.06/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.03/1 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/1 sec )
[LOG] Nr of iterations: 84 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.97/1 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.46/1 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 51274 --> 56 (1896 --> 1, 1893 --> 1, 1889 --> 1, 1885 --> 1, 1874 --> 1, 1870 --> 1, 1867 --> 1, 1863 --> 1, 1857 --> 1, 1850 --> 1, 1847 --> 1, 1843 --> 1, 1837 --> 1, 1830 --> 1, 1827 --> 1, 1823 --> 1, 1818 --> 1, 1811 --> 1, 1808 --> 1, 1804 --> 1, 1799 --> 1, 1792 --> 1, 1789 --> 1, 1785 --> 1, 1780 --> 1, 1773 --> 1, 1770 --> 1, 1766 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 610.405 --> 0.666667 (948 --> 0.5, 946.5 --> 0.5, 944.5 --> 0.5, 942.5 --> 0.5, 937 --> 0.5, 935 --> 0.5, 933.5 --> 0.5, 931.5 --> 0.5, 928.5 --> 0.5, 925 --> 0.5, 923.5 --> 0.5, 921.5 --> 0.5, 918.5 --> 0.5, 915 --> 0.5, 913.5 --> 0.5, 911.5 --> 0.5, 909 --> 0.5, 905.5 --> 0.5, 904 --> 0.5, 902 --> 0.5, 899.5 --> 0.5, 896 --> 0.5, 894.5 --> 0.5, 892.5 --> 0.5, 890 --> 0.5, 886.5 --> 0.5, 885 --> 0.5, 883 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.94 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.65 sec (Real time) / 3.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 3.4 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.32/2 sec (0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/1 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/1 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 90 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.06/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.67/2 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 59526 --> 60 (2054 --> 1, 2051 --> 1, 2047 --> 1, 2043 --> 1, 2031 --> 1, 2027 --> 1, 2024 --> 1, 2020 --> 1, 2015 --> 1, 2007 --> 1, 2004 --> 1, 2000 --> 1, 1995 --> 1, 1988 --> 1, 1985 --> 1, 1981 --> 1, 1977 --> 1, 1970 --> 1, 1967 --> 1, 1963 --> 1, 1958 --> 1, 1951 --> 1, 1948 --> 1, 1944 --> 1, 1936 --> 1, 1929 --> 1, 1926 --> 1, 1922 --> 1, 1918 --> 1, 1915 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 661.4 --> 0.666667 (1027 --> 0.5, 1025.5 --> 0.5, 1023.5 --> 0.5, 1021.5 --> 0.5, 1015.5 --> 0.5, 1013.5 --> 0.5, 1012 --> 0.5, 1010 --> 0.5, 1007.5 --> 0.5, 1003.5 --> 0.5, 1002 --> 0.5, 1000 --> 0.5, 997.5 --> 0.5, 994 --> 0.5, 992.5 --> 0.5, 990.5 --> 0.5, 988.5 --> 0.5, 985 --> 0.5, 983.5 --> 0.5, 981.5 --> 0.5, 979 --> 0.5, 975.5 --> 0.5, 974 --> 0.5, 972 --> 0.5, 968 --> 0.5, 964.5 --> 0.5, 963 --> 0.5, 961 --> 0.5, 959 --> 0.5, 957.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.4 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.15 sec (Real time) / 3.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 4.52 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.42/4 sec (0.07/0 sec, 0.09/0 sec, 0.08/0 sec, 0.09/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.09/0 sec, 0.08/0 sec, 0.09/0 sec, 0.08/1 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.1/0 sec, 0.09/0 sec, 0.09/0 sec, 0.1/1 sec, 0.08/0 sec, 0.09/0 sec, 0.09/0 sec, 0.08/0 sec, 0.1/0 sec, 0.09/0 sec, 0.08/0 sec, 0.08/0 sec, 0.09/0 sec, 0.09/0 sec, 0.04/1 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/1 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 96 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.33/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 2.25/2 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 77743 --> 64 (2505 --> 1, 2502 --> 1, 2496 --> 1, 2491 --> 1, 2482 --> 1, 2478 --> 1, 2475 --> 1, 2471 --> 1, 2466 --> 1, 2459 --> 1, 2456 --> 1, 2452 --> 1, 2447 --> 1, 2439 --> 1, 2434 --> 1, 2431 --> 1, 2425 --> 1, 2418 --> 1, 2415 --> 1, 2411 --> 1, 2406 --> 1, 2399 --> 1, 2396 --> 1, 2392 --> 1, 2387 --> 1, 2380 --> 1, 2377 --> 1, 2373 --> 1, 2369 --> 1, 2364 --> 1, 2359 --> 1, 2356 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 809.823 --> 0.666667 (1252.5 --> 0.5, 1251 --> 0.5, 1248 --> 0.5, 1245.5 --> 0.5, 1241 --> 0.5, 1239 --> 0.5, 1237.5 --> 0.5, 1235.5 --> 0.5, 1233 --> 0.5, 1229.5 --> 0.5, 1228 --> 0.5, 1226 --> 0.5, 1223.5 --> 0.5, 1219.5 --> 0.5, 1217 --> 0.5, 1215.5 --> 0.5, 1212.5 --> 0.5, 1209 --> 0.5, 1207.5 --> 0.5, 1205.5 --> 0.5, 1203 --> 0.5, 1199.5 --> 0.5, 1198 --> 0.5, 1196 --> 0.5, 1193.5 --> 0.5, 1190 --> 0.5, 1188.5 --> 0.5, 1186.5 --> 0.5, 1184.5 --> 0.5, 1182 --> 0.5, 1179.5 --> 0.5, 1178 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 4.54 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.39 sec (Real time) / 5.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.05/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0.11/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.08/0 sec (0.08/0.08 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0.09/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.8 --> 0 (0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 2.6 --> 0 (0 --> 0, 0 --> 0, 6.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.42857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 21 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.77778 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 29 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.22222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 55 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 55 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 37 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 37 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.36364 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 67 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 67 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.15385 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 33.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 45 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.46154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 79 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 79 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.26667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 53 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 53 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.53333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.29 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 91 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 91 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.35294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.29 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 61 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.58824 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.42 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.37/0 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.06/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 103 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 103 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.42105 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.43 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.2/1 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/1 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.63158 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.63 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.57/1 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.09/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/1 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 115 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 115 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.47619 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 57.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.64 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.3/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 77 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 77 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.9 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.84/1 sec (0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.12/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.09/0.09 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 127 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 127 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.52174 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 63.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.92 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.13 sec (Real time) / 1.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.47 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.43/0 sec (0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.05/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 85 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.69565 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.48 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.21 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.04/1 sec (0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/1 sec, 0.03/0 sec, 0.04/0 sec, 0.14/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.12/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.11/0.11 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 139 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 139 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.56 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.24 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.43 sec (Real time) / 1.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.63 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.55/1 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.06/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 93 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 93 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.65 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.63 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.41/2 sec (0.04/0 sec, 0.04/1 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/1 sec, 0.18/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.15/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.14/0.14 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 151 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 151 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.59259 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 75.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.67 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.88 sec (Real time) / 1.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.84 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.77/0 sec (0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.07/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 101 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 101 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.74074 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.86 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.05 sec (Real time) / 0.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 1.45 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 87 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 85 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.43/1 sec (0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.18/0 sec, 0.12/0 sec, 0.09/0 sec, 0.11/0 sec, 0.1/1 sec, 0.13/0 sec, 0.2/0 sec, 0.18/0 sec, 0.17/0 sec )
[LOG] Nr of iterations: 75 (12, 11, 5, 2, 9, 3, 10, 10, 3, 1, 8, 1 )
[LOG] Total clause computation time: 0.41/0 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.06/0.06 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.99/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.13/0.13 sec )
[LOG] Total clause size reduction: 4413 --> 123 (1518 --> 19, 1240 --> 22, 440 --> 10, 108 --> 0, 848 --> 12, 202 --> 3, 16 --> 16, 22 --> 22, 6 --> 6, 0 --> 0, 12 --> 12, 1 --> 1 )
[LOG] Average clause size reduction: 58.84 --> 1.64 (126.5 --> 1.58333, 112.727 --> 2, 88 --> 2, 54 --> 0, 94.2222 --> 1.33333, 67.3333 --> 1, 1.6 --> 1.6, 2.2 --> 2.2, 2 --> 2, 0 --> 0, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 1.45 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.66 sec (Real time) / 1.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 251 5 21 1 221
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 9.68 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 193 new AND gates.
[LOG] Size before ABC: 218 AND gates.
[LOG] Size after ABC: 192 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.61/9 sec (0.26/0 sec, 0.47/1 sec, 0.51/0 sec, 0.86/1 sec, 0.13/0 sec, 0.38/0 sec, 0.49/1 sec, 1.01/1 sec, 1.19/1 sec, 1.04/1 sec, 0.96/1 sec, 0.83/1 sec, 0.75/1 sec, 0.73/0 sec )
[LOG] Nr of iterations: 121 (13, 21, 6, 6, 5, 11, 3, 12, 19, 5, 5, 4, 10, 1 )
[LOG] Total clause computation time: 2.78/2 sec (0.21/0.21 sec, 0.09/0.09 sec, 0.19/0.19 sec, 0.33/0.33 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.51/0.51 sec, 0.18/0.18 sec, 0.36/0.36 sec, 0.33/0.33 sec, 0.13/0.13 sec, 0.07/0.07 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 6.77/7 sec (0.05/0.05 sec, 0.38/0.38 sec, 0.31/0.31 sec, 0.53/0.53 sec, 0.07/0.07 sec, 0.29/0.29 sec, 0.35/0.35 sec, 0.49/0.49 sec, 1.01/1.01 sec, 0.68/0.68 sec, 0.63/0.63 sec, 0.69/0.69 sec, 0.68/0.68 sec, 0.61/0.61 sec )
[LOG] Total clause size reduction: 8980 --> 281 (2124 --> 36, 3260 --> 65, 725 --> 7, 670 --> 11, 524 --> 6, 1290 --> 18, 248 --> 3, 36 --> 36, 60 --> 56, 7 --> 7, 11 --> 11, 6 --> 6, 18 --> 18, 1 --> 1 )
[LOG] Average clause size reduction: 74.2149 --> 2.32231 (163.385 --> 2.76923, 155.238 --> 3.09524, 120.833 --> 1.16667, 111.667 --> 1.83333, 104.8 --> 1.2, 117.273 --> 1.63636, 82.6667 --> 1, 3 --> 3, 3.15789 --> 2.94737, 1.4 --> 1.4, 2.2 --> 2.2, 1.5 --> 1.5, 1.8 --> 1.8, 1 --> 1 )
[LOG] Overall execution time: 9.68 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.94 sec (Real time) / 9.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 398 6 24 1 362
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 17.3 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 212 new AND gates.
[LOG] Size before ABC: 260 AND gates.
[LOG] Size after ABC: 211 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.14/17 sec (0.29/0 sec, 0.44/1 sec, 0.47/0 sec, 0.42/0 sec, 0.4/1 sec, 0.3/0 sec, 1.14/1 sec, 0.65/1 sec, 0.22/0 sec, 1.53/2 sec, 1.01/1 sec, 0.95/1 sec, 1.11/1 sec, 1.57/1 sec, 1.7/2 sec, 2.05/2 sec, 0.99/1 sec, 1.9/2 sec )
[LOG] Nr of iterations: 169 (19, 23, 6, 4, 9, 7, 8, 18, 3, 13, 21, 4, 3, 7, 6, 4, 13, 1 )
[LOG] Total clause computation time: 3.02/2 sec (0.12/0.12 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.18/0.18 sec, 0.26/0.26 sec, 0.42/0.42 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.18/0.18 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.23/0.23 sec, 0.2/0.2 sec )
[LOG] Total clause minimization time: 14.03/15 sec (0.16/0.16 sec, 0.32/0.32 sec, 0.35/0.35 sec, 0.34/0.34 sec, 0.3/0.3 sec, 0.12/0.12 sec, 0.87/0.87 sec, 0.23/0.23 sec, 0.11/0.11 sec, 1.35/1.35 sec, 0.83/0.83 sec, 0.8/0.8 sec, 0.97/0.97 sec, 1.43/1.43 sec, 1.5/1.5 sec, 1.89/1.89 sec, 0.76/0.76 sec, 1.7/1.7 sec )
[LOG] Total clause size reduction: 15752 --> 411 (3888 --> 55, 4444 --> 84, 895 --> 8, 489 --> 4, 1232 --> 17, 882 --> 13, 1022 --> 21, 2448 --> 40, 278 --> 3, 33 --> 33, 77 --> 70, 5 --> 5, 4 --> 4, 11 --> 11, 13 --> 12, 6 --> 6, 24 --> 24, 1 --> 1 )
[LOG] Average clause size reduction: 93.2071 --> 2.43195 (204.632 --> 2.89474, 193.217 --> 3.65217, 149.167 --> 1.33333, 122.25 --> 1, 136.889 --> 1.88889, 126 --> 1.85714, 127.75 --> 2.625, 136 --> 2.22222, 92.6667 --> 1, 2.53846 --> 2.53846, 3.66667 --> 3.33333, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.57143 --> 1.57143, 2.16667 --> 2, 1.5 --> 1.5, 1.84615 --> 1.84615, 1 --> 1 )
[LOG] Overall execution time: 17.3 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.53 sec (Real time) / 17.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.79 sec (Real time) / 0.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 456 7 27 1 414
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 48.12 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 223 new AND gates.
[LOG] Size before ABC: 285 AND gates.
[LOG] Size after ABC: 223 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.7/47 sec (1.06/1 sec, 2.14/2 sec, 1.36/1 sec, 0.95/1 sec, 1.15/1 sec, 1.71/2 sec, 1.57/1 sec, 1.02/1 sec, 1.38/2 sec, 0.82/1 sec, 3.26/3 sec, 2.79/3 sec, 2.92/3 sec, 2.42/2 sec, 3.83/4 sec, 5.12/5 sec, 4.36/4 sec, 3.4/4 sec, 2.59/2 sec, 3.85/4 sec )
[LOG] Nr of iterations: 199 (25, 25, 6, 7, 6, 6, 10, 5, 23, 3, 15, 16, 5, 5, 5, 2, 8, 4, 22, 1 )
[LOG] Total clause computation time: 10.03/8 sec (0.43/0.43 sec, 0.33/0.33 sec, 0.51/0.51 sec, 0.41/0.41 sec, 0.23/0.23 sec, 0.18/0.18 sec, 0.5/0.5 sec, 0.61/0.61 sec, 0.7/0.7 sec, 0.35/0.35 sec, 0.83/0.83 sec, 1.24/1.24 sec, 0.44/0.44 sec, 0.25/0.25 sec, 0.44/0.44 sec, 0.24/0.24 sec, 0.33/0.33 sec, 0.27/0.27 sec, 1.06/1.06 sec, 0.68/0.68 sec )
[LOG] Total clause minimization time: 37.41/38 sec (0.62/0.62 sec, 1.77/1.77 sec, 0.84/0.84 sec, 0.52/0.52 sec, 0.9/0.9 sec, 1.51/1.51 sec, 1.05/1.05 sec, 0.4/0.4 sec, 0.66/0.66 sec, 0.46/0.46 sec, 2.42/2.42 sec, 1.54/1.54 sec, 2.47/2.47 sec, 2.17/2.17 sec, 3.38/3.38 sec, 4.88/4.88 sec, 4.02/4.02 sec, 3.12/3.12 sec, 1.52/1.52 sec, 3.16/3.16 sec )
[LOG] Total clause size reduction: 22598 --> 457 (6312 --> 70, 5928 --> 87, 1065 --> 6, 1206 --> 12, 935 --> 9, 880 --> 10, 1503 --> 20, 664 --> 7, 3608 --> 58, 318 --> 3, 31 --> 31, 39 --> 36, 6 --> 6, 8 --> 8, 9 --> 9, 3 --> 3, 17 --> 16, 7 --> 7, 58 --> 58, 1 --> 1 )
[LOG] Average clause size reduction: 113.558 --> 2.29648 (252.48 --> 2.8, 237.12 --> 3.48, 177.5 --> 1, 172.286 --> 1.71429, 155.833 --> 1.5, 146.667 --> 1.66667, 150.3 --> 2, 132.8 --> 1.4, 156.87 --> 2.52174, 106 --> 1, 2.06667 --> 2.06667, 2.4375 --> 2.25, 1.2 --> 1.2, 1.6 --> 1.6, 1.8 --> 1.8, 1.5 --> 1.5, 2.125 --> 2, 1.75 --> 1.75, 2.63636 --> 2.63636, 1 --> 1 )
[LOG] Overall execution time: 48.12 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 48.36 sec (Real time) / 47.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 513 8 30 1 465
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 136.33 sec CPU time.
[LOG] Relation determinization time: 137 sec real time.
[LOG] Final circuit size: 642 new AND gates.
[LOG] Size before ABC: 789 AND gates.
[LOG] Size after ABC: 641 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 135.51/136 sec (1/1 sec, 0.95/1 sec, 2.7/3 sec, 3.09/3 sec, 2.8/3 sec, 2.71/2 sec, 2.45/3 sec, 3.33/3 sec, 3.49/4 sec, 10.13/10 sec, 6.26/6 sec, 9.17/9 sec, 6.95/7 sec, 12.74/13 sec, 6.4/6 sec, 7.71/8 sec, 7.36/7 sec, 6.26/7 sec, 5.94/6 sec, 7.05/7 sec, 5.34/5 sec, 6.17/6 sec, 6.18/6 sec, 9.33/10 sec )
[LOG] Nr of iterations: 456 (3, 2, 36, 6, 9, 13, 11, 42, 39, 48, 27, 7, 2, 1, 31, 5, 6, 11, 8, 39, 37, 41, 26, 6 )
[LOG] Total clause computation time: 32.56/29 sec (0.51/0.51 sec, 0.41/0.41 sec, 0.9/0.9 sec, 0.75/0.75 sec, 0.79/0.79 sec, 0.63/0.63 sec, 0.89/0.89 sec, 2.13/2.13 sec, 1.31/1.31 sec, 2.7/2.7 sec, 3.15/3.15 sec, 2.08/2.08 sec, 1.47/1.47 sec, 2.63/2.63 sec, 1.28/1.28 sec, 0.68/0.68 sec, 0.97/0.97 sec, 0.97/0.97 sec, 1.24/1.24 sec, 1.61/1.61 sec, 1.65/1.65 sec, 1.7/1.7 sec, 0.76/0.76 sec, 1.35/1.35 sec )
[LOG] Total clause minimization time: 102.45/107 sec (0.47/0.47 sec, 0.52/0.52 sec, 1.78/1.78 sec, 2.32/2.32 sec, 1.99/1.99 sec, 2.06/2.06 sec, 1.54/1.54 sec, 1.18/1.18 sec, 2.14/2.14 sec, 7.39/7.39 sec, 3.09/3.09 sec, 7.06/7.06 sec, 5.47/5.47 sec, 10.1/10.1 sec, 5.11/5.11 sec, 7.01/7.01 sec, 6.37/6.37 sec, 5.28/5.28 sec, 4.68/4.68 sec, 5.41/5.41 sec, 3.68/3.68 sec, 4.44/4.44 sec, 5.4/5.4 sec, 7.96/7.96 sec )
[LOG] Total clause size reduction: 47719 --> 1483 (656 --> 2, 306 --> 1, 9170 --> 103, 1235 --> 8, 1872 --> 12, 2628 --> 28, 2090 --> 30, 8118 --> 173, 7068 --> 157, 8272 --> 237, 4550 --> 60, 1044 --> 16, 2 --> 2, 1 --> 1, 82 --> 82, 8 --> 8, 8 --> 8, 22 --> 22, 19 --> 19, 155 --> 144, 149 --> 128, 188 --> 168, 60 --> 58, 16 --> 16 )
[LOG] Average clause size reduction: 104.647 --> 3.25219 (218.667 --> 0.666667, 153 --> 0.5, 254.722 --> 2.86111, 205.833 --> 1.33333, 208 --> 1.33333, 202.154 --> 2.15385, 190 --> 2.72727, 193.286 --> 4.11905, 181.231 --> 4.02564, 172.333 --> 4.9375, 168.519 --> 2.22222, 149.143 --> 2.28571, 1 --> 1, 1 --> 1, 2.64516 --> 2.64516, 1.6 --> 1.6, 1.33333 --> 1.33333, 2 --> 2, 2.375 --> 2.375, 3.97436 --> 3.69231, 4.02703 --> 3.45946, 4.58537 --> 4.09756, 2.30769 --> 2.23077, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 136.34 sec CPU time.
[LOG] Overall execution time: 137 sec real time.
Synthesis time: 136.63 sec (Real time) / 135.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.61 sec (Real time) / 5.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 979 9 33 1 926
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 178.21 sec CPU time.
[LOG] Relation determinization time: 178 sec real time.
[LOG] Final circuit size: 718 new AND gates.
[LOG] Size before ABC: 902 AND gates.
[LOG] Size after ABC: 717 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 177.05/177 sec (2.18/2 sec, 1.74/2 sec, 3.02/3 sec, 3.93/4 sec, 3.31/3 sec, 3.2/3 sec, 2.82/3 sec, 3.14/3 sec, 3.2/4 sec, 5.14/5 sec, 9.75/9 sec, 6.36/7 sec, 8.87/9 sec, 10.46/10 sec, 10.02/10 sec, 7.47/8 sec, 9.55/9 sec, 9.55/10 sec, 7.68/7 sec, 11.45/12 sec, 9.01/9 sec, 11.54/11 sec, 6.51/7 sec, 7.25/7 sec, 9.15/9 sec, 10.75/11 sec )
[LOG] Nr of iterations: 497 (3, 4, 27, 10, 12, 11, 4, 5, 37, 39, 35, 66, 10, 1, 2, 22, 9, 9, 8, 3, 4, 36, 37, 33, 61, 9 )
[LOG] Total clause computation time: 48.74/45 sec (1.22/1.22 sec, 0.88/0.88 sec, 1.13/1.13 sec, 1.23/1.23 sec, 1.13/1.13 sec, 0.64/0.64 sec, 0.75/0.75 sec, 0.68/0.68 sec, 1.53/1.53 sec, 2.66/2.66 sec, 2.44/2.44 sec, 3.08/3.08 sec, 3.04/3.04 sec, 1.96/1.96 sec, 4.3/4.3 sec, 1.33/1.33 sec, 2.07/2.07 sec, 2.57/2.57 sec, 1.01/1.01 sec, 1.4/1.4 sec, 1.56/1.56 sec, 2.2/2.2 sec, 1.51/1.51 sec, 2.15/2.15 sec, 2.42/2.42 sec, 3.85/3.85 sec )
[LOG] Total clause minimization time: 127.61/132 sec (0.94/0.94 sec, 0.83/0.83 sec, 1.85/1.85 sec, 2.67/2.67 sec, 2.16/2.16 sec, 2.53/2.53 sec, 2.04/2.04 sec, 2.43/2.43 sec, 1.63/1.63 sec, 2.46/2.46 sec, 7.29/7.29 sec, 3.22/3.22 sec, 5.8/5.8 sec, 8.48/8.48 sec, 5.7/5.7 sec, 6.11/6.11 sec, 7.46/7.46 sec, 6.96/6.96 sec, 6.65/6.65 sec, 10.03/10.03 sec, 7.43/7.43 sec, 9.3/9.3 sec, 4.97/4.97 sec, 5.08/5.08 sec, 6.71/6.71 sec, 6.88/6.88 sec )
[LOG] Total clause size reduction: 55589 --> 1644 (742 --> 3, 1035 --> 4, 7488 --> 73, 2502 --> 21, 2904 --> 32, 2500 --> 22, 711 --> 5, 912 --> 5, 7776 --> 139, 7676 --> 153, 6494 --> 124, 12350 --> 290, 1701 --> 24, 1 --> 1, 2 --> 2, 53 --> 51, 21 --> 21, 16 --> 16, 11 --> 11, 5 --> 5, 5 --> 5, 139 --> 138, 146 --> 142, 118 --> 103, 257 --> 230, 24 --> 24 )
[LOG] Average clause size reduction: 111.849 --> 3.30785 (247.333 --> 1, 258.75 --> 1, 277.333 --> 2.7037, 250.2 --> 2.1, 242 --> 2.66667, 227.273 --> 2, 177.75 --> 1.25, 182.4 --> 1, 210.162 --> 3.75676, 196.821 --> 3.92308, 185.543 --> 3.54286, 187.121 --> 4.39394, 170.1 --> 2.4, 1 --> 1, 1 --> 1, 2.40909 --> 2.31818, 2.33333 --> 2.33333, 1.77778 --> 1.77778, 1.375 --> 1.375, 1.66667 --> 1.66667, 1.25 --> 1.25, 3.86111 --> 3.83333, 3.94595 --> 3.83784, 3.57576 --> 3.12121, 4.21311 --> 3.77049, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 178.21 sec CPU time.
[LOG] Overall execution time: 178 sec real time.
Synthesis time: 178.51 sec (Real time) / 176.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.55 sec (Real time) / 8.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1098 10 35 1 1041
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 266.4 sec CPU time.
[LOG] Relation determinization time: 267 sec real time.
[LOG] Final circuit size: 910 new AND gates.
[LOG] Size before ABC: 1181 AND gates.
[LOG] Size after ABC: 908 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 264.8/265 sec (3.12/3 sec, 2.53/2 sec, 4.97/5 sec, 6.52/7 sec, 4.75/5 sec, 3.96/4 sec, 3.36/3 sec, 4.05/4 sec, 11.98/12 sec, 3.81/4 sec, 5/5 sec, 8.62/8 sec, 10.35/11 sec, 14.88/15 sec, 23.88/24 sec, 15.38/15 sec, 9.35/9 sec, 15.8/16 sec, 9.7/10 sec, 11.76/12 sec, 6.6/6 sec, 10.92/11 sec, 12.79/13 sec, 10.51/10 sec, 8.37/9 sec, 14.61/14 sec, 15.27/16 sec, 11.96/12 sec )
[LOG] Nr of iterations: 634 (2, 5, 34, 7, 6, 3, 9, 15, 31, 13, 48, 70, 75, 16, 1, 1, 30, 5, 5, 2, 8, 14, 29, 10, 46, 69, 68, 12 )
[LOG] Total clause computation time: 86.95/85 sec (1.29/1.29 sec, 0.82/0.82 sec, 1.55/1.55 sec, 2.12/2.12 sec, 1.24/1.24 sec, 1.12/1.12 sec, 1.06/1.06 sec, 1.07/1.07 sec, 2.28/2.28 sec, 1.05/1.05 sec, 2.09/2.09 sec, 4.18/4.18 sec, 5.22/5.22 sec, 5.83/5.83 sec, 3.71/3.71 sec, 6.35/6.35 sec, 2.93/2.93 sec, 3.31/3.31 sec, 2.28/2.28 sec, 1.69/1.69 sec, 2.56/2.56 sec, 2.06/2.06 sec, 2.41/2.41 sec, 1.68/1.68 sec, 3.82/3.82 sec, 9.05/9.05 sec, 9.25/9.25 sec, 4.93/4.93 sec )
[LOG] Total clause minimization time: 176.97/179 sec (1.8/1.8 sec, 1.68/1.68 sec, 3.38/3.38 sec, 4.36/4.36 sec, 3.48/3.48 sec, 2.81/2.81 sec, 2.26/2.26 sec, 2.94/2.94 sec, 9.67/9.67 sec, 2.72/2.72 sec, 2.88/2.88 sec, 4.4/4.4 sec, 5.1/5.1 sec, 9.01/9.01 sec, 20.15/20.15 sec, 9/9 sec, 6.39/6.39 sec, 12.46/12.46 sec, 7.4/7.4 sec, 10.04/10.04 sec, 4.01/4.01 sec, 8.83/8.83 sec, 10.36/10.36 sec, 8.81/8.81 sec, 4.52/4.52 sec, 5.51/5.51 sec, 6/6 sec, 7/7 sec )
[LOG] Total clause size reduction: 74951 --> 2232 (413 --> 1, 1532 --> 12, 10428 --> 96, 1836 --> 8, 1460 --> 6, 550 --> 3, 2096 --> 12, 3472 --> 24, 7080 --> 116, 2724 --> 19, 10152 --> 178, 14076 --> 331, 15022 --> 357, 3030 --> 51, 1 --> 1, 1 --> 1, 80 --> 79, 6 --> 6, 6 --> 6, 3 --> 3, 12 --> 12, 24 --> 24, 107 --> 106, 13 --> 13, 171 --> 154, 331 --> 298, 295 --> 285, 30 --> 30 )
[LOG] Average clause size reduction: 118.219 --> 3.5205 (206.5 --> 0.5, 306.4 --> 2.4, 306.706 --> 2.82353, 262.286 --> 1.14286, 243.333 --> 1, 183.333 --> 1, 232.889 --> 1.33333, 231.467 --> 1.6, 228.387 --> 3.74194, 209.538 --> 1.46154, 211.5 --> 3.70833, 201.086 --> 4.72857, 200.293 --> 4.76, 189.375 --> 3.1875, 1 --> 1, 1 --> 1, 2.66667 --> 2.63333, 1.2 --> 1.2, 1.2 --> 1.2, 1.5 --> 1.5, 1.5 --> 1.5, 1.71429 --> 1.71429, 3.68966 --> 3.65517, 1.3 --> 1.3, 3.71739 --> 3.34783, 4.7971 --> 4.31884, 4.33824 --> 4.19118, 2.5 --> 2.5 )
[LOG] Overall execution time: 266.41 sec CPU time.
[LOG] Overall execution time: 267 sec real time.
Synthesis time: 266.77 sec (Real time) / 264.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.13 sec (Real time) / 11.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1331 11 37 1 1271
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 807.69 sec CPU time.
[LOG] Relation determinization time: 808 sec real time.
[LOG] Final circuit size: 853 new AND gates.
[LOG] Size before ABC: 1040 AND gates.
[LOG] Size after ABC: 851 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 801.78/801 sec (24.22/24 sec, 16.61/16 sec, 29.74/29 sec, 22.3/23 sec, 19.61/19 sec, 23.65/24 sec, 19.18/19 sec, 19.56/20 sec, 75.76/75 sec, 18.79/19 sec, 17.64/18 sec, 23.75/24 sec, 20.22/20 sec, 21.39/21 sec, 28.89/29 sec, 35.76/36 sec, 37.61/37 sec, 31.55/32 sec, 26.68/27 sec, 34.82/35 sec, 25.45/25 sec, 23.95/24 sec, 31.23/31 sec, 31.89/32 sec, 20.94/21 sec, 23.61/24 sec, 23.87/23 sec, 22.17/23 sec, 20/20 sec, 30.94/31 sec )
[LOG] Nr of iterations: 626 (2, 2, 27, 7, 7, 10, 11, 5, 46, 13, 39, 11, 72, 49, 31, 1, 1, 21, 5, 5, 9, 7, 4, 45, 9, 36, 10, 65, 46, 30 )
[LOG] Total clause computation time: 215.47/213 sec (9.47/9.47 sec, 6.8/6.8 sec, 5.3/5.3 sec, 3.95/3.95 sec, 3.77/3.77 sec, 3.7/3.7 sec, 3.55/3.55 sec, 3.23/3.23 sec, 7.15/7.15 sec, 4.42/4.42 sec, 7.45/7.45 sec, 4.65/4.65 sec, 10.4/10.4 sec, 10.03/10.03 sec, 12.69/12.69 sec, 9.94/9.94 sec, 19.89/19.89 sec, 5.93/5.93 sec, 7.28/7.28 sec, 8.45/8.45 sec, 5.37/5.37 sec, 6.55/6.55 sec, 4.69/4.69 sec, 8.89/8.89 sec, 5.71/5.71 sec, 7.06/7.06 sec, 7.58/7.58 sec, 8.29/8.29 sec, 7.29/7.29 sec, 5.99/5.99 sec )
[LOG] Total clause minimization time: 584.13/586 sec (14.68/14.68 sec, 9.73/9.73 sec, 24.36/24.36 sec, 18.27/18.27 sec, 15.77/15.77 sec, 19.86/19.86 sec, 15.56/15.56 sec, 16.25/16.25 sec, 68.53/68.53 sec, 14.28/14.28 sec, 10.1/10.1 sec, 19.02/19.02 sec, 9.68/9.68 sec, 11.27/11.27 sec, 16.1/16.1 sec, 25.77/25.77 sec, 17.66/17.66 sec, 25.57/25.57 sec, 19.35/19.35 sec, 26.32/26.32 sec, 20.02/20.02 sec, 17.35/17.35 sec, 26.49/26.49 sec, 22.95/22.95 sec, 15.18/15.18 sec, 16.48/16.48 sec, 16.23/16.23 sec, 13.79/13.79 sec, 12.63/12.63 sec, 24.88/24.88 sec )
[LOG] Total clause size reduction: 84449 --> 1948 (463 --> 1, 429 --> 1, 9412 --> 81, 2100 --> 8, 2034 --> 11, 2889 --> 11, 3080 --> 17, 1168 --> 5, 12645 --> 169, 3204 --> 35, 9652 --> 144, 2420 --> 13, 16259 --> 346, 10944 --> 174, 6810 --> 84, 1 --> 1, 1 --> 1, 52 --> 52, 6 --> 6, 8 --> 8, 11 --> 11, 8 --> 8, 5 --> 5, 169 --> 168, 12 --> 12, 127 --> 127, 13 --> 13, 291 --> 229, 152 --> 123, 84 --> 84 )
[LOG] Average clause size reduction: 134.903 --> 3.11182 (231.5 --> 0.5, 214.5 --> 0.5, 348.593 --> 3, 300 --> 1.14286, 290.571 --> 1.57143, 288.9 --> 1.1, 280 --> 1.54545, 233.6 --> 1, 274.891 --> 3.67391, 246.462 --> 2.69231, 247.487 --> 3.69231, 220 --> 1.18182, 225.819 --> 4.80556, 223.347 --> 3.55102, 219.677 --> 2.70968, 1 --> 1, 1 --> 1, 2.47619 --> 2.47619, 1.2 --> 1.2, 1.6 --> 1.6, 1.22222 --> 1.22222, 1.14286 --> 1.14286, 1.25 --> 1.25, 3.75556 --> 3.73333, 1.33333 --> 1.33333, 3.52778 --> 3.52778, 1.3 --> 1.3, 4.47692 --> 3.52308, 3.30435 --> 2.67391, 2.8 --> 2.8 )
[LOG] Overall execution time: 807.71 sec CPU time.
[LOG] Overall execution time: 808 sec real time.
Synthesis time: 808.02 sec (Real time) / 801.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.84 sec (Real time) / 9.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1324 12 40 1 1259
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 393.66 sec CPU time.
[LOG] Relation determinization time: 394 sec real time.
[LOG] Final circuit size: 1034 new AND gates.
[LOG] Size before ABC: 1248 AND gates.
[LOG] Size after ABC: 1032 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 391.65/392 sec (3.04/3 sec, 3.73/4 sec, 4.76/5 sec, 6.05/6 sec, 8.16/8 sec, 7.37/7 sec, 6.84/7 sec, 6.65/7 sec, 9.46/9 sec, 5.33/6 sec, 11.9/11 sec, 6.41/7 sec, 8.12/8 sec, 19.64/20 sec, 15.32/15 sec, 18.04/18 sec, 19.84/20 sec, 17.1/17 sec, 13.8/14 sec, 11.17/11 sec, 11.98/12 sec, 14.32/14 sec, 14.4/15 sec, 15.34/15 sec, 10.72/11 sec, 10.72/10 sec, 20.99/21 sec, 10.32/11 sec, 11.79/12 sec, 11.21/11 sec, 12.89/13 sec, 11.45/11 sec, 11.05/11 sec, 21.74/22 sec )
[LOG] Nr of iterations: 802 (3, 2, 45, 12, 14, 9, 10, 9, 58, 13, 56, 13, 16, 73, 54, 26, 18, 1, 1, 38, 11, 13, 7, 8, 8, 53, 11, 50, 11, 15, 56, 47, 24, 17 )
[LOG] Total clause computation time: 127.31/133 sec (1.12/1.12 sec, 1.91/1.91 sec, 2.26/2.26 sec, 2.33/2.33 sec, 2.91/2.91 sec, 3.57/3.57 sec, 2.19/2.19 sec, 1.89/1.89 sec, 3.27/3.27 sec, 1.77/1.77 sec, 4.98/4.98 sec, 2.12/2.12 sec, 2.37/2.37 sec, 8.73/8.73 sec, 8.26/8.26 sec, 6.79/6.79 sec, 7.82/7.82 sec, 3.93/3.93 sec, 6.27/6.27 sec, 2.07/2.07 sec, 2.42/2.42 sec, 4.98/4.98 sec, 4.39/4.39 sec, 8.12/8.12 sec, 2.64/2.64 sec, 2.8/2.8 sec, 1.8/1.8 sec, 3.25/3.25 sec, 2.21/2.21 sec, 2.18/2.18 sec, 4.3/4.3 sec, 3.15/3.15 sec, 3.51/3.51 sec, 5/5 sec )
[LOG] Total clause minimization time: 262.97/259 sec (1.89/1.89 sec, 1.77/1.77 sec, 2.46/2.46 sec, 3.68/3.68 sec, 5.21/5.21 sec, 3.76/3.76 sec, 4.6/4.6 sec, 4.7/4.7 sec, 6.11/6.11 sec, 3.51/3.51 sec, 6.87/6.87 sec, 4.25/4.25 sec, 5.69/5.69 sec, 10.86/10.86 sec, 7/7 sec, 11.2/11.2 sec, 11.97/11.97 sec, 13.14/13.14 sec, 7.5/7.5 sec, 9.07/9.07 sec, 9.52/9.52 sec, 9.32/9.32 sec, 9.99/9.99 sec, 7.19/7.19 sec, 8.05/8.05 sec, 7.89/7.89 sec, 19.16/19.16 sec, 7.04/7.04 sec, 9.54/9.54 sec, 8.99/8.99 sec, 8.56/8.56 sec, 8.27/8.27 sec, 7.5/7.5 sec, 16.71/16.71 sec )
[LOG] Total clause size reduction: 126155 --> 2450 (1052 --> 3, 488 --> 1, 18524 --> 130, 4433 --> 14, 5005 --> 20, 2936 --> 15, 3177 --> 14, 2680 --> 11, 18468 --> 234, 3720 --> 14, 16280 --> 241, 3336 --> 14, 4020 --> 19, 17712 --> 420, 12985 --> 192, 6100 --> 66, 4131 --> 37, 1 --> 1, 1 --> 1, 98 --> 97, 14 --> 14, 20 --> 19, 11 --> 10, 11 --> 10, 11 --> 11, 194 --> 171, 12 --> 12, 186 --> 173, 12 --> 12, 19 --> 18, 267 --> 226, 153 --> 132, 61 --> 61, 37 --> 37 )
[LOG] Average clause size reduction: 157.3 --> 3.05486 (350.667 --> 1, 244 --> 0.5, 411.644 --> 2.88889, 369.417 --> 1.16667, 357.5 --> 1.42857, 326.222 --> 1.66667, 317.7 --> 1.4, 297.778 --> 1.22222, 318.414 --> 4.03448, 286.154 --> 1.07692, 290.714 --> 4.30357, 256.615 --> 1.07692, 251.25 --> 1.1875, 242.63 --> 5.75342, 240.463 --> 3.55556, 234.615 --> 2.53846, 229.5 --> 2.05556, 1 --> 1, 1 --> 1, 2.57895 --> 2.55263, 1.27273 --> 1.27273, 1.53846 --> 1.46154, 1.57143 --> 1.42857, 1.375 --> 1.25, 1.375 --> 1.375, 3.66038 --> 3.22642, 1.09091 --> 1.09091, 3.72 --> 3.46, 1.09091 --> 1.09091, 1.26667 --> 1.2, 4.76786 --> 4.03571, 3.25532 --> 2.80851, 2.54167 --> 2.54167, 2.17647 --> 2.17647 )
[LOG] Overall execution time: 393.67 sec CPU time.
[LOG] Overall execution time: 394 sec real time.
Synthesis time: 394.02 sec (Real time) / 388.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.93 sec (Real time) / 12.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1568 13 43 1 1497
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 538.93 sec CPU time.
[LOG] Relation determinization time: 539 sec real time.
[LOG] Final circuit size: 1291 new AND gates.
[LOG] Size before ABC: 1594 AND gates.
[LOG] Size after ABC: 1289 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 536.37/537 sec (6.84/7 sec, 7.62/8 sec, 8.67/8 sec, 8/8 sec, 6.8/7 sec, 7.46/8 sec, 6.6/6 sec, 8.77/9 sec, 15.76/16 sec, 6.68/6 sec, 12.66/13 sec, 9.21/9 sec, 8.01/8 sec, 6.88/7 sec, 21.9/22 sec, 23.14/23 sec, 23/23 sec, 25.49/26 sec, 16.57/16 sec, 23.82/24 sec, 22.69/23 sec, 22.59/22 sec, 19.17/20 sec, 17.17/17 sec, 19.73/20 sec, 12.96/12 sec, 13.35/14 sec, 20.33/20 sec, 22.23/22 sec, 14.83/15 sec, 19.32/20 sec, 12.51/12 sec, 13.83/14 sec, 18.41/18 sec, 17.91/18 sec, 15.46/16 sec )
[LOG] Nr of iterations: 942 (2, 5, 31, 9, 9, 16, 16, 13, 59, 4, 52, 22, 11, 22, 111, 70, 37, 19, 1, 1, 26, 8, 8, 12, 14, 9, 52, 3, 46, 20, 10, 21, 87, 66, 34, 16 )
[LOG] Total clause computation time: 178.21/182 sec (1.87/1.87 sec, 3.63/3.63 sec, 2.79/2.79 sec, 3.42/3.42 sec, 2.24/2.24 sec, 3.38/3.38 sec, 1.98/1.98 sec, 3.91/3.91 sec, 4/4 sec, 2.17/2.17 sec, 6.9/6.9 sec, 3.18/3.18 sec, 2.78/2.78 sec, 2.28/2.28 sec, 7.83/7.83 sec, 11.84/11.84 sec, 7.92/7.92 sec, 9.6/9.6 sec, 4.38/4.38 sec, 11.64/11.64 sec, 4.02/4.02 sec, 6.11/6.11 sec, 3.86/3.86 sec, 4.04/4.04 sec, 4.72/4.72 sec, 2.97/2.97 sec, 4.53/4.53 sec, 3.31/3.31 sec, 11.37/11.37 sec, 3.83/3.83 sec, 6.97/6.97 sec, 2.67/2.67 sec, 4.01/4.01 sec, 7.59/7.59 sec, 3.96/3.96 sec, 6.51/6.51 sec )
[LOG] Total clause minimization time: 356.4/354 sec (4.93/4.93 sec, 3.94/3.94 sec, 5.82/5.82 sec, 4.54/4.54 sec, 4.5/4.5 sec, 4.02/4.02 sec, 4.57/4.57 sec, 4.82/4.82 sec, 11.7/11.7 sec, 4.46/4.46 sec, 5.7/5.7 sec, 5.96/5.96 sec, 5.16/5.16 sec, 4.54/4.54 sec, 13.93/13.93 sec, 11.24/11.24 sec, 15/15 sec, 15.83/15.83 sec, 12.16/12.16 sec, 12.15/12.15 sec, 18.61/18.61 sec, 16.45/16.45 sec, 15.28/15.28 sec, 13.1/13.1 sec, 14.98/14.98 sec, 9.96/9.96 sec, 8.78/8.78 sec, 16.99/16.99 sec, 10.83/10.83 sec, 10.97/10.97 sec, 12.32/12.32 sec, 9.8/9.8 sec, 9.78/9.78 sec, 10.77/10.77 sec, 13.91/13.91 sec, 8.9/8.9 sec )
[LOG] Total clause size reduction: 154810 --> 3225 (561 --> 1, 2076 --> 11, 13500 --> 100, 3480 --> 13, 3368 --> 9, 6030 --> 31, 5805 --> 23, 4440 --> 17, 20590 --> 248, 1026 --> 4, 16677 --> 224, 6489 --> 28, 2940 --> 13, 5943 --> 26, 28600 --> 619, 17871 --> 377, 9288 --> 101, 4626 --> 51, 1 --> 1, 1 --> 1, 76 --> 76, 13 --> 13, 9 --> 9, 19 --> 19, 20 --> 20, 10 --> 10, 194 --> 186, 4 --> 4, 181 --> 169, 25 --> 24, 13 --> 13, 26 --> 25, 428 --> 334, 351 --> 296, 89 --> 89, 40 --> 40 )
[LOG] Average clause size reduction: 164.342 --> 3.42357 (280.5 --> 0.5, 415.2 --> 2.2, 435.484 --> 3.22581, 386.667 --> 1.44444, 374.222 --> 1, 376.875 --> 1.9375, 362.812 --> 1.4375, 341.538 --> 1.30769, 348.983 --> 4.20339, 256.5 --> 1, 320.712 --> 4.30769, 294.955 --> 1.27273, 267.273 --> 1.18182, 270.136 --> 1.18182, 257.658 --> 5.57658, 255.3 --> 5.38571, 251.027 --> 2.72973, 243.474 --> 2.68421, 1 --> 1, 1 --> 1, 2.92308 --> 2.92308, 1.625 --> 1.625, 1.125 --> 1.125, 1.58333 --> 1.58333, 1.42857 --> 1.42857, 1.11111 --> 1.11111, 3.73077 --> 3.57692, 1.33333 --> 1.33333, 3.93478 --> 3.67391, 1.25 --> 1.2, 1.3 --> 1.3, 1.2381 --> 1.19048, 4.91954 --> 3.83908, 5.31818 --> 4.48485, 2.61765 --> 2.61765, 2.5 --> 2.5 )
[LOG] Overall execution time: 538.94 sec CPU time.
[LOG] Overall execution time: 539 sec real time.
Synthesis time: 539.34 sec (Real time) / 532.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.88 sec (Real time) / 23.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1860 14 45 1 1785
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 588.25 sec CPU time.
[LOG] Relation determinization time: 588 sec real time.
[LOG] Final circuit size: 639 new AND gates.
[LOG] Size before ABC: 784 AND gates.
[LOG] Size after ABC: 639 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 585.17/585 sec (8.35/8 sec, 8.51/8 sec, 5.69/6 sec, 12.76/13 sec, 9.29/9 sec, 10.52/11 sec, 12.68/12 sec, 9.85/10 sec, 11.75/12 sec, 11.02/11 sec, 12.19/12 sec, 12.66/13 sec, 8.64/9 sec, 8.6/8 sec, 18.2/18 sec, 12.38/13 sec, 12.36/12 sec, 22.78/23 sec, 22.48/22 sec, 21.81/22 sec, 15.43/16 sec, 18.71/18 sec, 15.97/16 sec, 16.95/17 sec, 19.97/20 sec, 17.75/18 sec, 15.93/16 sec, 17.64/18 sec, 23.09/23 sec, 16.43/16 sec, 21.1/21 sec, 22.72/23 sec, 23.11/23 sec, 15.9/16 sec, 15.85/16 sec, 14.95/15 sec, 26/26 sec, 15.15/15 sec )
[LOG] Nr of iterations: 535 (9, 10, 5, 30, 14, 6, 11, 13, 11, 17, 12, 7, 11, 8, 15, 14, 69, 16, 18, 7, 8, 3, 18, 12, 5, 10, 12, 8, 16, 11, 6, 9, 6, 13, 10, 53, 15, 17 )
[LOG] Total clause computation time: 187.25/188 sec (5.23/5.23 sec, 5.34/5.34 sec, 1.83/1.83 sec, 4.07/4.07 sec, 4.59/4.59 sec, 2.81/2.81 sec, 3.82/3.82 sec, 3.39/3.39 sec, 3.14/3.14 sec, 5.1/5.1 sec, 5.59/5.59 sec, 3.7/3.7 sec, 2.57/2.57 sec, 3.92/3.92 sec, 10.28/10.28 sec, 4.4/4.4 sec, 6.41/6.41 sec, 8.04/8.04 sec, 9.69/9.69 sec, 14.95/14.95 sec, 8.97/8.97 sec, 2.54/2.54 sec, 2.7/2.7 sec, 8.67/8.67 sec, 3.35/3.35 sec, 3.45/3.45 sec, 2.97/2.97 sec, 2.97/2.97 sec, 3.79/3.79 sec, 3.74/3.74 sec, 3.42/3.42 sec, 3.17/3.17 sec, 2.44/2.44 sec, 2.56/2.56 sec, 2.89/2.89 sec, 7.29/7.29 sec, 7.16/7.16 sec, 6.3/6.3 sec )
[LOG] Total clause minimization time: 395.84/397 sec (3.07/3.07 sec, 3.11/3.11 sec, 3.8/3.8 sec, 8.63/8.63 sec, 4.64/4.64 sec, 7.65/7.65 sec, 8.8/8.8 sec, 6.39/6.39 sec, 8.56/8.56 sec, 5.85/5.85 sec, 6.54/6.54 sec, 8.9/8.9 sec, 6.01/6.01 sec, 4.61/4.61 sec, 7.85/7.85 sec, 7.9/7.9 sec, 5.87/5.87 sec, 14.67/14.67 sec, 12.73/12.73 sec, 6.82/6.82 sec, 6.41/6.41 sec, 16.12/16.12 sec, 13.23/13.23 sec, 8.24/8.24 sec, 16.58/16.58 sec, 14.27/14.27 sec, 12.91/12.91 sec, 14.63/14.63 sec, 19.24/19.24 sec, 12.65/12.65 sec, 17.63/17.63 sec, 19.52/19.52 sec, 20.62/20.62 sec, 13.3/13.3 sec, 12.91/12.91 sec, 7.61/7.61 sec, 18.77/18.77 sec, 8.8/8.8 sec )
[LOG] Total clause size reduction: 99316 --> 1288 (4272 --> 10, 4797 --> 15, 2108 --> 5, 14587 --> 106, 6292 --> 34, 2075 --> 6, 4040 --> 14, 4680 --> 17, 3750 --> 16, 5776 --> 29, 3806 --> 19, 1998 --> 11, 3180 --> 20, 2114 --> 19, 4032 --> 26, 3627 --> 36, 18904 --> 224, 4095 --> 76, 4624 --> 60, 7 --> 7, 9 --> 9, 3 --> 3, 46 --> 42, 28 --> 27, 6 --> 6, 14 --> 14, 17 --> 17, 12 --> 12, 29 --> 29, 19 --> 19, 11 --> 11, 16 --> 16, 14 --> 14, 23 --> 23, 22 --> 22, 147 --> 147, 76 --> 67, 60 --> 60 )
[LOG] Average clause size reduction: 185.637 --> 2.40748 (474.667 --> 1.11111, 479.7 --> 1.5, 421.6 --> 1, 486.233 --> 3.53333, 449.429 --> 2.42857, 345.833 --> 1, 367.273 --> 1.27273, 360 --> 1.30769, 340.909 --> 1.45455, 339.765 --> 1.70588, 317.167 --> 1.58333, 285.429 --> 1.57143, 289.091 --> 1.81818, 264.25 --> 2.375, 268.8 --> 1.73333, 259.071 --> 2.57143, 273.971 --> 3.24638, 255.938 --> 4.75, 256.889 --> 3.33333, 1 --> 1, 1.125 --> 1.125, 1 --> 1, 2.55556 --> 2.33333, 2.33333 --> 2.25, 1.2 --> 1.2, 1.4 --> 1.4, 1.41667 --> 1.41667, 1.5 --> 1.5, 1.8125 --> 1.8125, 1.72727 --> 1.72727, 1.83333 --> 1.83333, 1.77778 --> 1.77778, 2.33333 --> 2.33333, 1.76923 --> 1.76923, 2.2 --> 2.2, 2.77358 --> 2.77358, 5.06667 --> 4.46667, 3.52941 --> 3.52941 )
[LOG] Overall execution time: 588.26 sec CPU time.
[LOG] Overall execution time: 588 sec real time.
Synthesis time: 588.55 sec (Real time) / 582.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.29 sec (Real time) / 8.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1251 15 47 1 1170
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 411.58 sec CPU time.
[LOG] Relation determinization time: 412 sec real time.
[LOG] Final circuit size: 956 new AND gates.
[LOG] Size before ABC: 1181 AND gates.
[LOG] Size after ABC: 956 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 409.14/408 sec (6.39/6 sec, 3.64/3 sec, 4.34/4 sec, 7.16/8 sec, 6.86/7 sec, 5.13/5 sec, 5.75/5 sec, 5.42/6 sec, 4.69/5 sec, 6.07/6 sec, 7.37/7 sec, 6.49/6 sec, 6.71/7 sec, 5.67/6 sec, 5.42/5 sec, 7.01/7 sec, 7.54/8 sec, 7.06/7 sec, 17.94/18 sec, 18.13/18 sec, 12.52/13 sec, 20.52/20 sec, 13.23/13 sec, 13.25/14 sec, 10.62/10 sec, 11.75/12 sec, 11.61/12 sec, 11.97/12 sec, 19.85/19 sec, 13.3/14 sec, 10.61/10 sec, 16.06/16 sec, 12.78/13 sec, 13.81/14 sec, 10.85/11 sec, 15.78/16 sec, 11.13/11 sec, 10.34/10 sec, 11.42/11 sec, 12.95/13 sec )
[LOG] Nr of iterations: 818 (11, 5, 3, 18, 24, 11, 15, 16, 15, 8, 20, 6, 16, 20, 22, 18, 92, 42, 27, 45, 5, 4, 2, 17, 14, 10, 14, 13, 13, 7, 18, 5, 15, 18, 21, 17, 83, 38, 26, 44 )
[LOG] Total clause computation time: 137.76/135 sec (4.22/4.22 sec, 1.97/1.97 sec, 0.64/0.64 sec, 2.54/2.54 sec, 2.51/2.51 sec, 2.12/2.12 sec, 1.95/1.95 sec, 2.69/2.69 sec, 1.89/1.89 sec, 2.47/2.47 sec, 3.21/3.21 sec, 2.16/2.16 sec, 1.6/1.6 sec, 1.57/1.57 sec, 2.06/2.06 sec, 3.25/3.25 sec, 3.81/3.81 sec, 1.53/1.53 sec, 6.84/6.84 sec, 6.48/6.48 sec, 7.58/7.58 sec, 15.72/15.72 sec, 3.97/3.97 sec, 5.64/5.64 sec, 3.87/3.87 sec, 3.56/3.56 sec, 2.67/2.67 sec, 2.89/2.89 sec, 2.55/2.55 sec, 2.12/2.12 sec, 1.87/1.87 sec, 2.49/2.49 sec, 3.72/3.72 sec, 3.17/3.17 sec, 2.67/2.67 sec, 1.94/1.94 sec, 3.67/3.67 sec, 2.44/2.44 sec, 4.74/4.74 sec, 4.97/4.97 sec )
[LOG] Total clause minimization time: 269.6/269 sec (2.13/2.13 sec, 1.62/1.62 sec, 3.66/3.66 sec, 4.57/4.57 sec, 4.29/4.29 sec, 2.96/2.96 sec, 3.74/3.74 sec, 2.68/2.68 sec, 2.76/2.76 sec, 3.55/3.55 sec, 4.09/4.09 sec, 4.28/4.28 sec, 5.06/5.06 sec, 4.06/4.06 sec, 3.31/3.31 sec, 3.7/3.7 sec, 3.64/3.64 sec, 5.48/5.48 sec, 11.04/11.04 sec, 11.59/11.59 sec, 4.91/4.91 sec, 4.77/4.77 sec, 9.22/9.22 sec, 7.58/7.58 sec, 6.72/6.72 sec, 8.16/8.16 sec, 8.91/8.91 sec, 9.04/9.04 sec, 17.27/17.27 sec, 11.14/11.14 sec, 8.7/8.7 sec, 13.54/13.54 sec, 9.03/9.03 sec, 10.61/10.61 sec, 8.15/8.15 sec, 13.8/13.8 sec, 7.42/7.42 sec, 7.86/7.86 sec, 6.65/6.65 sec, 7.91/7.91 sec )
[LOG] Total clause size reduction: 147489 --> 2066 (5620 --> 17, 2244 --> 5, 1110 --> 2, 9044 --> 53, 11891 --> 101, 4430 --> 16, 6020 --> 16, 6255 --> 21, 5614 --> 22, 2709 --> 16, 7087 --> 34, 1805 --> 9, 5175 --> 19, 6327 --> 38, 6657 --> 32, 5151 --> 27, 27482 --> 348, 11931 --> 113, 7436 --> 99, 12540 --> 158, 5 --> 5, 5 --> 5, 2 --> 2, 53 --> 49, 35 --> 33, 16 --> 16, 16 --> 16, 17 --> 17, 19 --> 19, 16 --> 16, 25 --> 25, 9 --> 9, 19 --> 19, 28 --> 28, 32 --> 32, 27 --> 27, 287 --> 260, 93 --> 92, 99 --> 92, 158 --> 158 )
[LOG] Average clause size reduction: 180.304 --> 2.52567 (510.909 --> 1.54545, 448.8 --> 1, 370 --> 0.666667, 502.444 --> 2.94444, 495.458 --> 4.20833, 402.727 --> 1.45455, 401.333 --> 1.06667, 390.938 --> 1.3125, 374.267 --> 1.46667, 338.625 --> 2, 354.35 --> 1.7, 300.833 --> 1.5, 323.438 --> 1.1875, 316.35 --> 1.9, 302.591 --> 1.45455, 286.167 --> 1.5, 298.717 --> 3.78261, 284.071 --> 2.69048, 275.407 --> 3.66667, 278.667 --> 3.51111, 1 --> 1, 1.25 --> 1.25, 1 --> 1, 3.11765 --> 2.88235, 2.5 --> 2.35714, 1.6 --> 1.6, 1.14286 --> 1.14286, 1.30769 --> 1.30769, 1.46154 --> 1.46154, 2.28571 --> 2.28571, 1.38889 --> 1.38889, 1.8 --> 1.8, 1.26667 --> 1.26667, 1.55556 --> 1.55556, 1.52381 --> 1.52381, 1.58824 --> 1.58824, 3.45783 --> 3.13253, 2.44737 --> 2.42105, 3.80769 --> 3.53846, 3.59091 --> 3.59091 )
[LOG] Overall execution time: 411.58 sec CPU time.
[LOG] Overall execution time: 412 sec real time.
Synthesis time: 411.93 sec (Real time) / 406.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.95 sec (Real time) / 12.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1602 16 49 1 1517
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 732.4 sec CPU time.
[LOG] Relation determinization time: 733 sec real time.
[LOG] Final circuit size: 1064 new AND gates.
[LOG] Size before ABC: 1277 AND gates.
[LOG] Size after ABC: 1063 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 728.79/729 sec (10.73/10 sec, 10.69/11 sec, 11/11 sec, 19.84/20 sec, 9.67/10 sec, 10.11/10 sec, 10.74/11 sec, 9.05/9 sec, 9.31/9 sec, 10.25/10 sec, 10.24/10 sec, 9.72/10 sec, 10.51/11 sec, 11.4/11 sec, 10.38/10 sec, 9.99/10 sec, 15.44/16 sec, 12.29/12 sec, 10.78/11 sec, 30.4/30 sec, 27.68/28 sec, 28.64/29 sec, 21.69/21 sec, 26.69/27 sec, 23.59/24 sec, 20.42/20 sec, 20.07/20 sec, 19.24/19 sec, 30.19/31 sec, 22.25/22 sec, 17.67/18 sec, 21.99/22 sec, 17.9/17 sec, 22.31/23 sec, 22.29/22 sec, 16.99/17 sec, 23.4/23 sec, 15.31/16 sec, 22.4/22 sec, 18.29/18 sec, 21.02/21 sec, 26.22/27 sec )
[LOG] Nr of iterations: 803 (8, 6, 2, 25, 20, 8, 13, 7, 7, 16, 10, 12, 10, 13, 18, 6, 92, 59, 42, 22, 30, 7, 5, 1, 21, 13, 7, 11, 6, 6, 13, 8, 10, 7, 12, 16, 5, 81, 57, 41, 21, 29 )
[LOG] Total clause computation time: 227.63/223 sec (4.08/4.08 sec, 6.5/6.5 sec, 1.66/1.66 sec, 4.03/4.03 sec, 5.99/5.99 sec, 5.01/5.01 sec, 4.96/4.96 sec, 4.43/4.43 sec, 4.25/4.25 sec, 4.34/4.34 sec, 4.09/4.09 sec, 3.7/3.7 sec, 4.34/4.34 sec, 4.93/4.93 sec, 3.53/3.53 sec, 4.39/4.39 sec, 7.3/7.3 sec, 5.36/5.36 sec, 3.61/3.61 sec, 11.63/11.63 sec, 9.82/9.82 sec, 17.86/17.86 sec, 9.67/9.67 sec, 5.35/5.35 sec, 6.01/6.01 sec, 10.94/10.94 sec, 3.95/3.95 sec, 3.9/3.9 sec, 4.51/4.51 sec, 3.74/3.74 sec, 3.82/3.82 sec, 3.81/3.81 sec, 3.33/3.33 sec, 2.54/2.54 sec, 1.61/1.61 sec, 3.31/3.31 sec, 3.25/3.25 sec, 5.65/5.65 sec, 2.48/2.48 sec, 3.93/3.93 sec, 7.73/7.73 sec, 12.29/12.29 sec )
[LOG] Total clause minimization time: 498.66/503 sec (6.58/6.58 sec, 4.12/4.12 sec, 9.28/9.28 sec, 15.73/15.73 sec, 3.62/3.62 sec, 5.04/5.04 sec, 5.7/5.7 sec, 4.55/4.55 sec, 4.99/4.99 sec, 5.85/5.85 sec, 6.09/6.09 sec, 5.95/5.95 sec, 6.11/6.11 sec, 6.41/6.41 sec, 6.77/6.77 sec, 5.52/5.52 sec, 8.07/8.07 sec, 6.85/6.85 sec, 7.09/7.09 sec, 18.67/18.67 sec, 17.79/17.79 sec, 10.75/10.75 sec, 11.97/11.97 sec, 21.3/21.3 sec, 17.53/17.53 sec, 9.44/9.44 sec, 16.06/16.06 sec, 15.3/15.3 sec, 25.63/25.63 sec, 18.46/18.46 sec, 13.81/13.81 sec, 18.14/18.14 sec, 14.51/14.51 sec, 19.73/19.73 sec, 20.64/20.64 sec, 13.64/13.64 sec, 20.11/20.11 sec, 9.58/9.58 sec, 19.87/19.87 sec, 14.31/14.31 sec, 13.23/13.23 sec, 13.87/13.87 sec )
[LOG] Total clause size reduction: 152503 --> 2223 (4207 --> 8, 3000 --> 7, 594 --> 1, 13632 --> 78, 10526 --> 72, 3311 --> 8, 5532 --> 17, 2682 --> 8, 2592 --> 9, 6270 --> 33, 3627 --> 16, 4290 --> 38, 3357 --> 21, 4332 --> 23, 5865 --> 27, 1660 --> 15, 30121 --> 374, 18270 --> 172, 12546 --> 123, 6321 --> 93, 8700 --> 96, 8 --> 8, 7 --> 7, 1 --> 1, 60 --> 56, 34 --> 26, 8 --> 8, 15 --> 15, 8 --> 8, 9 --> 9, 24 --> 24, 12 --> 12, 30 --> 28, 12 --> 12, 23 --> 23, 23 --> 23, 15 --> 15, 302 --> 254, 165 --> 162, 123 --> 123, 93 --> 74, 96 --> 96 )
[LOG] Average clause size reduction: 189.917 --> 2.76837 (525.875 --> 1, 500 --> 1.16667, 297 --> 0.5, 545.28 --> 3.12, 526.3 --> 3.6, 413.875 --> 1, 425.538 --> 1.30769, 383.143 --> 1.14286, 370.286 --> 1.28571, 391.875 --> 2.0625, 362.7 --> 1.6, 357.5 --> 3.16667, 335.7 --> 2.1, 333.231 --> 1.76923, 325.833 --> 1.5, 276.667 --> 2.5, 327.402 --> 4.06522, 309.661 --> 2.91525, 298.714 --> 2.92857, 287.318 --> 4.22727, 290 --> 3.2, 1.14286 --> 1.14286, 1.4 --> 1.4, 1 --> 1, 2.85714 --> 2.66667, 2.61538 --> 2, 1.14286 --> 1.14286, 1.36364 --> 1.36364, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.84615 --> 1.84615, 1.5 --> 1.5, 3 --> 2.8, 1.71429 --> 1.71429, 1.91667 --> 1.91667, 1.4375 --> 1.4375, 3 --> 3, 3.7284 --> 3.1358, 2.89474 --> 2.84211, 3 --> 3, 4.42857 --> 3.52381, 3.31034 --> 3.31034 )
[LOG] Overall execution time: 732.41 sec CPU time.
[LOG] Overall execution time: 733 sec real time.
Synthesis time: 732.75 sec (Real time) / 724.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.84 sec (Real time) / 17.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1754 17 51 1 1666
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 924.36 sec CPU time.
[LOG] Relation determinization time: 924 sec real time.
[LOG] Final circuit size: 1106 new AND gates.
[LOG] Size before ABC: 1299 AND gates.
[LOG] Size after ABC: 1105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 919.88/918 sec (9.08/9 sec, 11.55/11 sec, 15.65/16 sec, 21.48/21 sec, 14.96/15 sec, 14.44/15 sec, 11.39/11 sec, 12.9/13 sec, 11.45/12 sec, 12.54/12 sec, 10.4/11 sec, 15.97/15 sec, 14.48/14 sec, 14.24/14 sec, 10.83/11 sec, 14.49/15 sec, 23.29/23 sec, 14.49/14 sec, 15.72/16 sec, 15.65/16 sec, 24.56/24 sec, 39.13/39 sec, 30.49/30 sec, 35.33/35 sec, 31.81/32 sec, 27.86/28 sec, 21.42/21 sec, 25.89/26 sec, 32.93/33 sec, 21.74/22 sec, 29.34/29 sec, 24.39/25 sec, 30.68/30 sec, 27.48/28 sec, 20.69/21 sec, 22.81/22 sec, 25.21/26 sec, 22.26/22 sec, 15.74/16 sec, 23.34/23 sec, 29.41/29 sec, 22.01/22 sec, 29.12/30 sec, 21.24/21 sec )
[LOG] Nr of iterations: 936 (8, 10, 2, 34, 27, 8, 12, 10, 10, 12, 12, 16, 22, 20, 9, 22, 96, 46, 39, 23, 50, 19, 6, 8, 1, 29, 19, 7, 10, 9, 9, 11, 11, 15, 20, 19, 8, 21, 60, 41, 36, 22, 49, 18 )
[LOG] Total clause computation time: 282.91/281 sec (4.42/4.42 sec, 6.87/6.87 sec, 2.14/2.14 sec, 4.19/4.19 sec, 6.95/6.95 sec, 5.94/5.94 sec, 5.62/5.62 sec, 5.62/5.62 sec, 5.12/5.12 sec, 5.98/5.98 sec, 5.82/5.82 sec, 8.03/8.03 sec, 7.39/7.39 sec, 4.13/4.13 sec, 6.73/6.73 sec, 6.53/6.53 sec, 11.9/11.9 sec, 6.35/6.35 sec, 2.8/2.8 sec, 6.51/6.51 sec, 10.45/10.45 sec, 18.24/18.24 sec, 12.65/12.65 sec, 22.44/22.44 sec, 6.46/6.46 sec, 8.49/8.49 sec, 7.51/7.51 sec, 5.34/5.34 sec, 4.18/4.18 sec, 4.87/4.87 sec, 7.46/7.46 sec, 4.1/4.1 sec, 4.88/4.88 sec, 3.04/3.04 sec, 2.98/2.98 sec, 4.14/4.14 sec, 4.14/4.14 sec, 3.49/3.49 sec, 4.81/4.81 sec, 2.17/2.17 sec, 2.68/2.68 sec, 3.83/3.83 sec, 7.09/7.09 sec, 8.43/8.43 sec )
[LOG] Total clause minimization time: 633.95/637 sec (4.6/4.6 sec, 4.61/4.61 sec, 13.45/13.45 sec, 17.18/17.18 sec, 7.91/7.91 sec, 8.42/8.42 sec, 5.71/5.71 sec, 7.2/7.2 sec, 6.25/6.25 sec, 6.49/6.49 sec, 4.5/4.5 sec, 7.86/7.86 sec, 7.03/7.03 sec, 10.03/10.03 sec, 4.04/4.04 sec, 7.89/7.89 sec, 11.27/11.27 sec, 8.05/8.05 sec, 12.84/12.84 sec, 9.05/9.05 sec, 14/14 sec, 20.78/20.78 sec, 17.79/17.79 sec, 12.83/12.83 sec, 25.3/25.3 sec, 19.32/19.32 sec, 13.86/13.86 sec, 20.49/20.49 sec, 28.7/28.7 sec, 16.82/16.82 sec, 21.83/21.83 sec, 20.22/20.22 sec, 25.74/25.74 sec, 24.39/24.39 sec, 17.65/17.65 sec, 18.61/18.61 sec, 21.02/21.02 sec, 18.72/18.72 sec, 10.85/10.85 sec, 21.13/21.13 sec, 26.66/26.66 sec, 18.13/18.13 sec, 21.97/21.97 sec, 12.76/12.76 sec )
[LOG] Total clause size reduction: 197170 --> 2430 (4452 --> 10, 5715 --> 15, 629 --> 1, 19965 --> 130, 15288 --> 89, 3528 --> 8, 5412 --> 21, 4302 --> 11, 4158 --> 15, 4928 --> 16, 4763 --> 17, 6315 --> 21, 8463 --> 36, 7429 --> 29, 2992 --> 25, 7560 --> 31, 34105 --> 445, 15435 --> 136, 12540 --> 92, 7040 --> 38, 15435 --> 182, 5652 --> 62, 7 --> 7, 12 --> 12, 1 --> 1, 94 --> 86, 51 --> 49, 8 --> 8, 17 --> 17, 11 --> 11, 15 --> 15, 16 --> 16, 17 --> 17, 21 --> 21, 28 --> 28, 29 --> 29, 25 --> 24, 31 --> 31, 212 --> 174, 105 --> 105, 82 --> 82, 38 --> 38, 182 --> 167, 62 --> 62 )
[LOG] Average clause size reduction: 210.652 --> 2.59615 (556.5 --> 1.25, 571.5 --> 1.5, 314.5 --> 0.5, 587.206 --> 3.82353, 566.222 --> 3.2963, 441 --> 1, 451 --> 1.75, 430.2 --> 1.1, 415.8 --> 1.5, 410.667 --> 1.33333, 396.917 --> 1.41667, 394.688 --> 1.3125, 384.682 --> 1.63636, 371.45 --> 1.45, 332.444 --> 2.77778, 343.636 --> 1.40909, 355.26 --> 4.63542, 335.543 --> 2.95652, 321.538 --> 2.35897, 306.087 --> 1.65217, 308.7 --> 3.64, 297.474 --> 3.26316, 1.16667 --> 1.16667, 1.5 --> 1.5, 1 --> 1, 3.24138 --> 2.96552, 2.68421 --> 2.57895, 1.14286 --> 1.14286, 1.7 --> 1.7, 1.22222 --> 1.22222, 1.66667 --> 1.66667, 1.45455 --> 1.45455, 1.54545 --> 1.54545, 1.4 --> 1.4, 1.4 --> 1.4, 1.52632 --> 1.52632, 3.125 --> 3, 1.47619 --> 1.47619, 3.53333 --> 2.9, 2.56098 --> 2.56098, 2.27778 --> 2.27778, 1.72727 --> 1.72727, 3.71429 --> 3.40816, 3.44444 --> 3.44444 )
[LOG] Overall execution time: 924.36 sec CPU time.
[LOG] Overall execution time: 924 sec real time.
Synthesis time: 924.70 sec (Real time) / 914.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.91 sec (Real time) / 20.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1837 18 53 1 1745
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 1021.18 sec CPU time.
[LOG] Relation determinization time: 1021 sec real time.
[LOG] Final circuit size: 1482 new AND gates.
[LOG] Size before ABC: 1790 AND gates.
[LOG] Size after ABC: 1482 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1016.34/1016 sec (13.09/13 sec, 7.84/8 sec, 12.91/13 sec, 20.34/20 sec, 13.43/14 sec, 12.07/12 sec, 8.59/9 sec, 9.59/9 sec, 11.33/12 sec, 9.89/9 sec, 16.27/17 sec, 12.16/12 sec, 12.23/12 sec, 13.68/14 sec, 10.4/10 sec, 12.29/13 sec, 19.12/19 sec, 14.3/14 sec, 15.01/15 sec, 11.5/11 sec, 10.87/10 sec, 20.95/21 sec, 35.04/35 sec, 35.21/36 sec, 40.41/40 sec, 21.96/22 sec, 42.21/42 sec, 18.7/19 sec, 22.03/22 sec, 30.1/30 sec, 21.58/22 sec, 42.51/42 sec, 38/38 sec, 24.95/25 sec, 35.24/35 sec, 29.8/30 sec, 36.9/37 sec, 20.85/21 sec, 35.74/36 sec, 23.61/23 sec, 28.37/29 sec, 34.64/34 sec, 27.46/28 sec, 27.94/28 sec, 31.7/31 sec, 23.53/24 sec )
[LOG] Nr of iterations: 1059 (8, 9, 3, 31, 26, 11, 9, 13, 13, 12, 13, 12, 22, 20, 14, 18, 91, 41, 47, 11, 17, 99, 21, 7, 8, 2, 26, 20, 10, 8, 11, 12, 11, 12, 10, 21, 18, 12, 17, 75, 39, 46, 10, 11, 92, 20 )
[LOG] Total clause computation time: 331.08/333 sec (8.61/8.61 sec, 3.86/3.86 sec, 1.42/1.42 sec, 4.59/4.59 sec, 6.78/6.78 sec, 5.73/5.73 sec, 3.89/3.89 sec, 4.68/4.68 sec, 6.41/6.41 sec, 4.69/4.69 sec, 9.11/9.11 sec, 6.4/6.4 sec, 6.05/6.05 sec, 8.6/8.6 sec, 6.8/6.8 sec, 4.74/4.74 sec, 10.41/10.41 sec, 5.29/5.29 sec, 3.64/3.64 sec, 4.64/4.64 sec, 2.49/2.49 sec, 9.23/9.23 sec, 14.8/14.8 sec, 23.79/23.79 sec, 27.14/27.14 sec, 5.69/5.69 sec, 13.11/13.11 sec, 7.56/7.56 sec, 6.24/6.24 sec, 6.53/6.53 sec, 4.71/4.71 sec, 6.46/6.46 sec, 4.27/4.27 sec, 5.14/5.14 sec, 5.36/5.36 sec, 5.21/5.21 sec, 4.46/4.46 sec, 3.93/3.93 sec, 6.01/6.01 sec, 7.18/7.18 sec, 4.07/4.07 sec, 4.91/4.91 sec, 3.19/3.19 sec, 5.38/5.38 sec, 15.13/15.13 sec, 12.75/12.75 sec )
[LOG] Total clause minimization time: 681.95/681 sec (4.4/4.4 sec, 3.89/3.89 sec, 11.43/11.43 sec, 15.68/15.68 sec, 6.56/6.56 sec, 6.25/6.25 sec, 4.61/4.61 sec, 4.83/4.83 sec, 4.84/4.84 sec, 5.13/5.13 sec, 7.09/7.09 sec, 5.68/5.68 sec, 6.1/6.1 sec, 4.99/4.99 sec, 3.51/3.51 sec, 7.45/7.45 sec, 8.56/8.56 sec, 8.92/8.92 sec, 11.3/11.3 sec, 6.78/6.78 sec, 8.29/8.29 sec, 11.61/11.61 sec, 20.15/20.15 sec, 11.37/11.37 sec, 13.2/13.2 sec, 16.22/16.22 sec, 29.04/29.04 sec, 11.09/11.09 sec, 15.73/15.73 sec, 23.53/23.53 sec, 16.81/16.81 sec, 35.99/35.99 sec, 33.67/33.67 sec, 19.77/19.77 sec, 29.83/29.83 sec, 24.53/24.53 sec, 32.39/32.39 sec, 16.87/16.87 sec, 29.66/29.66 sec, 16.35/16.35 sec, 24.25/24.25 sec, 29.69/29.69 sec, 24.22/24.22 sec, 22.51/22.51 sec, 16.45/16.45 sec, 10.73/10.73 sec )
[LOG] Total clause size reduction: 228494 --> 3311 (4760 --> 8, 5432 --> 13, 1346 --> 2, 19470 --> 115, 15675 --> 94, 5350 --> 12, 4168 --> 10, 6096 --> 22, 5916 --> 16, 5269 --> 15, 5568 --> 23, 4972 --> 23, 9093 --> 32, 7961 --> 32, 5226 --> 37, 6613 --> 27, 34920 --> 434, 14880 --> 111, 16514 --> 126, 3440 --> 20, 5360 --> 54, 32340 --> 556, 6580 --> 75, 8 --> 8, 13 --> 13, 2 --> 2, 85 --> 82, 60 --> 59, 12 --> 12, 10 --> 10, 16 --> 16, 16 --> 16, 15 --> 15, 23 --> 23, 17 --> 17, 32 --> 32, 26 --> 26, 30 --> 29, 27 --> 27, 309 --> 283, 105 --> 105, 126 --> 126, 20 --> 20, 21 --> 21, 497 --> 437, 75 --> 75 )
[LOG] Average clause size reduction: 215.764 --> 3.12653 (595 --> 1, 603.556 --> 1.44444, 448.667 --> 0.666667, 628.065 --> 3.70968, 602.885 --> 3.61538, 486.364 --> 1.09091, 463.111 --> 1.11111, 468.923 --> 1.69231, 455.077 --> 1.23077, 439.083 --> 1.25, 428.308 --> 1.76923, 414.333 --> 1.91667, 413.318 --> 1.45455, 398.05 --> 1.6, 373.286 --> 2.64286, 367.389 --> 1.5, 383.736 --> 4.76923, 362.927 --> 2.70732, 351.362 --> 2.68085, 312.727 --> 1.81818, 315.294 --> 3.17647, 326.667 --> 5.61616, 313.333 --> 3.57143, 1.14286 --> 1.14286, 1.625 --> 1.625, 1 --> 1, 3.26923 --> 3.15385, 3 --> 2.95, 1.2 --> 1.2, 1.25 --> 1.25, 1.45455 --> 1.45455, 1.33333 --> 1.33333, 1.36364 --> 1.36364, 1.91667 --> 1.91667, 1.7 --> 1.7, 1.52381 --> 1.52381, 1.44444 --> 1.44444, 2.5 --> 2.41667, 1.58824 --> 1.58824, 4.12 --> 3.77333, 2.69231 --> 2.69231, 2.73913 --> 2.73913, 2 --> 2, 1.90909 --> 1.90909, 5.40217 --> 4.75, 3.75 --> 3.75 )
[LOG] Overall execution time: 1021.2 sec CPU time.
[LOG] Overall execution time: 1021 sec real time.
Synthesis time: 1021.60 sec (Real time) / 1004.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.58 sec (Real time) / 25.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2264 19 55 1 2167
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 1169.35 sec CPU time.
[LOG] Relation determinization time: 1170 sec real time.
[LOG] Final circuit size: 1004 new AND gates.
[LOG] Size before ABC: 1206 AND gates.
[LOG] Size after ABC: 1003 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1163.62/1163 sec (13.17/13 sec, 12.76/13 sec, 18.84/19 sec, 25.39/25 sec, 13.15/14 sec, 16.68/16 sec, 17.96/18 sec, 20.42/21 sec, 18.6/18 sec, 17.76/18 sec, 19.59/20 sec, 17.64/17 sec, 15.77/16 sec, 15.3/15 sec, 14.41/15 sec, 16.01/16 sec, 28.7/28 sec, 14.08/14 sec, 17.43/17 sec, 14.91/15 sec, 16.38/16 sec, 18.96/19 sec, 26.44/27 sec, 25.67/25 sec, 32.11/33 sec, 34.12/34 sec, 40.87/41 sec, 24.4/24 sec, 27.09/27 sec, 41.43/42 sec, 21.91/21 sec, 37.52/38 sec, 48.02/48 sec, 25.8/26 sec, 40.49/40 sec, 23.82/24 sec, 32.25/32 sec, 27.27/28 sec, 29.47/29 sec, 42.19/42 sec, 20.77/21 sec, 25.23/25 sec, 18.91/19 sec, 25.62/26 sec, 27.28/27 sec, 25.35/25 sec, 19.48/20 sec, 36.2/36 sec )
[LOG] Nr of iterations: 853 (7, 7, 2, 44, 29, 10, 8, 10, 6, 12, 15, 8, 14, 27, 24, 8, 55, 18, 56, 12, 18, 11, 42, 23, 6, 6, 1, 37, 17, 9, 7, 5, 5, 10, 13, 7, 12, 21, 22, 7, 40, 14, 55, 9, 11, 10, 41, 22 )
[LOG] Total clause computation time: 339.76/342 sec (7.64/7.64 sec, 5.8/5.8 sec, 3.19/3.19 sec, 7.26/7.26 sec, 6.78/6.78 sec, 9.77/9.77 sec, 9.17/9.17 sec, 11.86/11.86 sec, 8.54/8.54 sec, 9.63/9.63 sec, 9.34/9.34 sec, 6.85/6.85 sec, 5.47/5.47 sec, 9.35/9.35 sec, 5.23/5.23 sec, 6.05/6.05 sec, 16.34/16.34 sec, 5.26/5.26 sec, 6.27/6.27 sec, 5.88/5.88 sec, 6.72/6.72 sec, 5.14/5.14 sec, 13.14/13.14 sec, 12.47/12.47 sec, 16.7/16.7 sec, 5.27/5.27 sec, 7.58/7.58 sec, 6/6 sec, 8.34/8.34 sec, 6.76/6.76 sec, 6.33/6.33 sec, 8.07/8.07 sec, 5.96/5.96 sec, 4.09/4.09 sec, 6.78/6.78 sec, 4.81/4.81 sec, 3.34/3.34 sec, 8.25/8.25 sec, 7.3/7.3 sec, 3.95/3.95 sec, 6.77/6.77 sec, 3.8/3.8 sec, 5.01/5.01 sec, 3.18/3.18 sec, 4.67/4.67 sec, 1.85/1.85 sec, 4.15/4.15 sec, 7.65/7.65 sec )
[LOG] Total clause minimization time: 819.96/818 sec (5.45/5.45 sec, 6.85/6.85 sec, 15.56/15.56 sec, 18.03/18.03 sec, 6.29/6.29 sec, 6.84/6.84 sec, 8.7/8.7 sec, 8.45/8.45 sec, 9.96/9.96 sec, 8.04/8.04 sec, 10.17/10.17 sec, 10.7/10.7 sec, 10.2/10.2 sec, 5.84/5.84 sec, 9.09/9.09 sec, 9.87/9.87 sec, 12.25/12.25 sec, 8.72/8.72 sec, 11.04/11.04 sec, 8.91/8.91 sec, 9.57/9.57 sec, 13.73/13.73 sec, 13.19/13.19 sec, 13.11/13.11 sec, 15.36/15.36 sec, 28.79/28.79 sec, 33.24/33.24 sec, 18.33/18.33 sec, 18.67/18.67 sec, 34.59/34.59 sec, 15.52/15.52 sec, 29.38/29.38 sec, 42/42 sec, 21.64/21.64 sec, 33.65/33.65 sec, 18.94/18.94 sec, 28.86/28.86 sec, 18.94/18.94 sec, 22.1/22.1 sec, 38.17/38.17 sec, 13.91/13.91 sec, 21.37/21.37 sec, 13.83/13.83 sec, 22.38/22.38 sec, 22.54/22.54 sec, 23.44/23.44 sec, 15.26/15.26 sec, 28.49/28.49 sec )
[LOG] Total clause size reduction: 214062 --> 2108 (4362 --> 7, 4356 --> 9, 720 --> 1, 29756 --> 140, 18900 --> 101, 5229 --> 11, 3983 --> 9, 4986 --> 23, 2695 --> 6, 5775 --> 19, 7126 --> 23, 3472 --> 11, 6227 --> 25, 12116 --> 58, 10350 --> 47, 3066 --> 12, 23598 --> 223, 7140 --> 45, 22330 --> 153, 4301 --> 32, 6409 --> 52, 3640 --> 19, 14719 --> 169, 7876 --> 62, 7 --> 7, 9 --> 9, 1 --> 1, 108 --> 104, 40 --> 35, 11 --> 11, 9 --> 9, 6 --> 6, 6 --> 6, 15 --> 15, 18 --> 18, 11 --> 11, 18 --> 18, 28 --> 28, 39 --> 39, 12 --> 12, 122 --> 105, 24 --> 24, 153 --> 146, 22 --> 22, 21 --> 21, 19 --> 19, 169 --> 123, 62 --> 62 )
[LOG] Average clause size reduction: 250.952 --> 2.47128 (623.143 --> 1, 622.286 --> 1.28571, 360 --> 0.5, 676.273 --> 3.18182, 651.724 --> 3.48276, 522.9 --> 1.1, 497.875 --> 1.125, 498.6 --> 2.3, 449.167 --> 1, 481.25 --> 1.58333, 475.067 --> 1.53333, 434 --> 1.375, 444.786 --> 1.78571, 448.741 --> 2.14815, 431.25 --> 1.95833, 383.25 --> 1.5, 429.055 --> 4.05455, 396.667 --> 2.5, 398.75 --> 2.73214, 358.417 --> 2.66667, 356.056 --> 2.88889, 330.909 --> 1.72727, 350.452 --> 4.02381, 342.435 --> 2.69565, 1.16667 --> 1.16667, 1.5 --> 1.5, 1 --> 1, 2.91892 --> 2.81081, 2.35294 --> 2.05882, 1.22222 --> 1.22222, 1.28571 --> 1.28571, 1.2 --> 1.2, 1.2 --> 1.2, 1.5 --> 1.5, 1.38462 --> 1.38462, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.77273 --> 1.77273, 1.71429 --> 1.71429, 3.05 --> 2.625, 1.71429 --> 1.71429, 2.78182 --> 2.65455, 2.44444 --> 2.44444, 1.90909 --> 1.90909, 1.9 --> 1.9, 4.12195 --> 3, 2.81818 --> 2.81818 )
[LOG] Overall execution time: 1169.37 sec CPU time.
[LOG] Overall execution time: 1170 sec real time.
Synthesis time: 1169.68 sec (Real time) / 1158.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.14 sec (Real time) / 25.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 1838 20 58 1 1737
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.69 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 102 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.65/1 sec (0.03/0 sec, 0.04/0 sec, 0.03/1 sec, 0.03/0 sec, 0.06/0 sec, 0.06/0 sec, 0.04/0 sec, 0.04/0 sec, 0.08/0 sec, 0.1/0 sec, 0.08/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 71 (12, 11, 3, 2, 9, 3, 9, 10, 2, 1, 8, 1 )
[LOG] Total clause computation time: 0.21/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.43/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 4221 --> 113 (1496 --> 21, 1280 --> 19, 222 --> 4, 109 --> 0, 856 --> 15, 204 --> 3, 15 --> 13, 19 --> 18, 4 --> 4, 0 --> 0, 15 --> 15, 1 --> 1 )
[LOG] Average clause size reduction: 59.4507 --> 1.59155 (124.667 --> 1.75, 116.364 --> 1.72727, 74 --> 1.33333, 54.5 --> 0, 95.1111 --> 1.66667, 68 --> 1, 1.66667 --> 1.44444, 1.9 --> 1.8, 2 --> 2, 0 --> 0, 1.875 --> 1.875, 1 --> 1 )
[LOG] Overall execution time: 0.69 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 242 5 23 1 209
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 2.76 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 147 new AND gates.
[LOG] Size before ABC: 182 AND gates.
[LOG] Size after ABC: 146 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.74/2 sec (0.09/0 sec, 0.08/0 sec, 0.08/0 sec, 0.14/0 sec, 0.15/0 sec, 0.11/0 sec, 0.1/0 sec, 0.29/1 sec, 0.21/0 sec, 0.29/0 sec, 0.26/0 sec, 0.48/1 sec, 0.11/0 sec, 0.35/0 sec )
[LOG] Nr of iterations: 123 (18, 16, 6, 8, 5, 16, 2, 15, 9, 4, 4, 4, 15, 1 )
[LOG] Total clause computation time: 0.61/0 sec (0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 2.09/2 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.25/0.25 sec, 0.24/0.24 sec, 0.43/0.43 sec, 0.08/0.08 sec, 0.33/0.33 sec )
[LOG] Total clause size reduction: 9717 --> 272 (2941 --> 51, 2475 --> 48, 720 --> 10, 924 --> 13, 516 --> 6, 1905 --> 35, 122 --> 1, 40 --> 35, 21 --> 20, 6 --> 6, 5 --> 5, 6 --> 6, 35 --> 35, 1 --> 1 )
[LOG] Average clause size reduction: 79 --> 2.21138 (163.389 --> 2.83333, 154.688 --> 3, 120 --> 1.66667, 115.5 --> 1.625, 103.2 --> 1.2, 119.062 --> 2.1875, 61 --> 0.5, 2.66667 --> 2.33333, 2.33333 --> 2.22222, 1.5 --> 1.5, 1.25 --> 1.25, 1.5 --> 1.5, 2.33333 --> 2.33333, 1 --> 1 )
[LOG] Overall execution time: 2.76 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.99 sec (Real time) / 2.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 359 6 26 1 321
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 10.99 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 166 new AND gates.
[LOG] Size before ABC: 196 AND gates.
[LOG] Size after ABC: 165 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.93/11 sec (0.25/0 sec, 0.13/1 sec, 0.25/0 sec, 0.26/0 sec, 0.3/0 sec, 0.17/1 sec, 0.71/0 sec, 0.27/1 sec, 0.18/0 sec, 1.02/1 sec, 0.82/1 sec, 1.04/1 sec, 0.77/0 sec, 1.08/1 sec, 1.25/2 sec, 0.82/0 sec, 0.52/1 sec, 1.09/1 sec )
[LOG] Nr of iterations: 142 (16, 17, 6, 12, 4, 9, 7, 12, 3, 10, 13, 3, 7, 2, 5, 4, 11, 1 )
[LOG] Total clause computation time: 2.82/5 sec (0.19/0.19 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.08/0.08 sec, 0.21/0.21 sec, 0.29/0.29 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.34/0.34 sec, 0.26/0.26 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 8.06/6 sec (0.06/0.06 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.17/0.17 sec, 0.21/0.21 sec, 0.07/0.07 sec, 0.49/0.49 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.81/0.81 sec, 0.53/0.53 sec, 0.93/0.93 sec, 0.63/0.63 sec, 0.73/0.73 sec, 0.99/0.99 sec, 0.7/0.7 sec, 0.37/0.37 sec, 1.01/1.01 sec )
[LOG] Total clause size reduction: 13611 --> 310 (3210 --> 48, 3296 --> 54, 890 --> 13, 1782 --> 21, 456 --> 5, 1160 --> 23, 864 --> 14, 1562 --> 18, 274 --> 3, 23 --> 21, 38 --> 35, 5 --> 5, 10 --> 10, 3 --> 3, 11 --> 10, 8 --> 8, 18 --> 18, 1 --> 1 )
[LOG] Average clause size reduction: 95.8521 --> 2.1831 (200.625 --> 3, 193.882 --> 3.17647, 148.333 --> 2.16667, 148.5 --> 1.75, 114 --> 1.25, 128.889 --> 2.55556, 123.429 --> 2, 130.167 --> 1.5, 91.3333 --> 1, 2.3 --> 2.1, 2.92308 --> 2.69231, 1.66667 --> 1.66667, 1.42857 --> 1.42857, 1.5 --> 1.5, 2.2 --> 2, 2 --> 2, 1.63636 --> 1.63636, 1 --> 1 )
[LOG] Overall execution time: 10.99 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.21 sec (Real time) / 11.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.62 sec (Real time) / 0.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 419 7 30 1 374
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 12.21 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 300 new AND gates.
[LOG] Size before ABC: 385 AND gates.
[LOG] Size after ABC: 298 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 12.14/12 sec (0.04/0 sec, 0.04/0 sec, 0.19/0 sec, 0.12/1 sec, 0.18/0 sec, 0.19/0 sec, 0.52/0 sec, 0.68/1 sec, 0.45/1 sec, 1.28/1 sec, 1.13/1 sec, 1.25/1 sec, 0.99/1 sec, 0.62/1 sec, 0.81/1 sec, 1.25/1 sec, 0.92/1 sec, 0.7/1 sec, 0.33/0 sec, 0.45/0 sec )
[LOG] Nr of iterations: 242 (2, 2, 18, 7, 4, 3, 17, 25, 28, 23, 1, 1, 17, 4, 3, 2, 16, 22, 25, 22 )
[LOG] Total clause computation time: 3.04/3 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.27/0.27 sec, 0.27/0.27 sec, 0.18/0.18 sec, 0.58/0.58 sec, 0.13/0.13 sec, 0.24/0.24 sec, 0.11/0.11 sec, 0.18/0.18 sec, 0.08/0.08 sec, 0.23/0.23 sec, 0.11/0.11 sec, 0.17/0.17 sec, 0.06/0.06 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 9.03/9 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.24/0.24 sec, 0.4/0.4 sec, 0.27/0.27 sec, 0.69/0.69 sec, 0.99/0.99 sec, 1/1 sec, 0.88/0.88 sec, 0.44/0.44 sec, 0.73/0.73 sec, 1.02/1.02 sec, 0.81/0.81 sec, 0.53/0.53 sec, 0.26/0.26 sec, 0.39/0.39 sec )
[LOG] Total clause size reduction: 20593 --> 644 (286 --> 1, 268 --> 1, 3706 --> 51, 1242 --> 19, 579 --> 4, 366 --> 3, 2640 --> 48, 3768 --> 89, 4104 --> 79, 3322 --> 54, 1 --> 1, 1 --> 1, 51 --> 50, 7 --> 7, 4 --> 4, 3 --> 3, 48 --> 43, 75 --> 66, 68 --> 66, 54 --> 54 )
[LOG] Average clause size reduction: 85.095 --> 2.66116 (143 --> 0.5, 134 --> 0.5, 205.889 --> 2.83333, 177.429 --> 2.71429, 144.75 --> 1, 122 --> 1, 155.294 --> 2.82353, 150.72 --> 3.56, 146.571 --> 2.82143, 144.435 --> 2.34783, 1 --> 1, 1 --> 1, 3 --> 2.94118, 1.75 --> 1.75, 1.33333 --> 1.33333, 1.5 --> 1.5, 3 --> 2.6875, 3.40909 --> 3, 2.72 --> 2.64, 2.45455 --> 2.45455 )
[LOG] Overall execution time: 12.22 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.48 sec (Real time) / 12.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.23 sec (Real time) / 1.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 594 8 33 1 545
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 20.17 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 505 new AND gates.
[LOG] Size before ABC: 633 AND gates.
[LOG] Size after ABC: 504 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.04/20 sec (0.06/0 sec, 0.07/0 sec, 0.24/0 sec, 0.24/1 sec, 0.21/0 sec, 0.26/0 sec, 0.44/1 sec, 0.57/0 sec, 0.34/1 sec, 0.79/0 sec, 0.78/1 sec, 0.84/1 sec, 2.01/2 sec, 2.02/2 sec, 0.73/1 sec, 1.55/1 sec, 0.8/1 sec, 1.42/1 sec, 0.95/1 sec, 1.59/2 sec, 0.78/1 sec, 0.77/1 sec, 0.83/0 sec, 1.75/2 sec )
[LOG] Nr of iterations: 377 (4, 2, 24, 4, 7, 8, 8, 30, 16, 60, 36, 8, 3, 1, 23, 3, 5, 7, 7, 29, 15, 45, 25, 7 )
[LOG] Total clause computation time: 5.13/4 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.3/0.3 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.36/0.36 sec, 0.22/0.22 sec, 0.3/0.3 sec, 0.4/0.4 sec, 0.5/0.5 sec, 0.15/0.15 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.22/0.22 sec, 0.46/0.46 sec, 0.23/0.23 sec, 0.26/0.26 sec, 0.28/0.28 sec, 0.16/0.16 sec, 0.37/0.37 sec )
[LOG] Total clause minimization time: 14.75/16 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.4/0.4 sec, 0.23/0.23 sec, 0.41/0.41 sec, 0.55/0.55 sec, 0.54/0.54 sec, 1.61/1.61 sec, 1.51/1.51 sec, 0.57/0.57 sec, 1.47/1.47 sec, 0.67/0.67 sec, 1.2/1.2 sec, 0.49/0.49 sec, 1.36/1.36 sec, 0.52/0.52 sec, 0.49/0.49 sec, 0.66/0.66 sec, 1.36/1.36 sec )
[LOG] Total clause size reduction: 37757 --> 1221 (990 --> 3, 308 --> 1, 5911 --> 63, 726 --> 4, 1374 --> 10, 1498 --> 10, 1428 --> 12, 5394 --> 113, 2670 --> 59, 9912 --> 338, 5845 --> 97, 1162 --> 13, 3 --> 3, 1 --> 1, 63 --> 62, 4 --> 4, 7 --> 7, 10 --> 10, 12 --> 11, 113 --> 103, 59 --> 59, 200 --> 171, 54 --> 54, 13 --> 13 )
[LOG] Average clause size reduction: 100.151 --> 3.23873 (247.5 --> 0.75, 154 --> 0.5, 246.292 --> 2.625, 181.5 --> 1, 196.286 --> 1.42857, 187.25 --> 1.25, 178.5 --> 1.5, 179.8 --> 3.76667, 166.875 --> 3.6875, 165.2 --> 5.63333, 162.361 --> 2.69444, 145.25 --> 1.625, 1 --> 1, 1 --> 1, 2.73913 --> 2.69565, 1.33333 --> 1.33333, 1.4 --> 1.4, 1.42857 --> 1.42857, 1.71429 --> 1.57143, 3.89655 --> 3.55172, 3.93333 --> 3.93333, 4.44444 --> 3.8, 2.16 --> 2.16, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 20.17 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.46 sec (Real time) / 20.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.39 sec (Real time) / 3.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 844 9 37 1 787
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 40.11 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 776 new AND gates.
[LOG] Size before ABC: 979 AND gates.
[LOG] Size after ABC: 775 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 39.87/40 sec (0.11/0 sec, 0.15/1 sec, 0.39/0 sec, 0.28/0 sec, 0.31/1 sec, 0.64/0 sec, 0.3/1 sec, 0.3/0 sec, 0.71/1 sec, 0.8/0 sec, 1.97/2 sec, 1.27/2 sec, 2.42/2 sec, 3.43/3 sec, 3.85/4 sec, 2.25/3 sec, 1.89/1 sec, 1.36/2 sec, 2.37/2 sec, 2.57/3 sec, 1.54/1 sec, 2.95/3 sec, 3.08/3 sec, 1.22/2 sec, 1.24/1 sec, 2.47/2 sec )
[LOG] Nr of iterations: 570 (6, 2, 23, 5, 7, 12, 15, 8, 33, 30, 35, 108, 16, 5, 1, 21, 4, 5, 11, 11, 6, 31, 29, 30, 103, 13 )
[LOG] Total clause computation time: 10.42/9 sec (0.05/0.05 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.3/0.3 sec, 0.21/0.21 sec, 0.44/0.44 sec, 0.43/0.43 sec, 1.19/1.19 sec, 0.53/0.53 sec, 1.39/1.39 sec, 0.45/0.45 sec, 0.34/0.34 sec, 0.31/0.31 sec, 0.39/0.39 sec, 0.47/0.47 sec, 0.47/0.47 sec, 0.47/0.47 sec, 0.65/0.65 sec, 0.33/0.33 sec, 0.36/0.36 sec, 0.91/0.91 sec )
[LOG] Total clause minimization time: 29.17/31 sec (0.06/0.06 sec, 0.07/0.07 sec, 0.28/0.28 sec, 0.18/0.18 sec, 0.18/0.18 sec, 0.49/0.49 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.39/0.39 sec, 0.58/0.58 sec, 1.52/1.52 sec, 0.82/0.82 sec, 1.21/1.21 sec, 2.89/2.89 sec, 2.45/2.45 sec, 1.78/1.78 sec, 1.54/1.54 sec, 1.04/1.04 sec, 1.97/1.97 sec, 2.09/2.09 sec, 1.06/1.06 sec, 2.48/2.48 sec, 2.42/2.42 sec, 0.87/0.87 sec, 0.87/0.87 sec, 1.56/1.56 sec )
[LOG] Total clause size reduction: 59974 --> 2006 (1875 --> 5, 349 --> 1, 6160 --> 55, 1080 --> 5, 1542 --> 14, 2684 --> 14, 3220 --> 37, 1540 --> 9, 6464 --> 120, 5626 --> 108, 6222 --> 121, 19474 --> 615, 2715 --> 41, 5 --> 5, 1 --> 1, 50 --> 48, 5 --> 5, 8 --> 7, 14 --> 14, 16 --> 16, 7 --> 7, 111 --> 96, 108 --> 99, 95 --> 89, 569 --> 440, 34 --> 34 )
[LOG] Average clause size reduction: 105.218 --> 3.5193 (312.5 --> 0.833333, 174.5 --> 0.5, 267.826 --> 2.3913, 216 --> 1, 220.286 --> 2, 223.667 --> 1.16667, 214.667 --> 2.46667, 192.5 --> 1.125, 195.879 --> 3.63636, 187.533 --> 3.6, 177.771 --> 3.45714, 180.315 --> 5.69444, 169.688 --> 2.5625, 1 --> 1, 1 --> 1, 2.38095 --> 2.28571, 1.25 --> 1.25, 1.6 --> 1.4, 1.27273 --> 1.27273, 1.45455 --> 1.45455, 1.16667 --> 1.16667, 3.58065 --> 3.09677, 3.72414 --> 3.41379, 3.16667 --> 2.96667, 5.52427 --> 4.27184, 2.61538 --> 2.61538 )
[LOG] Overall execution time: 40.11 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 40.44 sec (Real time) / 39.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.64 sec (Real time) / 4.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1160 10 40 1 1098
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 56.04 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 1038 new AND gates.
[LOG] Size before ABC: 1326 AND gates.
[LOG] Size after ABC: 1037 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 55.78/56 sec (0.1/0 sec, 0.12/0 sec, 0.35/0 sec, 0.28/1 sec, 0.26/0 sec, 0.18/0 sec, 0.25/0 sec, 0.79/1 sec, 0.63/1 sec, 0.41/0 sec, 0.56/1 sec, 1.17/1 sec, 2.01/2 sec, 3.47/3 sec, 3.25/4 sec, 3.34/3 sec, 3.38/3 sec, 3.95/4 sec, 4.35/5 sec, 4.4/4 sec, 2.71/3 sec, 3.17/3 sec, 3.21/3 sec, 4.36/4 sec, 3.65/4 sec, 1.63/2 sec, 1.38/1 sec, 2.42/3 sec )
[LOG] Nr of iterations: 633 (5, 2, 29, 8, 5, 9, 5, 10, 31, 4, 29, 87, 108, 9, 4, 1, 24, 7, 4, 7, 4, 8, 29, 3, 28, 60, 105, 8 )
[LOG] Total clause computation time: 13.84/14 sec (0.03/0.03 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.57/0.57 sec, 0.27/0.27 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.39/0.39 sec, 0.56/0.56 sec, 2.15/2.15 sec, 0.75/0.75 sec, 1.69/1.69 sec, 0.57/0.57 sec, 0.43/0.43 sec, 0.5/0.5 sec, 0.39/0.39 sec, 0.43/0.43 sec, 0.67/0.67 sec, 0.58/0.58 sec, 0.61/0.61 sec, 0.61/0.61 sec, 0.59/0.59 sec, 0.5/0.5 sec, 0.66/0.66 sec )
[LOG] Total clause minimization time: 41.66/41 sec (0.06/0.06 sec, 0.05/0.05 sec, 0.25/0.25 sec, 0.17/0.17 sec, 0.18/0.18 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.35/0.35 sec, 0.21/0.21 sec, 0.37/0.37 sec, 0.77/0.77 sec, 1.43/1.43 sec, 1.31/1.31 sec, 2.49/2.49 sec, 1.64/1.64 sec, 2.81/2.81 sec, 3.51/3.51 sec, 3.84/3.84 sec, 4.01/4.01 sec, 2.27/2.27 sec, 2.49/2.49 sec, 2.62/2.62 sec, 3.74/3.74 sec, 3.03/3.03 sec, 1.02/1.02 sec, 0.88/0.88 sec, 1.75/1.75 sec )
[LOG] Total clause size reduction: 73162 --> 2864 (1664 --> 4, 386 --> 1, 8624 --> 89, 2100 --> 10, 1144 --> 7, 2168 --> 10, 1032 --> 6, 2196 --> 18, 6780 --> 109, 648 --> 4, 5824 --> 118, 16856 --> 596, 20865 --> 694, 1552 --> 19, 4 --> 4, 1 --> 1, 70 --> 65, 10 --> 10, 7 --> 7, 8 --> 8, 6 --> 6, 12 --> 12, 99 --> 95, 4 --> 4, 118 --> 100, 299 --> 278, 666 --> 570, 19 --> 19 )
[LOG] Average clause size reduction: 115.58 --> 4.52449 (332.8 --> 0.8, 193 --> 0.5, 297.379 --> 3.06897, 262.5 --> 1.25, 228.8 --> 1.4, 240.889 --> 1.11111, 206.4 --> 1.2, 219.6 --> 1.8, 218.71 --> 3.51613, 162 --> 1, 200.828 --> 4.06897, 193.747 --> 6.85057, 193.194 --> 6.42593, 172.444 --> 2.11111, 1 --> 1, 1 --> 1, 2.91667 --> 2.70833, 1.42857 --> 1.42857, 1.75 --> 1.75, 1.14286 --> 1.14286, 1.5 --> 1.5, 1.5 --> 1.5, 3.41379 --> 3.27586, 1.33333 --> 1.33333, 4.21429 --> 3.57143, 4.98333 --> 4.63333, 6.34286 --> 5.42857, 2.375 --> 2.375 )
[LOG] Overall execution time: 56.04 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 56.41 sec (Real time) / 55.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.24 sec (Real time) / 7.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1463 11 43 1 1396
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 46.9 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 780 new AND gates.
[LOG] Size before ABC: 950 AND gates.
[LOG] Size after ABC: 779 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 46.57/47 sec (0.13/0 sec, 0.19/0 sec, 0.33/1 sec, 0.31/0 sec, 0.33/0 sec, 0.43/1 sec, 0.39/0 sec, 0.48/1 sec, 0.89/0 sec, 0.48/1 sec, 0.92/1 sec, 0.68/1 sec, 1.5/1 sec, 1.87/2 sec, 1.36/1 sec, 4.23/5 sec, 2.15/2 sec, 3.85/4 sec, 1.38/1 sec, 1.42/1 sec, 1.74/2 sec, 3.07/3 sec, 1.37/1 sec, 3.66/4 sec, 2.55/3 sec, 3.38/3 sec, 3.28/3 sec, 1.64/2 sec, 1.11/1 sec, 1.45/2 sec )
[LOG] Nr of iterations: 611 (6, 3, 26, 11, 6, 14, 9, 11, 30, 8, 37, 2, 56, 58, 49, 5, 2, 25, 7, 5, 12, 4, 10, 29, 5, 36, 1, 49, 52, 43 )
[LOG] Total clause computation time: 11.54/8 sec (0.05/0.05 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.34/0.34 sec, 0.11/0.11 sec, 0.31/0.31 sec, 0.19/0.19 sec, 0.53/0.53 sec, 1.13/1.13 sec, 0.66/0.66 sec, 0.81/0.81 sec, 1.02/1.02 sec, 0.45/0.45 sec, 0.38/0.38 sec, 0.46/0.46 sec, 0.42/0.42 sec, 0.26/0.26 sec, 0.24/0.24 sec, 0.74/0.74 sec, 0.41/0.41 sec, 0.41/0.41 sec, 0.35/0.35 sec, 0.53/0.53 sec, 0.36/0.36 sec, 0.56/0.56 sec )
[LOG] Total clause minimization time: 34.7/38 sec (0.07/0.07 sec, 0.08/0.08 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.22/0.22 sec, 0.28/0.28 sec, 0.26/0.26 sec, 0.33/0.33 sec, 0.54/0.54 sec, 0.36/0.36 sec, 0.59/0.59 sec, 0.48/0.48 sec, 0.95/0.95 sec, 0.73/0.73 sec, 0.69/0.69 sec, 3.42/3.42 sec, 1.12/1.12 sec, 3.4/3.4 sec, 0.99/0.99 sec, 0.95/0.95 sec, 1.31/1.31 sec, 2.8/2.8 sec, 1.12/1.12 sec, 2.91/2.91 sec, 2.13/2.13 sec, 2.96/2.96 sec, 2.92/2.92 sec, 1.09/1.09 sec, 0.75/0.75 sec, 0.86/0.86 sec )
[LOG] Total clause size reduction: 77305 --> 1840 (2290 --> 5, 848 --> 2, 8400 --> 61, 3260 --> 26, 1575 --> 7, 3900 --> 20, 2296 --> 23, 2730 --> 14, 7395 --> 105, 1687 --> 10, 8388 --> 176, 223 --> 2, 11550 --> 252, 11913 --> 208, 9984 --> 123, 5 --> 5, 2 --> 2, 61 --> 60, 8 --> 8, 7 --> 7, 17 --> 17, 5 --> 5, 14 --> 14, 105 --> 99, 6 --> 6, 176 --> 145, 2 --> 2, 180 --> 166, 177 --> 169, 101 --> 101 )
[LOG] Average clause size reduction: 126.522 --> 3.01146 (381.667 --> 0.833333, 282.667 --> 0.666667, 323.077 --> 2.34615, 296.364 --> 2.36364, 262.5 --> 1.16667, 278.571 --> 1.42857, 255.111 --> 2.55556, 248.182 --> 1.27273, 246.5 --> 3.5, 210.875 --> 1.25, 226.703 --> 4.75676, 111.5 --> 1, 206.25 --> 4.5, 205.397 --> 3.58621, 203.755 --> 2.5102, 1 --> 1, 1 --> 1, 2.44 --> 2.4, 1.14286 --> 1.14286, 1.4 --> 1.4, 1.41667 --> 1.41667, 1.25 --> 1.25, 1.4 --> 1.4, 3.62069 --> 3.41379, 1.2 --> 1.2, 4.88889 --> 4.02778, 2 --> 2, 3.67347 --> 3.38776, 3.40385 --> 3.25, 2.34884 --> 2.34884 )
[LOG] Overall execution time: 46.9 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 47.22 sec (Real time) / 46.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.74 sec (Real time) / 5.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1247 12 46 1 1175
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 106.01 sec CPU time.
[LOG] Relation determinization time: 106 sec real time.
[LOG] Final circuit size: 1141 new AND gates.
[LOG] Size before ABC: 1436 AND gates.
[LOG] Size after ABC: 1140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 105.5/106 sec (0.21/1 sec, 0.29/0 sec, 0.59/1 sec, 0.59/0 sec, 0.57/1 sec, 0.66/0 sec, 0.63/1 sec, 0.78/1 sec, 1.93/2 sec, 0.96/1 sec, 2.88/3 sec, 1.47/1 sec, 1.22/1 sec, 6.05/6 sec, 4.93/5 sec, 5.03/5 sec, 4.95/5 sec, 3.58/4 sec, 7.54/7 sec, 3.38/4 sec, 4.93/5 sec, 2.73/2 sec, 3.61/4 sec, 3.8/4 sec, 2.86/3 sec, 5.87/6 sec, 2.35/2 sec, 6.18/6 sec, 2.67/3 sec, 5.67/5 sec, 2.36/3 sec, 4.21/4 sec, 4.37/4 sec, 5.65/6 sec )
[LOG] Nr of iterations: 879 (3, 2, 35, 11, 12, 10, 8, 11, 46, 11, 45, 15, 7, 104, 61, 77, 13, 2, 1, 31, 8, 9, 9, 7, 9, 44, 9, 43, 11, 6, 93, 52, 63, 11 )
[LOG] Total clause computation time: 29.71/32 sec (0.08/0.08 sec, 0.15/0.15 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.24/0.24 sec, 0.21/0.21 sec, 0.25/0.25 sec, 0.74/0.74 sec, 0.44/0.44 sec, 0.58/0.58 sec, 0.48/0.48 sec, 0.41/0.41 sec, 2.54/2.54 sec, 1.79/1.79 sec, 1.96/1.96 sec, 1.71/1.71 sec, 1.16/1.16 sec, 4.18/4.18 sec, 0.61/0.61 sec, 0.78/0.78 sec, 0.86/0.86 sec, 0.79/0.79 sec, 0.73/0.73 sec, 0.6/0.6 sec, 2.12/2.12 sec, 0.47/0.47 sec, 1.82/1.82 sec, 0.33/0.33 sec, 0.4/0.4 sec, 0.72/0.72 sec, 0.62/0.62 sec, 0.65/0.65 sec, 0.73/0.73 sec )
[LOG] Total clause minimization time: 75.26/74 sec (0.12/0.12 sec, 0.12/0.12 sec, 0.36/0.36 sec, 0.37/0.37 sec, 0.41/0.41 sec, 0.39/0.39 sec, 0.41/0.41 sec, 0.51/0.51 sec, 1.18/1.18 sec, 0.51/0.51 sec, 2.29/2.29 sec, 0.96/0.96 sec, 0.8/0.8 sec, 3.48/3.48 sec, 3.11/3.11 sec, 3.04/3.04 sec, 3.22/3.22 sec, 2.41/2.41 sec, 3.35/3.35 sec, 2.75/2.75 sec, 4.14/4.14 sec, 1.86/1.86 sec, 2.8/2.8 sec, 3.06/3.06 sec, 2.25/2.25 sec, 3.74/3.74 sec, 1.87/1.87 sec, 4.34/4.34 sec, 2.33/2.33 sec, 5.26/5.26 sec, 1.62/1.62 sec, 3.57/3.57 sec, 3.71/3.71 sec, 4.92/4.92 sec )
[LOG] Total clause size reduction: 121513 --> 3022 (1026 --> 2, 475 --> 1, 12988 --> 106, 3660 --> 25, 3883 --> 16, 3060 --> 11, 2289 --> 8, 3120 --> 13, 13230 --> 207, 2800 --> 13, 11968 --> 196, 3612 --> 23, 1488 --> 8, 23278 --> 607, 13500 --> 244, 17024 --> 266, 2676 --> 24, 2 --> 2, 1 --> 1, 85 --> 83, 10 --> 10, 11 --> 11, 11 --> 11, 8 --> 8, 11 --> 11, 195 --> 151, 11 --> 11, 183 --> 153, 14 --> 14, 8 --> 8, 494 --> 406, 181 --> 161, 190 --> 190, 21 --> 21 )
[LOG] Average clause size reduction: 138.24 --> 3.438 (342 --> 0.666667, 237.5 --> 0.5, 371.086 --> 3.02857, 332.727 --> 2.27273, 323.583 --> 1.33333, 306 --> 1.1, 286.125 --> 1, 283.636 --> 1.18182, 287.609 --> 4.5, 254.545 --> 1.18182, 265.956 --> 4.35556, 240.8 --> 1.53333, 212.571 --> 1.14286, 223.827 --> 5.83654, 221.311 --> 4, 221.091 --> 3.45455, 205.846 --> 1.84615, 1 --> 1, 1 --> 1, 2.74194 --> 2.67742, 1.25 --> 1.25, 1.22222 --> 1.22222, 1.22222 --> 1.22222, 1.14286 --> 1.14286, 1.22222 --> 1.22222, 4.43182 --> 3.43182, 1.22222 --> 1.22222, 4.25581 --> 3.55814, 1.27273 --> 1.27273, 1.33333 --> 1.33333, 5.31183 --> 4.36559, 3.48077 --> 3.09615, 3.01587 --> 3.01587, 1.90909 --> 1.90909 )
[LOG] Overall execution time: 106.01 sec CPU time.
[LOG] Overall execution time: 106 sec real time.
Synthesis time: 106.41 sec (Real time) / 104.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.91 sec (Real time) / 8.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1663 13 50 1 1584
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 117.45 sec CPU time.
[LOG] Relation determinization time: 118 sec real time.
[LOG] Final circuit size: 661 new AND gates.
[LOG] Size before ABC: 826 AND gates.
[LOG] Size after ABC: 660 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 116.9/117 sec (0.29/1 sec, 0.33/0 sec, 0.23/0 sec, 1.1/1 sec, 1.13/1 sec, 0.76/1 sec, 0.84/1 sec, 1.05/1 sec, 1.01/1 sec, 0.83/1 sec, 1.15/1 sec, 1.31/1 sec, 1.14/2 sec, 1.4/1 sec, 1.57/2 sec, 2.08/2 sec, 4.09/4 sec, 4.88/5 sec, 4.33/4 sec, 9.29/9 sec, 5.31/5 sec, 4.56/5 sec, 4.14/4 sec, 3.85/4 sec, 3.41/3 sec, 3.69/4 sec, 2.15/2 sec, 8.63/9 sec, 5.29/5 sec, 3.56/4 sec, 5.47/5 sec, 3.88/4 sec, 7.37/8 sec, 4.97/4 sec, 6.79/7 sec, 5.02/5 sec )
[LOG] Nr of iterations: 600 (7, 3, 2, 39, 25, 5, 7, 14, 11, 12, 15, 13, 16, 12, 21, 73, 33, 33, 5, 2, 1, 18, 20, 4, 6, 13, 10, 11, 12, 10, 14, 10, 15, 66, 17, 25 )
[LOG] Total clause computation time: 28.35/31 sec (0.14/0.14 sec, 0.15/0.15 sec, 0.09/0.09 sec, 0.35/0.35 sec, 0.42/0.42 sec, 0.27/0.27 sec, 0.28/0.28 sec, 0.29/0.29 sec, 0.27/0.27 sec, 0.33/0.33 sec, 0.39/0.39 sec, 0.41/0.41 sec, 0.37/0.37 sec, 0.26/0.26 sec, 0.24/0.24 sec, 1.08/1.08 sec, 1.64/1.64 sec, 1.94/1.94 sec, 2.37/2.37 sec, 2.73/2.73 sec, 1/1 sec, 1.49/1.49 sec, 0.5/0.5 sec, 0.5/0.5 sec, 0.42/0.42 sec, 0.37/0.37 sec, 0.29/0.29 sec, 0.44/0.44 sec, 0.3/0.3 sec, 0.33/0.33 sec, 0.12/0.12 sec, 0.19/0.19 sec, 0.24/0.24 sec, 2.86/2.86 sec, 2.09/2.09 sec, 3.19/3.19 sec )
[LOG] Total clause minimization time: 88.03/85 sec (0.14/0.14 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.74/0.74 sec, 0.7/0.7 sec, 0.48/0.48 sec, 0.54/0.54 sec, 0.74/0.74 sec, 0.71/0.71 sec, 0.49/0.49 sec, 0.74/0.74 sec, 0.88/0.88 sec, 0.75/0.75 sec, 1.13/1.13 sec, 1.32/1.32 sec, 0.98/0.98 sec, 2.43/2.43 sec, 2.92/2.92 sec, 1.94/1.94 sec, 6.55/6.55 sec, 4.3/4.3 sec, 3.06/3.06 sec, 3.63/3.63 sec, 3.33/3.33 sec, 2.98/2.98 sec, 3.3/3.3 sec, 1.85/1.85 sec, 8.18/8.18 sec, 4.97/4.97 sec, 3.21/3.21 sec, 5.33/5.33 sec, 3.69/3.69 sec, 7.12/7.12 sec, 2.1/2.1 sec, 4.69/4.69 sec, 1.82/1.82 sec )
[LOG] Total clause size reduction: 98800 --> 1667 (2928 --> 7, 974 --> 2, 481 --> 1, 17138 --> 181, 10632 --> 94, 1408 --> 5, 2052 --> 9, 4277 --> 19, 3170 --> 14, 3333 --> 17, 4074 --> 27, 3348 --> 28, 3990 --> 25, 2783 --> 26, 4880 --> 61, 17496 --> 248, 7616 --> 183, 7584 --> 103, 5 --> 5, 2 --> 2, 1 --> 1, 49 --> 44, 62 --> 55, 5 --> 5, 9 --> 9, 19 --> 19, 14 --> 14, 17 --> 17, 20 --> 20, 17 --> 17, 21 --> 21, 22 --> 22, 39 --> 39, 206 --> 206, 61 --> 54, 67 --> 67 )
[LOG] Average clause size reduction: 164.667 --> 2.77833 (418.286 --> 1, 324.667 --> 0.666667, 240.5 --> 0.5, 439.436 --> 4.64103, 425.28 --> 3.76, 281.6 --> 1, 293.143 --> 1.28571, 305.5 --> 1.35714, 288.182 --> 1.27273, 277.75 --> 1.41667, 271.6 --> 1.8, 257.538 --> 2.15385, 249.375 --> 1.5625, 231.917 --> 2.16667, 232.381 --> 2.90476, 239.671 --> 3.39726, 230.788 --> 5.54545, 229.818 --> 3.12121, 1 --> 1, 1 --> 1, 1 --> 1, 2.72222 --> 2.44444, 3.1 --> 2.75, 1.25 --> 1.25, 1.5 --> 1.5, 1.46154 --> 1.46154, 1.4 --> 1.4, 1.54545 --> 1.54545, 1.66667 --> 1.66667, 1.7 --> 1.7, 1.5 --> 1.5, 2.2 --> 2.2, 2.6 --> 2.6, 3.12121 --> 3.12121, 3.58824 --> 3.17647, 2.68 --> 2.68 )
[LOG] Overall execution time: 117.45 sec CPU time.
[LOG] Overall execution time: 118 sec real time.
Synthesis time: 117.76 sec (Real time) / 116.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.34 sec (Real time) / 4.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1220 14 53 1 1136
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 132.79 sec CPU time.
[LOG] Relation determinization time: 133 sec real time.
[LOG] Final circuit size: 662 new AND gates.
[LOG] Size before ABC: 816 AND gates.
[LOG] Size after ABC: 661 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 131.96/132 sec (0.37/0 sec, 0.38/1 sec, 0.27/0 sec, 1.55/2 sec, 1.92/2 sec, 1.08/1 sec, 1.21/1 sec, 1.03/1 sec, 1.06/1 sec, 0.9/1 sec, 0.97/1 sec, 1.43/1 sec, 1.23/1 sec, 1.47/2 sec, 1.56/2 sec, 2.47/2 sec, 1.67/2 sec, 4.15/4 sec, 4.32/4 sec, 5.31/5 sec, 7.08/8 sec, 5.94/5 sec, 7.04/8 sec, 6.07/6 sec, 6.4/6 sec, 5.89/6 sec, 5.25/5 sec, 2.63/3 sec, 5.12/5 sec, 3.66/4 sec, 2.88/2 sec, 4.64/5 sec, 7.16/7 sec, 5.31/6 sec, 6/6 sec, 4.15/4 sec, 4.7/4 sec, 7.69/8 sec )
[LOG] Nr of iterations: 595 (9, 4, 2, 26, 28, 8, 9, 15, 13, 10, 10, 6, 11, 14, 8, 18, 63, 33, 42, 7, 3, 1, 20, 22, 7, 8, 9, 10, 9, 9, 5, 10, 11, 7, 16, 53, 21, 38 )
[LOG] Total clause computation time: 31.82/31 sec (0.18/0.18 sec, 0.18/0.18 sec, 0.1/0.1 sec, 0.47/0.47 sec, 0.4/0.4 sec, 0.37/0.37 sec, 0.3/0.3 sec, 0.3/0.3 sec, 0.3/0.3 sec, 0.32/0.32 sec, 0.41/0.41 sec, 0.42/0.42 sec, 0.38/0.38 sec, 0.41/0.41 sec, 0.23/0.23 sec, 0.43/0.43 sec, 0.93/0.93 sec, 1.43/1.43 sec, 1.73/1.73 sec, 3.92/3.92 sec, 4.59/4.59 sec, 1.14/1.14 sec, 1.89/1.89 sec, 1.59/1.59 sec, 0.51/0.51 sec, 0.29/0.29 sec, 0.51/0.51 sec, 0.32/0.32 sec, 0.25/0.25 sec, 0.47/0.47 sec, 0.31/0.31 sec, 0.28/0.28 sec, 0.33/0.33 sec, 0.49/0.49 sec, 0.25/0.25 sec, 0.96/0.96 sec, 2.02/2.02 sec, 2.41/2.41 sec )
[LOG] Total clause minimization time: 99.49/100 sec (0.18/0.18 sec, 0.18/0.18 sec, 0.15/0.15 sec, 1.07/1.07 sec, 1.49/1.49 sec, 0.69/0.69 sec, 0.89/0.89 sec, 0.71/0.71 sec, 0.74/0.74 sec, 0.57/0.57 sec, 0.54/0.54 sec, 1/1 sec, 0.83/0.83 sec, 1.04/1.04 sec, 1.3/1.3 sec, 2.02/2.02 sec, 0.7/0.7 sec, 2.68/2.68 sec, 2.56/2.56 sec, 1.39/1.39 sec, 2.48/2.48 sec, 4.79/4.79 sec, 5.14/5.14 sec, 4.47/4.47 sec, 5.87/5.87 sec, 5.59/5.59 sec, 4.73/4.73 sec, 2.3/2.3 sec, 4.86/4.86 sec, 3.18/3.18 sec, 2.55/2.55 sec, 4.34/4.34 sec, 6.82/6.82 sec, 4.81/4.81 sec, 5.74/5.74 sec, 3.15/3.15 sec, 2.67/2.67 sec, 5.27/5.27 sec )
[LOG] Total clause size reduction: 101005 --> 1464 (4176 --> 9, 1563 --> 3, 515 --> 1, 12125 --> 92, 12879 --> 102, 2646 --> 8, 2944 --> 11, 4970 --> 22, 4116 --> 18, 2961 --> 16, 2853 --> 16, 1525 --> 9, 2930 --> 18, 3640 --> 30, 1869 --> 13, 4386 --> 32, 15934 --> 204, 8064 --> 147, 10291 --> 119, 7 --> 7, 3 --> 3, 1 --> 1, 56 --> 53, 71 --> 64, 8 --> 8, 11 --> 11, 12 --> 12, 13 --> 13, 16 --> 16, 16 --> 16, 9 --> 9, 18 --> 18, 21 --> 21, 13 --> 13, 27 --> 27, 142 --> 142, 73 --> 59, 101 --> 101 )
[LOG] Average clause size reduction: 169.756 --> 2.4605 (464 --> 1, 390.75 --> 0.75, 257.5 --> 0.5, 466.346 --> 3.53846, 459.964 --> 3.64286, 330.75 --> 1, 327.111 --> 1.22222, 331.333 --> 1.46667, 316.615 --> 1.38462, 296.1 --> 1.6, 285.3 --> 1.6, 254.167 --> 1.5, 266.364 --> 1.63636, 260 --> 2.14286, 233.625 --> 1.625, 243.667 --> 1.77778, 252.921 --> 3.2381, 244.364 --> 4.45455, 245.024 --> 2.83333, 1 --> 1, 1 --> 1, 1 --> 1, 2.8 --> 2.65, 3.22727 --> 2.90909, 1.14286 --> 1.14286, 1.375 --> 1.375, 1.33333 --> 1.33333, 1.3 --> 1.3, 1.77778 --> 1.77778, 1.77778 --> 1.77778, 1.8 --> 1.8, 1.8 --> 1.8, 1.90909 --> 1.90909, 1.85714 --> 1.85714, 1.6875 --> 1.6875, 2.67925 --> 2.67925, 3.47619 --> 2.80952, 2.65789 --> 2.65789 )
[LOG] Overall execution time: 132.8 sec CPU time.
[LOG] Overall execution time: 133 sec real time.
Synthesis time: 133.11 sec (Real time) / 131.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.25 sec (Real time) / 8.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1261 15 56 1 1172
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 160.33 sec CPU time.
[LOG] Relation determinization time: 161 sec real time.
[LOG] Final circuit size: 767 new AND gates.
[LOG] Size before ABC: 955 AND gates.
[LOG] Size after ABC: 767 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 159.59/159 sec (0.41/0 sec, 0.4/0 sec, 0.33/1 sec, 2.15/2 sec, 2.47/2 sec, 1.14/2 sec, 3.32/3 sec, 2.15/2 sec, 2.11/2 sec, 2.89/3 sec, 2.15/2 sec, 2.03/2 sec, 2.01/2 sec, 1.87/2 sec, 4.15/4 sec, 1.92/2 sec, 2.87/3 sec, 3.71/4 sec, 7.42/7 sec, 6.18/6 sec, 6.73/7 sec, 6.46/7 sec, 4.4/4 sec, 7.16/7 sec, 7.27/7 sec, 4.48/5 sec, 4.4/4 sec, 6.61/7 sec, 8.13/8 sec, 3.42/3 sec, 2.77/3 sec, 6.61/7 sec, 3.23/3 sec, 4.27/4 sec, 4.54/5 sec, 4.31/4 sec, 6.8/7 sec, 1.99/2 sec, 8.05/8 sec, 6.28/6 sec )
[LOG] Nr of iterations: 719 (9, 3, 4, 35, 32, 8, 13, 8, 11, 12, 17, 11, 9, 23, 12, 12, 110, 34, 35, 21, 5, 2, 3, 14, 22, 7, 7, 7, 10, 11, 16, 10, 8, 20, 11, 11, 74, 26, 22, 14 )
[LOG] Total clause computation time: 46.76/47 sec (0.21/0.21 sec, 0.19/0.19 sec, 0.15/0.15 sec, 0.39/0.39 sec, 0.4/0.4 sec, 0.33/0.33 sec, 0.43/0.43 sec, 0.36/0.36 sec, 0.6/0.6 sec, 0.84/0.84 sec, 0.64/0.64 sec, 0.64/0.64 sec, 0.57/0.57 sec, 0.46/0.46 sec, 0.56/0.56 sec, 0.49/0.49 sec, 1.7/1.7 sec, 0.71/0.71 sec, 3.74/3.74 sec, 2.18/2.18 sec, 5.12/5.12 sec, 3.91/3.91 sec, 0.75/0.75 sec, 1.91/1.91 sec, 1.4/1.4 sec, 0.78/0.78 sec, 0.4/0.4 sec, 0.33/0.33 sec, 0.5/0.5 sec, 0.7/0.7 sec, 0.63/0.63 sec, 0.62/0.62 sec, 0.51/0.51 sec, 0.64/0.64 sec, 0.57/0.57 sec, 0.36/0.36 sec, 3.76/3.76 sec, 0.41/0.41 sec, 4.39/4.39 sec, 3.48/3.48 sec )
[LOG] Total clause minimization time: 112.18/112 sec (0.18/0.18 sec, 0.19/0.19 sec, 0.16/0.16 sec, 1.74/1.74 sec, 2.05/2.05 sec, 0.79/0.79 sec, 2.87/2.87 sec, 1.77/1.77 sec, 1.49/1.49 sec, 2.02/2.02 sec, 1.49/1.49 sec, 1.37/1.37 sec, 1.42/1.42 sec, 1.39/1.39 sec, 3.57/3.57 sec, 1.41/1.41 sec, 1.15/1.15 sec, 2.98/2.98 sec, 3.66/3.66 sec, 3.97/3.97 sec, 1.6/1.6 sec, 2.54/2.54 sec, 3.64/3.64 sec, 5.24/5.24 sec, 5.86/5.86 sec, 3.69/3.69 sec, 3.99/3.99 sec, 6.27/6.27 sec, 7.62/7.62 sec, 2.71/2.71 sec, 2.13/2.13 sec, 5.98/5.98 sec, 2.71/2.71 sec, 3.61/3.61 sec, 3.96/3.96 sec, 3.94/3.94 sec, 3.02/3.02 sec, 1.56/1.56 sec, 3.65/3.65 sec, 2.79/2.79 sec )
[LOG] Total clause size reduction: 137637 --> 2021 (4464 --> 14, 1114 --> 2, 1653 --> 3, 17714 --> 167, 15903 --> 125, 2835 --> 9, 4728 --> 32, 2667 --> 11, 3690 --> 14, 3905 --> 19, 5488 --> 28, 3310 --> 20, 2552 --> 13, 6754 --> 48, 3234 --> 28, 3091 --> 21, 30520 --> 437, 8943 --> 78, 9044 --> 155, 5300 --> 85, 6 --> 6, 2 --> 2, 3 --> 3, 37 --> 31, 64 --> 61, 9 --> 9, 11 --> 11, 11 --> 11, 14 --> 14, 19 --> 19, 28 --> 28, 20 --> 20, 13 --> 13, 32 --> 32, 28 --> 28, 21 --> 21, 239 --> 238, 50 --> 50, 81 --> 75, 40 --> 40 )
[LOG] Average clause size reduction: 191.428 --> 2.81085 (496 --> 1.55556, 371.333 --> 0.666667, 413.25 --> 0.75, 506.114 --> 4.77143, 496.969 --> 3.90625, 354.375 --> 1.125, 363.692 --> 2.46154, 333.375 --> 1.375, 335.455 --> 1.27273, 325.417 --> 1.58333, 322.824 --> 1.64706, 300.909 --> 1.81818, 283.556 --> 1.44444, 293.652 --> 2.08696, 269.5 --> 2.33333, 257.583 --> 1.75, 277.455 --> 3.97273, 263.029 --> 2.29412, 258.4 --> 4.42857, 252.381 --> 4.04762, 1.2 --> 1.2, 1 --> 1, 1 --> 1, 2.64286 --> 2.21429, 2.90909 --> 2.77273, 1.28571 --> 1.28571, 1.57143 --> 1.57143, 1.57143 --> 1.57143, 1.4 --> 1.4, 1.72727 --> 1.72727, 1.75 --> 1.75, 2 --> 2, 1.625 --> 1.625, 1.6 --> 1.6, 2.54545 --> 2.54545, 1.90909 --> 1.90909, 3.22973 --> 3.21622, 1.92308 --> 1.92308, 3.68182 --> 3.40909, 2.85714 --> 2.85714 )
[LOG] Overall execution time: 160.34 sec CPU time.
[LOG] Overall execution time: 161 sec real time.
Synthesis time: 160.66 sec (Real time) / 158.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.19 sec (Real time) / 16.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1409 16 59 1 1314
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 189.8 sec CPU time.
[LOG] Relation determinization time: 190 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1409 AND gates.
[LOG] Size after ABC: 1160 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 188.82/189 sec (0.51/1 sec, 0.59/0 sec, 0.42/1 sec, 2.19/2 sec, 1.3/1 sec, 1.48/2 sec, 1.58/1 sec, 1.75/2 sec, 3.16/3 sec, 3.4/4 sec, 2.07/2 sec, 1.64/1 sec, 1.96/2 sec, 2.53/3 sec, 2.77/2 sec, 1.98/2 sec, 3.18/4 sec, 3.81/3 sec, 4.52/5 sec, 6.28/6 sec, 6.94/7 sec, 8.39/9 sec, 10.58/10 sec, 6.19/6 sec, 10.4/11 sec, 10.25/10 sec, 5.31/5 sec, 5.95/6 sec, 6.38/7 sec, 3.18/3 sec, 3.34/3 sec, 3.07/3 sec, 3.34/4 sec, 6.47/6 sec, 3.37/3 sec, 7.45/8 sec, 4.54/4 sec, 5.47/6 sec, 9.19/9 sec, 5.58/6 sec, 11.02/11 sec, 5.29/5 sec )
[LOG] Nr of iterations: 915 (8, 5, 3, 41, 25, 6, 10, 10, 11, 13, 15, 14, 14, 15, 10, 14, 117, 35, 33, 30, 70, 7, 4, 2, 19, 15, 5, 9, 9, 10, 9, 14, 12, 9, 14, 8, 13, 112, 34, 31, 14, 66 )
[LOG] Total clause computation time: 62.92/58 sec (0.25/0.25 sec, 0.28/0.28 sec, 0.18/0.18 sec, 0.61/0.61 sec, 0.46/0.46 sec, 0.49/0.49 sec, 0.55/0.55 sec, 0.48/0.48 sec, 0.62/0.62 sec, 0.94/0.94 sec, 0.8/0.8 sec, 0.53/0.53 sec, 0.6/0.6 sec, 0.89/0.89 sec, 1.45/1.45 sec, 0.63/0.63 sec, 1.68/1.68 sec, 0.83/0.83 sec, 2.15/2.15 sec, 2.15/2.15 sec, 2.36/2.36 sec, 4.76/4.76 sec, 6.93/6.93 sec, 2.74/2.74 sec, 4.18/4.18 sec, 4.03/4.03 sec, 0.42/0.42 sec, 0.84/0.84 sec, 0.59/0.59 sec, 0.68/0.68 sec, 0.9/0.9 sec, 0.93/0.93 sec, 0.95/0.95 sec, 0.81/0.81 sec, 0.95/0.95 sec, 1.14/1.14 sec, 0.72/0.72 sec, 2.53/2.53 sec, 0.73/0.73 sec, 0.75/0.75 sec, 6.87/6.87 sec, 1.54/1.54 sec )
[LOG] Total clause minimization time: 124.85/128 sec (0.24/0.24 sec, 0.29/0.29 sec, 0.22/0.22 sec, 1.55/1.55 sec, 0.82/0.82 sec, 0.97/0.97 sec, 1.01/1.01 sec, 1.24/1.24 sec, 2.52/2.52 sec, 2.43/2.43 sec, 1.25/1.25 sec, 1.08/1.08 sec, 1.34/1.34 sec, 1.61/1.61 sec, 1.29/1.29 sec, 1.32/1.32 sec, 1.47/1.47 sec, 2.94/2.94 sec, 2.34/2.34 sec, 4.06/4.06 sec, 4.5/4.5 sec, 3.62/3.62 sec, 3.64/3.64 sec, 3.43/3.43 sec, 6.2/6.2 sec, 6.2/6.2 sec, 4.88/4.88 sec, 5.09/5.09 sec, 5.77/5.77 sec, 2.49/2.49 sec, 2.42/2.42 sec, 2.12/2.12 sec, 2.36/2.36 sec, 5.64/5.64 sec, 2.4/2.4 sec, 6.29/6.29 sec, 3.8/3.8 sec, 2.9/2.9 sec, 8.44/8.44 sec, 4.82/4.82 sec, 4.13/4.13 sec, 3.72/3.72 sec )
[LOG] Total clause size reduction: 170247 --> 2738 (4144 --> 10, 2364 --> 5, 1170 --> 2, 22200 --> 177, 13128 --> 118, 2155 --> 8, 3780 --> 11, 3663 --> 11, 3950 --> 17, 4572 --> 27, 5166 --> 24, 4641 --> 30, 4485 --> 48, 4662 --> 25, 2889 --> 35, 4004 --> 28, 35612 --> 500, 9996 --> 77, 9120 --> 73, 8120 --> 136, 19251 --> 223, 10 --> 10, 5 --> 5, 2 --> 2, 51 --> 49, 44 --> 38, 8 --> 8, 11 --> 11, 11 --> 11, 17 --> 17, 14 --> 14, 24 --> 24, 23 --> 23, 16 --> 16, 25 --> 25, 17 --> 17, 28 --> 28, 472 --> 466, 77 --> 77, 68 --> 68, 50 --> 42, 202 --> 202 )
[LOG] Average clause size reduction: 186.062 --> 2.99235 (518 --> 1.25, 472.8 --> 1, 390 --> 0.666667, 541.463 --> 4.31707, 525.12 --> 4.72, 359.167 --> 1.33333, 378 --> 1.1, 366.3 --> 1.1, 359.091 --> 1.54545, 351.692 --> 2.07692, 344.4 --> 1.6, 331.5 --> 2.14286, 320.357 --> 3.42857, 310.8 --> 1.66667, 288.9 --> 3.5, 286 --> 2, 304.376 --> 4.2735, 285.6 --> 2.2, 276.364 --> 2.21212, 270.667 --> 4.53333, 275.014 --> 3.18571, 1.42857 --> 1.42857, 1.25 --> 1.25, 1 --> 1, 2.68421 --> 2.57895, 2.93333 --> 2.53333, 1.6 --> 1.6, 1.22222 --> 1.22222, 1.22222 --> 1.22222, 1.7 --> 1.7, 1.55556 --> 1.55556, 1.71429 --> 1.71429, 1.91667 --> 1.91667, 1.77778 --> 1.77778, 1.78571 --> 1.78571, 2.125 --> 2.125, 2.15385 --> 2.15385, 4.21429 --> 4.16071, 2.26471 --> 2.26471, 2.19355 --> 2.19355, 3.57143 --> 3, 3.06061 --> 3.06061 )
[LOG] Overall execution time: 189.8 sec CPU time.
[LOG] Overall execution time: 190 sec real time.
Synthesis time: 190.21 sec (Real time) / 187.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.10 sec (Real time) / 16.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 1842 17 62 1 1742
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 291.95 sec CPU time.
[LOG] Relation determinization time: 292 sec real time.
[LOG] Final circuit size: 1099 new AND gates.
[LOG] Size before ABC: 1350 AND gates.
[LOG] Size after ABC: 1099 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 290.59/291 sec (1.04/1 sec, 0.99/1 sec, 0.71/1 sec, 3.05/3 sec, 2.26/2 sec, 2.14/3 sec, 2.78/2 sec, 4.21/5 sec, 3.68/3 sec, 3.42/4 sec, 2.73/2 sec, 4.77/5 sec, 5.03/5 sec, 3.22/3 sec, 4.05/4 sec, 2.62/3 sec, 4.28/4 sec, 3.31/4 sec, 4.53/4 sec, 10.34/11 sec, 11.05/11 sec, 9.14/9 sec, 13.81/14 sec, 15.41/15 sec, 9.73/10 sec, 7.74/7 sec, 7.86/8 sec, 8.34/9 sec, 10.89/11 sec, 7.77/7 sec, 9.66/10 sec, 9.17/9 sec, 8.62/9 sec, 7.4/7 sec, 9.82/10 sec, 6.89/7 sec, 11.59/11 sec, 9.93/10 sec, 8.31/9 sec, 7.19/7 sec, 3.81/4 sec, 11.32/11 sec, 4.56/5 sec, 11.42/11 sec )
[LOG] Nr of iterations: 974 (9, 9, 5, 36, 29, 9, 8, 9, 13, 11, 12, 13, 14, 17, 9, 17, 91, 39, 43, 11, 85, 53, 7, 5, 4, 16, 22, 8, 7, 8, 12, 8, 11, 12, 11, 16, 7, 16, 82, 21, 40, 10, 67, 42 )
[LOG] Total clause computation time: 74.96/75 sec (0.5/0.5 sec, 0.47/0.47 sec, 0.34/0.34 sec, 0.92/0.92 sec, 0.78/0.78 sec, 0.63/0.63 sec, 0.64/0.64 sec, 0.85/0.85 sec, 1.09/1.09 sec, 0.84/0.84 sec, 1.04/1.04 sec, 0.99/0.99 sec, 2.08/2.08 sec, 0.89/0.89 sec, 0.85/0.85 sec, 0.85/0.85 sec, 1.58/1.58 sec, 0.73/0.73 sec, 0.95/0.95 sec, 5.45/5.45 sec, 4.07/4.07 sec, 3.17/3.17 sec, 6.29/6.29 sec, 9.51/9.51 sec, 3.26/3.26 sec, 2.43/2.43 sec, 1.61/1.61 sec, 0.77/0.77 sec, 0.92/0.92 sec, 0.89/0.89 sec, 0.61/0.61 sec, 1/1 sec, 0.94/0.94 sec, 0.91/0.91 sec, 0.65/0.65 sec, 0.93/0.93 sec, 1.18/1.18 sec, 0.88/0.88 sec, 3.13/3.13 sec, 0.57/0.57 sec, 0.81/0.81 sec, 1.04/1.04 sec, 1.76/1.76 sec, 5.16/5.16 sec )
[LOG] Total clause minimization time: 214.38/215 sec (0.51/0.51 sec, 0.49/0.49 sec, 0.35/0.35 sec, 2.1/2.1 sec, 1.44/1.44 sec, 1.48/1.48 sec, 2.11/2.11 sec, 3.33/3.33 sec, 2.55/2.55 sec, 2.54/2.54 sec, 1.65/1.65 sec, 3.75/3.75 sec, 2.92/2.92 sec, 2.3/2.3 sec, 3.17/3.17 sec, 1.72/1.72 sec, 2.66/2.66 sec, 2.54/2.54 sec, 3.54/3.54 sec, 4.86/4.86 sec, 6.94/6.94 sec, 5.93/5.93 sec, 7.5/7.5 sec, 5.88/5.88 sec, 6.45/6.45 sec, 5.29/5.29 sec, 6.23/6.23 sec, 7.55/7.55 sec, 9.95/9.95 sec, 6.86/6.86 sec, 9.03/9.03 sec, 8.15/8.15 sec, 7.67/7.67 sec, 6.47/6.47 sec, 9.14/9.14 sec, 5.94/5.94 sec, 10.39/10.39 sec, 9.03/9.03 sec, 5.14/5.14 sec, 6.6/6.6 sec, 2.97/2.97 sec, 10.26/10.26 sec, 2.78/2.78 sec, 6.22/6.22 sec )
[LOG] Total clause size reduction: 195636 --> 2738 (5008 --> 11, 5000 --> 19, 2476 --> 4, 20615 --> 168, 16268 --> 98, 3656 --> 9, 3122 --> 8, 3464 --> 10, 5052 --> 19, 4070 --> 25, 4345 --> 19, 4596 --> 19, 4823 --> 31, 5744 --> 30, 2776 --> 18, 5360 --> 29, 30060 --> 428, 12198 --> 97, 12936 --> 108, 2990 --> 20, 24696 --> 282, 15236 --> 207, 8 --> 8, 7 --> 7, 4 --> 4, 41 --> 40, 61 --> 58, 9 --> 9, 8 --> 8, 10 --> 10, 19 --> 19, 14 --> 14, 19 --> 19, 19 --> 19, 22 --> 22, 30 --> 30, 14 --> 14, 29 --> 28, 361 --> 313, 30 --> 30, 97 --> 96, 20 --> 20, 186 --> 174, 137 --> 137 )
[LOG] Average clause size reduction: 200.858 --> 2.81109 (556.444 --> 1.22222, 555.556 --> 2.11111, 495.2 --> 0.8, 572.639 --> 4.66667, 560.966 --> 3.37931, 406.222 --> 1, 390.25 --> 1, 384.889 --> 1.11111, 388.615 --> 1.46154, 370 --> 2.27273, 362.083 --> 1.58333, 353.538 --> 1.46154, 344.5 --> 2.21429, 337.882 --> 1.76471, 308.444 --> 2, 315.294 --> 1.70588, 330.33 --> 4.7033, 312.769 --> 2.48718, 300.837 --> 2.51163, 271.818 --> 1.81818, 290.541 --> 3.31765, 287.472 --> 3.90566, 1.14286 --> 1.14286, 1.4 --> 1.4, 1 --> 1, 2.5625 --> 2.5, 2.77273 --> 2.63636, 1.125 --> 1.125, 1.14286 --> 1.14286, 1.25 --> 1.25, 1.58333 --> 1.58333, 1.75 --> 1.75, 1.72727 --> 1.72727, 1.58333 --> 1.58333, 2 --> 2, 1.875 --> 1.875, 2 --> 2, 1.8125 --> 1.75, 4.40244 --> 3.81707, 1.42857 --> 1.42857, 2.425 --> 2.4, 2 --> 2, 2.77612 --> 2.59701, 3.2619 --> 3.2619 )
[LOG] Overall execution time: 291.96 sec CPU time.
[LOG] Overall execution time: 292 sec real time.
Synthesis time: 292.35 sec (Real time) / 289.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.31 sec (Real time) / 24.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 1821 18 65 1 1716
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 369.87 sec CPU time.
[LOG] Relation determinization time: 371 sec real time.
[LOG] Final circuit size: 1994 new AND gates.
[LOG] Size before ABC: 2511 AND gates.
[LOG] Size after ABC: 1994 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 368.45/368 sec (0.93/0 sec, 0.88/1 sec, 0.6/1 sec, 2.71/3 sec, 2.78/2 sec, 2.64/3 sec, 4.17/4 sec, 4.09/4 sec, 4.69/5 sec, 4.13/4 sec, 4.6/5 sec, 3.03/3 sec, 3.16/3 sec, 3.38/3 sec, 3.03/3 sec, 4.7/5 sec, 5.49/6 sec, 4.09/4 sec, 3.34/3 sec, 5.13/5 sec, 5.08/5 sec, 10.13/10 sec, 16.7/17 sec, 15.56/16 sec, 14.08/14 sec, 14.21/14 sec, 10.64/11 sec, 14.43/14 sec, 14.08/14 sec, 6.78/7 sec, 9.08/9 sec, 10.1/10 sec, 9.2/9 sec, 8.64/9 sec, 8.99/9 sec, 10.29/10 sec, 16.29/17 sec, 9.66/9 sec, 14.04/14 sec, 10.13/10 sec, 16.77/17 sec, 8.31/8 sec, 12.89/13 sec, 15.57/16 sec, 10.89/11 sec, 8.34/8 sec )
[LOG] Nr of iterations: 1270 (9, 6, 3, 45, 21, 10, 11, 9, 7, 23, 9, 11, 10, 20, 10, 10, 76, 43, 48, 9, 9, 260, 36, 6, 4, 2, 19, 16, 9, 9, 8, 6, 19, 8, 10, 9, 19, 9, 9, 57, 41, 46, 6, 7, 228, 28 )
[LOG] Total clause computation time: 97.08/97 sec (0.45/0.45 sec, 0.42/0.42 sec, 0.29/0.29 sec, 0.72/0.72 sec, 0.8/0.8 sec, 1.08/1.08 sec, 1.22/1.22 sec, 1.15/1.15 sec, 1.46/1.46 sec, 1.66/1.66 sec, 1.52/1.52 sec, 1.36/1.36 sec, 1.33/1.33 sec, 1.23/1.23 sec, 1.29/1.29 sec, 1.48/1.48 sec, 2.85/2.85 sec, 1.15/1.15 sec, 1.04/1.04 sec, 1.27/1.27 sec, 1.34/1.34 sec, 4.05/4.05 sec, 10.44/10.44 sec, 9.72/9.72 sec, 8.2/8.2 sec, 4.39/4.39 sec, 5.04/5.04 sec, 4.48/4.48 sec, 1.05/1.05 sec, 0.95/0.95 sec, 1.27/1.27 sec, 0.84/0.84 sec, 1.23/1.23 sec, 1.16/1.16 sec, 1.53/1.53 sec, 0.79/0.79 sec, 1.39/1.39 sec, 1.62/1.62 sec, 1.08/1.08 sec, 3.94/3.94 sec, 0.54/0.54 sec, 0.73/0.73 sec, 0.81/0.81 sec, 0.8/0.8 sec, 3.38/3.38 sec, 2.54/2.54 sec )
[LOG] Total clause minimization time: 269.78/269 sec (0.44/0.44 sec, 0.42/0.42 sec, 0.28/0.28 sec, 1.94/1.94 sec, 1.95/1.95 sec, 1.53/1.53 sec, 2.92/2.92 sec, 2.91/2.91 sec, 3.21/3.21 sec, 2.43/2.43 sec, 3.04/3.04 sec, 1.64/1.64 sec, 1.8/1.8 sec, 2.11/2.11 sec, 1.7/1.7 sec, 3.19/3.19 sec, 2.6/2.6 sec, 2.89/2.89 sec, 2.27/2.27 sec, 3.82/3.82 sec, 3.71/3.71 sec, 5.95/5.95 sec, 6.21/6.21 sec, 5.82/5.82 sec, 5.86/5.86 sec, 9.8/9.8 sec, 5.56/5.56 sec, 9.92/9.92 sec, 13.01/13.01 sec, 5.81/5.81 sec, 7.79/7.79 sec, 9.23/9.23 sec, 7.92/7.92 sec, 7.46/7.46 sec, 7.44/7.44 sec, 9.48/9.48 sec, 14.87/14.87 sec, 8.02/8.02 sec, 12.94/12.94 sec, 6.16/6.16 sec, 16.2/16.2 sec, 7.55/7.55 sec, 12.05/12.05 sec, 14.75/14.75 sec, 7.41/7.41 sec, 5.77/5.77 sec )
[LOG] Total clause size reduction: 254843 --> 5640 (5280 --> 15, 3295 --> 9, 1306 --> 2, 27412 --> 210, 12300 --> 69, 4347 --> 10, 4720 --> 17, 3672 --> 11, 2682 --> 9, 9526 --> 46, 3368 --> 13, 4090 --> 16, 3573 --> 14, 7315 --> 28, 3357 --> 19, 3249 --> 20, 27000 --> 358, 14616 --> 107, 15745 --> 115, 2576 --> 27, 2504 --> 25, 79772 --> 2133, 10745 --> 147, 7 --> 7, 5 --> 5, 2 --> 2, 56 --> 52, 45 --> 43, 10 --> 10, 14 --> 14, 11 --> 11, 9 --> 9, 27 --> 27, 13 --> 13, 16 --> 16, 14 --> 14, 28 --> 28, 19 --> 19, 20 --> 20, 217 --> 204, 101 --> 101, 111 --> 111, 15 --> 15, 18 --> 18, 1546 --> 1392, 89 --> 89 )
[LOG] Average clause size reduction: 200.664 --> 4.44094 (586.667 --> 1.66667, 549.167 --> 1.5, 435.333 --> 0.666667, 609.156 --> 4.66667, 585.714 --> 3.28571, 434.7 --> 1, 429.091 --> 1.54545, 408 --> 1.22222, 383.143 --> 1.28571, 414.174 --> 2, 374.222 --> 1.44444, 371.818 --> 1.45455, 357.3 --> 1.4, 365.75 --> 1.4, 335.7 --> 1.9, 324.9 --> 2, 355.263 --> 4.71053, 339.907 --> 2.48837, 328.021 --> 2.39583, 286.222 --> 3, 278.222 --> 2.77778, 306.815 --> 8.20385, 298.472 --> 4.08333, 1.16667 --> 1.16667, 1.25 --> 1.25, 1 --> 1, 2.94737 --> 2.73684, 2.8125 --> 2.6875, 1.11111 --> 1.11111, 1.55556 --> 1.55556, 1.375 --> 1.375, 1.5 --> 1.5, 1.42105 --> 1.42105, 1.625 --> 1.625, 1.6 --> 1.6, 1.55556 --> 1.55556, 1.47368 --> 1.47368, 2.11111 --> 2.11111, 2.22222 --> 2.22222, 3.80702 --> 3.57895, 2.46341 --> 2.46341, 2.41304 --> 2.41304, 2.5 --> 2.5, 2.57143 --> 2.57143, 6.7807 --> 6.10526, 3.17857 --> 3.17857 )
[LOG] Overall execution time: 369.88 sec CPU time.
[LOG] Overall execution time: 371 sec real time.
Synthesis time: 370.42 sec (Real time) / 365.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.80 sec (Real time) / 0.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.01 sec (Real time) / 34.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 2756 19 68 1 2646
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 361.42 sec CPU time.
[LOG] Relation determinization time: 361 sec real time.
[LOG] Final circuit size: 1158 new AND gates.
[LOG] Size before ABC: 1481 AND gates.
[LOG] Size after ABC: 1158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 359.62/360 sec (1.42/2 sec, 1.33/1 sec, 0.91/1 sec, 4.37/4 sec, 5.51/6 sec, 3.51/3 sec, 4.49/5 sec, 4.9/5 sec, 6.92/7 sec, 4.51/4 sec, 5/5 sec, 4.11/4 sec, 3.64/4 sec, 6.15/6 sec, 4.05/4 sec, 4.54/5 sec, 7.67/7 sec, 5.82/6 sec, 4.8/5 sec, 6.63/7 sec, 6.83/6 sec, 7.88/8 sec, 12.47/13 sec, 11.76/12 sec, 15.34/15 sec, 8.71/9 sec, 9.23/9 sec, 10.13/10 sec, 9.89/10 sec, 12.66/13 sec, 6.54/6 sec, 8.85/9 sec, 7.35/7 sec, 8.62/9 sec, 7.06/7 sec, 18.36/18 sec, 6.86/7 sec, 11.01/11 sec, 6.83/7 sec, 14.24/14 sec, 5.98/6 sec, 10.64/11 sec, 7.28/7 sec, 14.82/15 sec, 9.57/10 sec, 7.08/7 sec, 5.95/6 sec, 7.4/7 sec )
[LOG] Nr of iterations: 1015 (10, 4, 4, 23, 39, 7, 8, 13, 9, 16, 9, 10, 12, 11, 10, 12, 65, 11, 68, 12, 12, 19, 96, 73, 9, 3, 3, 18, 22, 6, 7, 10, 6, 12, 7, 7, 11, 9, 9, 8, 61, 10, 66, 11, 10, 16, 71, 70 )
[LOG] Total clause computation time: 74.62/74 sec (0.63/0.63 sec, 0.67/0.67 sec, 0.43/0.43 sec, 1.63/1.63 sec, 0.84/0.84 sec, 0.83/0.83 sec, 0.91/0.91 sec, 0.95/0.95 sec, 1.17/1.17 sec, 1.68/1.68 sec, 1.13/1.13 sec, 1.17/1.17 sec, 1.17/1.17 sec, 1/1 sec, 1.24/1.24 sec, 0.96/0.96 sec, 1.93/1.93 sec, 0.89/0.89 sec, 1.32/1.32 sec, 1.37/1.37 sec, 1.28/1.28 sec, 0.57/0.57 sec, 6.68/6.68 sec, 4.36/4.36 sec, 6.11/6.11 sec, 1.79/1.79 sec, 2.19/2.19 sec, 2.8/2.8 sec, 4.8/4.8 sec, 0.89/0.89 sec, 0.94/0.94 sec, 1.47/1.47 sec, 1.28/1.28 sec, 1.06/1.06 sec, 1.45/1.45 sec, 0.87/0.87 sec, 1.39/1.39 sec, 1.01/1.01 sec, 1.2/1.2 sec, 1.18/1.18 sec, 1.83/1.83 sec, 0.97/0.97 sec, 1.06/1.06 sec, 1.2/1.2 sec, 0.96/0.96 sec, 0.53/0.53 sec, 1.38/1.38 sec, 1.45/1.45 sec )
[LOG] Total clause minimization time: 283.26/285 sec (0.75/0.75 sec, 0.62/0.62 sec, 0.44/0.44 sec, 2.69/2.69 sec, 4.63/4.63 sec, 2.64/2.64 sec, 3.54/3.54 sec, 3.91/3.91 sec, 5.72/5.72 sec, 2.79/2.79 sec, 3.83/3.83 sec, 2.9/2.9 sec, 2.44/2.44 sec, 5.11/5.11 sec, 2.76/2.76 sec, 3.54/3.54 sec, 5.68/5.68 sec, 4.88/4.88 sec, 3.43/3.43 sec, 5.21/5.21 sec, 5.51/5.51 sec, 7.26/7.26 sec, 5.71/5.71 sec, 7.33/7.33 sec, 9.21/9.21 sec, 6.9/6.9 sec, 7.01/7.01 sec, 7.3/7.3 sec, 5.06/5.06 sec, 11.75/11.75 sec, 5.57/5.57 sec, 7.36/7.36 sec, 6.04/6.04 sec, 7.54/7.54 sec, 5.59/5.59 sec, 17.46/17.46 sec, 5.45/5.45 sec, 9.98/9.98 sec, 5.61/5.61 sec, 13.04/13.04 sec, 4.1/4.1 sec, 9.65/9.65 sec, 6.18/6.18 sec, 13.59/13.59 sec, 8.59/8.59 sec, 6.51/6.51 sec, 4.53/4.53 sec, 5.92/5.92 sec )
[LOG] Total clause size reduction: 217700 --> 2912 (6246 --> 9, 2079 --> 3, 2061 --> 3, 14454 --> 84, 24662 --> 201, 3054 --> 8, 3486 --> 9, 5820 --> 19, 3784 --> 13, 6885 --> 51, 3576 --> 17, 3915 --> 38, 4653 --> 19, 4110 --> 19, 3591 --> 14, 4257 --> 28, 24704 --> 280, 3740 --> 18, 24254 --> 207, 3839 --> 26, 3696 --> 25, 5886 --> 43, 30590 --> 384, 23112 --> 220, 9 --> 9, 3 --> 3, 3 --> 3, 56 --> 49, 71 --> 66, 8 --> 8, 9 --> 9, 13 --> 13, 7 --> 7, 20 --> 20, 13 --> 13, 10 --> 10, 19 --> 19, 15 --> 15, 14 --> 14, 16 --> 16, 240 --> 209, 18 --> 18, 201 --> 199, 26 --> 25, 21 --> 21, 32 --> 32, 220 --> 194, 202 --> 202 )
[LOG] Average clause size reduction: 214.483 --> 2.86897 (624.6 --> 0.9, 519.75 --> 0.75, 515.25 --> 0.75, 628.435 --> 3.65217, 632.359 --> 5.15385, 436.286 --> 1.14286, 435.75 --> 1.125, 447.692 --> 1.46154, 420.444 --> 1.44444, 430.312 --> 3.1875, 397.333 --> 1.88889, 391.5 --> 3.8, 387.75 --> 1.58333, 373.636 --> 1.72727, 359.1 --> 1.4, 354.75 --> 2.33333, 380.062 --> 4.30769, 340 --> 1.63636, 356.676 --> 3.04412, 319.917 --> 2.16667, 308 --> 2.08333, 309.789 --> 2.26316, 318.646 --> 4, 316.603 --> 3.0137, 1 --> 1, 1 --> 1, 1 --> 1, 3.11111 --> 2.72222, 3.22727 --> 3, 1.33333 --> 1.33333, 1.28571 --> 1.28571, 1.3 --> 1.3, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 1.85714 --> 1.85714, 1.42857 --> 1.42857, 1.72727 --> 1.72727, 1.66667 --> 1.66667, 1.55556 --> 1.55556, 2 --> 2, 3.93443 --> 3.42623, 1.8 --> 1.8, 3.04545 --> 3.01515, 2.36364 --> 2.27273, 2.1 --> 2.1, 2 --> 2, 3.09859 --> 2.73239, 2.88571 --> 2.88571 )
[LOG] Overall execution time: 361.43 sec CPU time.
[LOG] Overall execution time: 361 sec real time.
Synthesis time: 361.84 sec (Real time) / 357.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 80.47 sec (Real time) / 80.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1960 20 71 1 1845
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.7 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 69 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 68 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.69/0 sec (0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.08/0 sec, 0.06/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 69 (12, 10, 4, 2, 8, 3, 10, 9, 3, 1, 6, 1 )
[LOG] Total clause computation time: 0.27/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.05/0.05 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.39/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 4040 --> 121 (1463 --> 24, 1125 --> 20, 333 --> 5, 109 --> 0, 749 --> 14, 204 --> 3, 20 --> 19, 20 --> 19, 5 --> 5, 0 --> 0, 11 --> 11, 1 --> 1 )
[LOG] Average clause size reduction: 58.5507 --> 1.75362 (121.917 --> 2, 112.5 --> 2, 83.25 --> 1.25, 54.5 --> 0, 93.625 --> 1.75, 68 --> 1, 2 --> 1.9, 2.22222 --> 2.11111, 1.66667 --> 1.66667, 0 --> 0, 1.83333 --> 1.83333, 1 --> 1 )
[LOG] Overall execution time: 0.7 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 240 5 23 1 207
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 4.14 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 193 new AND gates.
[LOG] Size before ABC: 229 AND gates.
[LOG] Size after ABC: 191 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.11/4 sec (0.12/0 sec, 0.13/0 sec, 0.24/0 sec, 0.22/1 sec, 0.2/0 sec, 0.32/0 sec, 0.13/0 sec, 0.34/1 sec, 0.22/0 sec, 0.51/0 sec, 0.53/1 sec, 0.53/0 sec, 0.18/0 sec, 0.44/1 sec )
[LOG] Nr of iterations: 150 (16, 25, 6, 5, 6, 21, 3, 13, 21, 4, 4, 5, 20, 1 )
[LOG] Total clause computation time: 1.29/1 sec (0.07/0.07 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.24/0.24 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 2.8/3 sec (0.05/0.05 sec, 0.07/0.07 sec, 0.13/0.13 sec, 0.19/0.19 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.42/0.42 sec, 0.46/0.46 sec, 0.41/0.41 sec, 0.11/0.11 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 11105 --> 326 (2505 --> 36, 3816 --> 70, 710 --> 9, 524 --> 6, 640 --> 6, 2520 --> 48, 242 --> 3, 27 --> 27, 54 --> 54, 6 --> 6, 6 --> 6, 6 --> 6, 48 --> 48, 1 --> 1 )
[LOG] Average clause size reduction: 74.0333 --> 2.17333 (156.562 --> 2.25, 152.64 --> 2.8, 118.333 --> 1.5, 104.8 --> 1.2, 106.667 --> 1, 120 --> 2.28571, 80.6667 --> 1, 2.07692 --> 2.07692, 2.57143 --> 2.57143, 1.5 --> 1.5, 1.5 --> 1.5, 1.2 --> 1.2, 2.4 --> 2.4, 1 --> 1 )
[LOG] Overall execution time: 4.14 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.56 sec (Real time) / 4.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.35 sec (Real time) / 1.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 398 6 26 1 361
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 14.62 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 313 new AND gates.
[LOG] Size before ABC: 367 AND gates.
[LOG] Size after ABC: 311 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.55/14 sec (0.3/0 sec, 0.39/1 sec, 0.32/0 sec, 0.29/0 sec, 0.52/1 sec, 0.37/0 sec, 0.62/1 sec, 0.48/0 sec, 0.29/0 sec, 1.2/2 sec, 1.18/1 sec, 1.61/1 sec, 1.68/2 sec, 0.62/1 sec, 0.78/1 sec, 1.44/1 sec, 0.78/1 sec, 1.68/1 sec )
[LOG] Nr of iterations: 210 (22, 28, 6, 10, 10, 6, 4, 25, 2, 19, 25, 5, 9, 7, 5, 3, 23, 1 )
[LOG] Total clause computation time: 3.28/3 sec (0.07/0.07 sec, 0.21/0.21 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.32/0.32 sec, 0.06/0.06 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.35/0.35 sec, 0.27/0.27 sec, 0.08/0.08 sec, 0.23/0.23 sec, 0.08/0.08 sec, 0.26/0.26 sec, 0.2/0.2 sec, 0.1/0.1 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 11.18/10 sec (0.23/0.23 sec, 0.18/0.18 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.19/0.19 sec, 0.3/0.3 sec, 0.43/0.43 sec, 0.27/0.27 sec, 0.08/0.08 sec, 0.85/0.85 sec, 0.9/0.9 sec, 1.53/1.53 sec, 1.45/1.45 sec, 0.54/0.54 sec, 0.51/0.51 sec, 1.23/1.23 sec, 0.67/0.67 sec, 1.43/1.43 sec )
[LOG] Total clause size reduction: 18295 --> 582 (4326 --> 92, 5346 --> 96, 875 --> 7, 1440 --> 17, 1359 --> 15, 720 --> 11, 429 --> 5, 3384 --> 75, 136 --> 1, 77 --> 67, 84 --> 77, 7 --> 7, 17 --> 17, 10 --> 10, 11 --> 11, 5 --> 5, 68 --> 68, 1 --> 1 )
[LOG] Average clause size reduction: 87.119 --> 2.77143 (196.636 --> 4.18182, 190.929 --> 3.42857, 145.833 --> 1.16667, 144 --> 1.7, 135.9 --> 1.5, 120 --> 1.83333, 107.25 --> 1.25, 135.36 --> 3, 68 --> 0.5, 4.05263 --> 3.52632, 3.36 --> 3.08, 1.4 --> 1.4, 1.88889 --> 1.88889, 1.42857 --> 1.42857, 2.2 --> 2.2, 1.66667 --> 1.66667, 2.95652 --> 2.95652, 1 --> 1 )
[LOG] Overall execution time: 14.62 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.87 sec (Real time) / 14.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.01 sec (Real time) / 3.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 557 7 30 1 513
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 48.05 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 750 new AND gates.
[LOG] Size before ABC: 925 AND gates.
[LOG] Size after ABC: 748 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.78/48 sec (0.17/0 sec, 0.15/1 sec, 0.54/0 sec, 0.52/1 sec, 0.49/0 sec, 0.64/1 sec, 1.53/1 sec, 1.48/2 sec, 1.45/1 sec, 1.18/1 sec, 5.05/5 sec, 7.28/8 sec, 2.93/3 sec, 4.21/4 sec, 2.61/2 sec, 3.53/4 sec, 5.05/5 sec, 3.15/3 sec, 2.52/3 sec, 3.3/3 sec )
[LOG] Nr of iterations: 454 (2, 2, 39, 16, 14, 15, 43, 52, 35, 17, 1, 1, 36, 15, 13, 14, 39, 50, 34, 16 )
[LOG] Total clause computation time: 11.89/11 sec (0.06/0.06 sec, 0.08/0.08 sec, 0.21/0.21 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.55/0.55 sec, 0.42/0.42 sec, 0.76/0.76 sec, 0.45/0.45 sec, 1.09/1.09 sec, 1.78/1.78 sec, 0.59/0.59 sec, 0.57/0.57 sec, 0.43/0.43 sec, 0.3/0.3 sec, 2.86/2.86 sec, 0.54/0.54 sec, 0.44/0.44 sec, 0.34/0.34 sec )
[LOG] Total clause minimization time: 35.66/37 sec (0.09/0.09 sec, 0.06/0.06 sec, 0.32/0.32 sec, 0.39/0.39 sec, 0.33/0.33 sec, 0.47/0.47 sec, 0.97/0.97 sec, 1.03/1.03 sec, 0.68/0.68 sec, 0.72/0.72 sec, 3.96/3.96 sec, 5.49/5.49 sec, 2.34/2.34 sec, 3.63/3.63 sec, 2.17/2.17 sec, 3.22/3.22 sec, 2.19/2.19 sec, 2.59/2.59 sec, 2.07/2.07 sec, 2.94/2.94 sec )
[LOG] Total clause size reduction: 39993 --> 1713 (276 --> 1, 258 --> 1, 8132 --> 155, 3060 --> 50, 2483 --> 39, 2548 --> 34, 6888 --> 202, 7956 --> 270, 5134 --> 116, 2400 --> 39, 1 --> 1, 1 --> 1, 140 --> 128, 50 --> 49, 39 --> 38, 34 --> 32, 177 --> 163, 261 --> 242, 116 --> 113, 39 --> 39 )
[LOG] Average clause size reduction: 88.0903 --> 3.77313 (138 --> 0.5, 129 --> 0.5, 208.513 --> 3.97436, 191.25 --> 3.125, 177.357 --> 2.78571, 169.867 --> 2.26667, 160.186 --> 4.69767, 153 --> 5.19231, 146.686 --> 3.31429, 141.176 --> 2.29412, 1 --> 1, 1 --> 1, 3.88889 --> 3.55556, 3.33333 --> 3.26667, 3 --> 2.92308, 2.42857 --> 2.28571, 4.53846 --> 4.17949, 5.22 --> 4.84, 3.41176 --> 3.32353, 2.4375 --> 2.4375 )
[LOG] Overall execution time: 48.05 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 48.38 sec (Real time) / 47.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.80 sec (Real time) / 16.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1034 8 33 1 985
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 192.74 sec CPU time.
[LOG] Relation determinization time: 194 sec real time.
[LOG] Final circuit size: 1269 new AND gates.
[LOG] Size before ABC: 1575 AND gates.
[LOG] Size after ABC: 1268 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 191.92/192 sec (0.69/1 sec, 0.62/1 sec, 1.53/1 sec, 2.51/3 sec, 1.99/2 sec, 2.8/2 sec, 2.55/3 sec, 4.98/5 sec, 4.87/5 sec, 8.68/8 sec, 9.58/10 sec, 8.75/9 sec, 13.41/13 sec, 20.77/21 sec, 12.06/12 sec, 13.3/13 sec, 9.9/10 sec, 9.35/10 sec, 9.07/9 sec, 8.19/8 sec, 10.45/10 sec, 11.46/12 sec, 7.64/7 sec, 16.77/17 sec )
[LOG] Nr of iterations: 748 (4, 2, 38, 12, 17, 23, 12, 50, 71, 110, 37, 16, 3, 1, 32, 8, 15, 18, 11, 45, 70, 105, 34, 14 )
[LOG] Total clause computation time: 57.76/56 sec (0.19/0.19 sec, 0.39/0.39 sec, 0.58/0.58 sec, 0.49/0.49 sec, 0.41/0.41 sec, 0.74/0.74 sec, 0.53/0.53 sec, 2.12/2.12 sec, 1.94/1.94 sec, 3.58/3.58 sec, 2.96/2.96 sec, 2.84/2.84 sec, 3.36/3.36 sec, 7.34/7.34 sec, 1.54/1.54 sec, 3.62/3.62 sec, 2.52/2.52 sec, 2.92/2.92 sec, 1.88/1.88 sec, 2.21/2.21 sec, 5.53/5.53 sec, 2.17/2.17 sec, 1.64/1.64 sec, 6.26/6.26 sec )
[LOG] Total clause minimization time: 133.65/135 sec (0.48/0.48 sec, 0.22/0.22 sec, 0.93/0.93 sec, 2/2 sec, 1.56/1.56 sec, 2.04/2.04 sec, 2.01/2.01 sec, 2.83/2.83 sec, 2.9/2.9 sec, 5.06/5.06 sec, 6.59/6.59 sec, 5.89/5.89 sec, 10.03/10.03 sec, 13.42/13.42 sec, 10.5/10.5 sec, 9.67/9.67 sec, 7.36/7.36 sec, 6.41/6.41 sec, 7.18/7.18 sec, 5.96/5.96 sec, 4.89/4.89 sec, 9.25/9.25 sec, 5.98/5.98 sec, 10.49/10.49 sec )
[LOG] Total clause size reduction: 74244 --> 3290 (960 --> 3, 298 --> 1, 9398 --> 177, 2640 --> 43, 3648 --> 47, 4708 --> 68, 2255 --> 21, 9163 --> 287, 12530 --> 395, 18421 --> 671, 6048 --> 111, 2505 --> 37, 3 --> 3, 1 --> 1, 133 --> 110, 19 --> 19, 41 --> 38, 47 --> 44, 21 --> 19, 250 --> 237, 395 --> 346, 628 --> 480, 99 --> 99, 33 --> 33 )
[LOG] Average clause size reduction: 99.2567 --> 4.3984 (240 --> 0.75, 149 --> 0.5, 247.316 --> 4.65789, 220 --> 3.58333, 214.588 --> 2.76471, 204.696 --> 2.95652, 187.917 --> 1.75, 183.26 --> 5.74, 176.479 --> 5.56338, 167.464 --> 6.1, 163.459 --> 3, 156.562 --> 2.3125, 1 --> 1, 1 --> 1, 4.15625 --> 3.4375, 2.375 --> 2.375, 2.73333 --> 2.53333, 2.61111 --> 2.44444, 1.90909 --> 1.72727, 5.55556 --> 5.26667, 5.64286 --> 4.94286, 5.98095 --> 4.57143, 2.91176 --> 2.91176, 2.35714 --> 2.35714 )
[LOG] Overall execution time: 192.74 sec CPU time.
[LOG] Overall execution time: 194 sec real time.
Synthesis time: 193.16 sec (Real time) / 189.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 75.92 sec (Real time) / 75.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1598 9 37 1 1541
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 574.99 sec CPU time.
[LOG] Relation determinization time: 576 sec real time.
[LOG] Final circuit size: 2069 new AND gates.
[LOG] Size before ABC: 2644 AND gates.
[LOG] Size after ABC: 2069 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 572.23/572 sec (3.66/3 sec, 3.51/4 sec, 10.81/11 sec, 11.31/11 sec, 9.14/9 sec, 7.15/7 sec, 12.13/12 sec, 7.92/8 sec, 22.05/22 sec, 12.46/13 sec, 25.26/25 sec, 22.86/23 sec, 29.02/29 sec, 41.37/41 sec, 25.73/26 sec, 20.1/20 sec, 35.03/35 sec, 37.33/38 sec, 28.36/28 sec, 24.57/25 sec, 30.61/30 sec, 30.99/31 sec, 30.12/30 sec, 27.2/27 sec, 32.62/33 sec, 30.92/31 sec )
[LOG] Nr of iterations: 1112 (4, 4, 41, 21, 31, 28, 22, 18, 64, 68, 54, 203, 15, 2, 3, 39, 15, 27, 21, 21, 15, 62, 67, 53, 200, 14 )
[LOG] Total clause computation time: 163.29/162 sec (1.87/1.87 sec, 1.66/1.66 sec, 2.64/2.64 sec, 2.79/2.79 sec, 1.96/1.96 sec, 1.57/1.57 sec, 4.09/4.09 sec, 1.47/1.47 sec, 6.24/6.24 sec, 5.54/5.54 sec, 8.89/8.89 sec, 6.78/6.78 sec, 8.88/8.88 sec, 21.36/21.36 sec, 7.68/7.68 sec, 5.27/5.27 sec, 5.96/5.96 sec, 4.46/4.46 sec, 12.15/12.15 sec, 3.85/3.85 sec, 4.38/4.38 sec, 8.72/8.72 sec, 8.79/8.79 sec, 8.37/8.37 sec, 8.36/8.36 sec, 9.56/9.56 sec )
[LOG] Total clause minimization time: 407.46/409 sec (1.76/1.76 sec, 1.79/1.79 sec, 8.12/8.12 sec, 8.46/8.46 sec, 7.13/7.13 sec, 5.53/5.53 sec, 8/8 sec, 6.41/6.41 sec, 15.72/15.72 sec, 6.87/6.87 sec, 16.29/16.29 sec, 15.92/15.92 sec, 20.08/20.08 sec, 19.98/19.98 sec, 18.02/18.02 sec, 14.79/14.79 sec, 29.04/29.04 sec, 32.82/32.82 sec, 16.16/16.16 sec, 20.66/20.66 sec, 26.18/26.18 sec, 22.21/22.21 sec, 21.26/21.26 sec, 18.77/18.77 sec, 24.15/24.15 sec, 21.34/21.34 sec )
[LOG] Total clause size reduction: 118681 --> 5484 (1086 --> 4, 1008 --> 3, 11000 --> 160, 5320 --> 56, 7620 --> 118, 6534 --> 98, 4809 --> 64, 3740 --> 54, 12726 --> 409, 12998 --> 442, 9699 --> 216, 36764 --> 1334, 2534 --> 39, 2 --> 2, 3 --> 3, 150 --> 141, 32 --> 31, 92 --> 83, 57 --> 56, 64 --> 63, 40 --> 40, 397 --> 360, 442 --> 422, 216 --> 208, 1309 --> 1039, 39 --> 39 )
[LOG] Average clause size reduction: 106.728 --> 4.93165 (271.5 --> 1, 252 --> 0.75, 268.293 --> 3.90244, 253.333 --> 2.66667, 245.806 --> 3.80645, 233.357 --> 3.5, 218.591 --> 2.90909, 207.778 --> 3, 198.844 --> 6.39062, 191.147 --> 6.5, 179.611 --> 4, 181.103 --> 6.57143, 168.933 --> 2.6, 1 --> 1, 1 --> 1, 3.84615 --> 3.61538, 2.13333 --> 2.06667, 3.40741 --> 3.07407, 2.71429 --> 2.66667, 3.04762 --> 3, 2.66667 --> 2.66667, 6.40323 --> 5.80645, 6.59701 --> 6.29851, 4.07547 --> 3.92453, 6.545 --> 5.195, 2.78571 --> 2.78571 )
[LOG] Overall execution time: 575 sec CPU time.
[LOG] Overall execution time: 576 sec real time.
Synthesis time: 575.92 sec (Real time) / 558.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.69 sec (Real time) / 0.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 217.20 sec (Real time) / 216.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2441 10 40 1 2378
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1671.16 sec CPU time.
[LOG] Relation determinization time: 1672 sec real time.
[LOG] Final circuit size: 2905 new AND gates.
[LOG] Size before ABC: 3806 AND gates.
[LOG] Size after ABC: 2904 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1663.22/1663 sec (11.29/11 sec, 16.99/17 sec, 46.3/46 sec, 41.98/42 sec, 36.18/36 sec, 28.28/29 sec, 18.35/18 sec, 22.65/23 sec, 69.33/69 sec, 31.65/32 sec, 36.43/36 sec, 67.43/68 sec, 80.27/80 sec, 98.11/98 sec, 87.27/87 sec, 72.07/72 sec, 50.93/51 sec, 87.12/87 sec, 78.17/79 sec, 74.27/74 sec, 86.64/87 sec, 81.31/81 sec, 69.33/69 sec, 80.96/81 sec, 73.21/73 sec, 68.49/69 sec, 59.93/60 sec, 88.28/88 sec )
[LOG] Nr of iterations: 1555 (2, 5, 46, 33, 38, 19, 27, 28, 73, 24, 66, 220, 228, 9, 1, 2, 39, 30, 31, 17, 24, 26, 72, 23, 64, 200, 200, 8 )
[LOG] Total clause computation time: 468.19/471 sec (4.14/4.14 sec, 4.38/4.38 sec, 8.58/8.58 sec, 9.95/9.95 sec, 9.02/9.02 sec, 8.73/8.73 sec, 9.04/9.04 sec, 10.76/10.76 sec, 14.91/14.91 sec, 20.7/20.7 sec, 17.1/17.1 sec, 27.9/27.9 sec, 27.79/27.79 sec, 24.83/24.83 sec, 24.43/24.43 sec, 26.47/26.47 sec, 26.4/26.4 sec, 26.94/26.94 sec, 11.24/11.24 sec, 16.17/16.17 sec, 16.71/16.71 sec, 14.77/14.77 sec, 19.99/19.99 sec, 11.5/11.5 sec, 27.84/27.84 sec, 17.54/17.54 sec, 15.05/15.05 sec, 15.31/15.31 sec )
[LOG] Total clause minimization time: 1191.87/1190 sec (7.07/7.07 sec, 12.53/12.53 sec, 37.64/37.64 sec, 31.94/31.94 sec, 27.08/27.08 sec, 19.45/19.45 sec, 9.2/9.2 sec, 11.79/11.79 sec, 54.3/54.3 sec, 10.85/10.85 sec, 19.2/19.2 sec, 39.18/39.18 sec, 52.19/52.19 sec, 73.18/73.18 sec, 62.78/62.78 sec, 45.53/45.53 sec, 24.45/24.45 sec, 60.12/60.12 sec, 66.86/66.86 sec, 58.03/58.03 sec, 69.85/69.85 sec, 66.46/66.46 sec, 49.26/49.26 sec, 69.38/69.38 sec, 45.28/45.28 sec, 50.71/50.71 sec, 44.64/44.64 sec, 72.92/72.92 sec )
[LOG] Total clause size reduction: 181948 --> 8662 (402 --> 1, 1488 --> 6, 13635 --> 229, 9472 --> 107, 10471 --> 121, 4842 --> 43, 6682 --> 76, 6588 --> 66, 16272 --> 524, 4991 --> 67, 13585 --> 504, 43143 --> 1682, 44492 --> 1576, 1560 --> 20, 1 --> 1, 2 --> 2, 166 --> 146, 92 --> 92, 86 --> 76, 38 --> 37, 56 --> 56, 61 --> 59, 524 --> 454, 67 --> 64, 491 --> 437, 1446 --> 1143, 1275 --> 1053, 20 --> 20 )
[LOG] Average clause size reduction: 117.008 --> 5.57042 (201 --> 0.5, 297.6 --> 1.2, 296.413 --> 4.97826, 287.03 --> 3.24242, 275.553 --> 3.18421, 254.842 --> 2.26316, 247.481 --> 2.81481, 235.286 --> 2.35714, 222.904 --> 7.17808, 207.958 --> 2.79167, 205.833 --> 7.63636, 196.105 --> 7.64545, 195.14 --> 6.91228, 173.333 --> 2.22222, 1 --> 1, 1 --> 1, 4.25641 --> 3.74359, 3.06667 --> 3.06667, 2.77419 --> 2.45161, 2.23529 --> 2.17647, 2.33333 --> 2.33333, 2.34615 --> 2.26923, 7.27778 --> 6.30556, 2.91304 --> 2.78261, 7.67188 --> 6.82812, 7.23 --> 5.715, 6.375 --> 5.265, 2.5 --> 2.5 )
[LOG] Overall execution time: 1671.18 sec CPU time.
[LOG] Overall execution time: 1672 sec real time.
Synthesis time: 1671.81 sec (Real time) / 1616.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.07 sec (Real time) / 1.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 328.13 sec (Real time) / 327.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3316 11 43 1 3249
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 23.73 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 1022 new AND gates.
[LOG] Size before ABC: 1352 AND gates.
[LOG] Size after ABC: 1022 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.68/24 sec (0.14/0 sec, 0.11/0 sec, 0.28/1 sec, 0.5/0 sec, 0.23/0 sec, 0.74/1 sec, 0.77/1 sec, 1.78/2 sec, 1.49/1 sec, 2.77/3 sec, 3.38/3 sec, 2.7/3 sec, 3.2/3 sec, 2.54/3 sec, 1.31/1 sec, 1.74/2 sec )
[LOG] Nr of iterations: 502 (8, 5, 4, 5, 10, 13, 160, 53, 6, 3, 3, 4, 9, 11, 156, 52 )
[LOG] Total clause computation time: 9.99/10 sec (0.1/0.1 sec, 0.05/0.05 sec, 0.21/0.21 sec, 0.3/0.3 sec, 0.06/0.06 sec, 0.33/0.33 sec, 0.31/0.31 sec, 0.78/0.78 sec, 0.64/0.64 sec, 1.15/1.15 sec, 2.13/2.13 sec, 1/1 sec, 1.03/1.03 sec, 0.87/0.87 sec, 0.66/0.66 sec, 0.37/0.37 sec )
[LOG] Total clause minimization time: 13.59/14 sec (0.03/0.03 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.39/0.39 sec, 0.44/0.44 sec, 0.99/0.99 sec, 0.85/0.85 sec, 1.61/1.61 sec, 1.24/1.24 sec, 1.7/1.7 sec, 2.17/2.17 sec, 1.67/1.67 sec, 0.65/0.65 sec, 1.37/1.37 sec )
[LOG] Total clause size reduction: 32893 --> 2653 (1281 --> 15, 724 --> 11, 516 --> 4, 580 --> 7, 1206 --> 18, 1500 --> 39, 19716 --> 1029, 6032 --> 259, 12 --> 12, 7 --> 7, 4 --> 4, 7 --> 7, 18 --> 18, 32 --> 32, 999 --> 932, 259 --> 259 )
[LOG] Average clause size reduction: 65.5239 --> 5.28486 (160.125 --> 1.875, 144.8 --> 2.2, 129 --> 1, 116 --> 1.4, 120.6 --> 1.8, 115.385 --> 3, 123.225 --> 6.43125, 113.811 --> 4.88679, 2 --> 2, 2.33333 --> 2.33333, 1.33333 --> 1.33333, 1.75 --> 1.75, 2 --> 2, 2.90909 --> 2.90909, 6.40385 --> 5.97436, 4.98077 --> 4.98077 )
[LOG] Overall execution time: 23.73 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 24.10 sec (Real time) / 23.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.33 sec (Real time) / 3.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1242 7 28 1 1199
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 85.12 sec CPU time.
[LOG] Relation determinization time: 86 sec real time.
[LOG] Final circuit size: 1941 new AND gates.
[LOG] Size before ABC: 2549 AND gates.
[LOG] Size after ABC: 1940 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 84.93/85 sec (1.11/1 sec, 0.22/1 sec, 0.15/0 sec, 0.3/0 sec, 0.26/0 sec, 1.08/1 sec, 3.98/4 sec, 4.24/5 sec, 5.86/5 sec, 6.94/7 sec, 7.16/8 sec, 4.91/4 sec, 5.81/6 sec, 6.99/7 sec, 5.37/6 sec, 5.55/5 sec, 7.71/8 sec, 5.34/5 sec, 6.77/7 sec, 5.18/5 sec )
[LOG] Nr of iterations: 1143 (4, 5, 4, 78, 8, 187, 58, 127, 91, 29, 3, 4, 3, 59, 6, 184, 50, 126, 90, 27 )
[LOG] Total clause computation time: 45.23/42 sec (0.62/0.62 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.32/0.32 sec, 3.05/3.05 sec, 1.27/1.27 sec, 3.32/3.32 sec, 3.13/3.13 sec, 3.35/3.35 sec, 3.89/3.89 sec, 3.17/3.17 sec, 3.84/3.84 sec, 3.19/3.19 sec, 1.02/1.02 sec, 6.28/6.28 sec, 0.82/0.82 sec, 4.58/4.58 sec, 2.95/2.95 sec )
[LOG] Total clause minimization time: 39.46/43 sec (0.49/0.49 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.76/0.76 sec, 0.91/0.91 sec, 2.94/2.94 sec, 2.5/2.5 sec, 3.8/3.8 sec, 3.8/3.8 sec, 1.01/1.01 sec, 2.63/2.63 sec, 3.15/3.15 sec, 2.17/2.17 sec, 4.51/4.51 sec, 1.43/1.43 sec, 4.5/4.5 sec, 2.17/2.17 sec, 2.23/2.23 sec )
[LOG] Total clause size reduction: 100018 --> 5267 (741 --> 6, 980 --> 10, 606 --> 6, 14707 --> 461, 1309 --> 15, 32736 --> 870, 9348 --> 299, 19278 --> 539, 13680 --> 492, 4032 --> 149, 6 --> 6, 10 --> 10, 6 --> 6, 301 --> 270, 12 --> 12, 852 --> 773, 244 --> 233, 539 --> 504, 492 --> 467, 139 --> 139 )
[LOG] Average clause size reduction: 87.5048 --> 4.60805 (185.25 --> 1.5, 196 --> 2, 151.5 --> 1.5, 188.551 --> 5.91026, 163.625 --> 1.875, 175.059 --> 4.65241, 161.172 --> 5.15517, 151.795 --> 4.24409, 150.33 --> 5.40659, 139.034 --> 5.13793, 2 --> 2, 2.5 --> 2.5, 2 --> 2, 5.10169 --> 4.57627, 2 --> 2, 4.63043 --> 4.20109, 4.88 --> 4.66, 4.27778 --> 4, 5.46667 --> 5.18889, 5.14815 --> 5.14815 )
[LOG] Overall execution time: 85.12 sec CPU time.
[LOG] Overall execution time: 86 sec real time.
Synthesis time: 85.67 sec (Real time) / 84.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.21 sec (Real time) / 18.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2230 9 34 1 2178
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 973.22 sec CPU time.
[LOG] Relation determinization time: 976 sec real time.
[LOG] Final circuit size: 14996 new AND gates.
[LOG] Size before ABC: 22432 AND gates.
[LOG] Size after ABC: 14996 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 972.74/973 sec (1.49/2 sec, 0.66/1 sec, 0.36/0 sec, 0.67/1 sec, 0.43/0 sec, 1.71/2 sec, 0.72/0 sec, 21.49/22 sec, 64.35/64 sec, 92/92 sec, 63.36/64 sec, 80.09/80 sec, 66.23/66 sec, 71.21/71 sec, 56.6/57 sec, 78.01/78 sec, 59.38/59 sec, 77/77 sec, 63.48/64 sec, 78.27/78 sec, 48.55/48 sec, 46.68/47 sec )
[LOG] Nr of iterations: 6531 (7, 4, 9, 9, 7, 30, 26, 792, 1171, 1020, 283, 4, 3, 6, 5, 5, 21, 18, 721, 1143, 969, 278 )
[LOG] Total clause computation time: 460.3/458 sec (0.19/0.19 sec, 0.35/0.35 sec, 0.16/0.16 sec, 0.41/0.41 sec, 0.21/0.21 sec, 0.51/0.51 sec, 0.35/0.35 sec, 6.19/6.19 sec, 5.98/5.98 sec, 18.31/18.31 sec, 37.29/37.29 sec, 55.84/55.84 sec, 56.16/56.16 sec, 43.41/43.41 sec, 40.63/40.63 sec, 47.55/47.55 sec, 25.37/25.37 sec, 57.8/57.8 sec, 12.35/12.35 sec, 9.11/9.11 sec, 10.65/10.65 sec, 31.48/31.48 sec )
[LOG] Total clause minimization time: 508.72/512 sec (1.29/1.29 sec, 0.3/0.3 sec, 0.19/0.19 sec, 0.25/0.25 sec, 0.21/0.21 sec, 1.19/1.19 sec, 0.35/0.35 sec, 15.11/15.11 sec, 57.9/57.9 sec, 72.95/72.95 sec, 25.72/25.72 sec, 24.22/24.22 sec, 10.03/10.03 sec, 27.76/27.76 sec, 15.94/15.94 sec, 30.42/30.42 sec, 33.98/33.98 sec, 19.14/19.14 sec, 50.75/50.75 sec, 68.57/68.57 sec, 37.42/37.42 sec, 15.03/15.03 sec )
[LOG] Total clause size reduction: 585960 --> 48779 (1764 --> 23, 867 --> 7, 1840 --> 21, 1736 --> 16, 1278 --> 13, 5858 --> 76, 4675 --> 103, 139216 --> 6135, 193050 --> 9166, 167116 --> 8952, 43992 --> 1963, 8 --> 8, 7 --> 7, 12 --> 12, 6 --> 6, 10 --> 10, 44 --> 40, 63 --> 63, 5378 --> 4800, 8835 --> 7726, 8290 --> 7717, 1915 --> 1915 )
[LOG] Average clause size reduction: 89.7198 --> 7.46884 (252 --> 3.28571, 216.75 --> 1.75, 204.444 --> 2.33333, 192.889 --> 1.77778, 182.571 --> 1.85714, 195.267 --> 2.53333, 179.808 --> 3.96154, 175.778 --> 7.74621, 164.859 --> 7.8275, 163.839 --> 8.77647, 155.449 --> 6.9364, 2 --> 2, 2.33333 --> 2.33333, 2 --> 2, 1.2 --> 1.2, 2 --> 2, 2.09524 --> 1.90476, 3.5 --> 3.5, 7.45908 --> 6.65742, 7.72966 --> 6.75941, 8.55521 --> 7.96388, 6.88849 --> 6.88849 )
[LOG] Overall execution time: 973.22 sec CPU time.
[LOG] Overall execution time: 976 sec real time.
Synthesis time: 976.47 sec (Real time) / 955.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.80 sec (Real time) / 2.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1121.03 sec (Real time) / 1120.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 15335 11 38 1 15275
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 540.11 sec CPU time.
[LOG] Relation determinization time: 542 sec real time.
[LOG] Final circuit size: 10669 new AND gates.
[LOG] Size before ABC: 13715 AND gates.
[LOG] Size after ABC: 10668 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 539.35/540 sec (3.49/4 sec, 7.85/7 sec, 20.25/21 sec, 21.15/21 sec, 27.59/27 sec, 33.26/34 sec, 34.53/34 sec, 23.5/24 sec, 33.17/33 sec, 12.25/12 sec, 15.46/16 sec, 20.44/20 sec, 10.14/10 sec, 23.41/24 sec, 28.84/29 sec, 22.97/22 sec, 16.51/17 sec, 26.53/27 sec, 18.47/18 sec, 18.68/19 sec, 18.06/18 sec, 16.24/16 sec, 25.42/25 sec, 20.14/21 sec, 15.85/15 sec, 25.15/26 sec )
[LOG] Nr of iterations: 5163 (505, 188, 1136, 12, 238, 206, 202, 88, 68, 14, 12, 12, 4, 383, 164, 1123, 9, 232, 199, 197, 76, 58, 12, 11, 11, 3 )
[LOG] Total clause computation time: 230.89/223 sec (0.59/0.59 sec, 4.46/4.46 sec, 5.34/5.34 sec, 15.84/15.84 sec, 6.25/6.25 sec, 7.01/7.01 sec, 6.55/6.55 sec, 11.88/11.88 sec, 18.65/18.65 sec, 5.9/5.9 sec, 9.56/9.56 sec, 11.06/11.06 sec, 4.64/4.64 sec, 11.29/11.29 sec, 4.59/4.59 sec, 6.97/6.97 sec, 9.77/9.77 sec, 8.84/8.84 sec, 3.54/3.54 sec, 4.04/4.04 sec, 9.75/9.75 sec, 9.98/9.98 sec, 18.14/18.14 sec, 13.2/13.2 sec, 7.57/7.57 sec, 15.48/15.48 sec )
[LOG] Total clause minimization time: 305.48/315 sec (2.83/2.83 sec, 3.33/3.33 sec, 14.63/14.63 sec, 5.24/5.24 sec, 21.11/21.11 sec, 26.05/26.05 sec, 27.78/27.78 sec, 11.47/11.47 sec, 14.41/14.41 sec, 6.25/6.25 sec, 5.79/5.79 sec, 9.28/9.28 sec, 5.39/5.39 sec, 11.91/11.91 sec, 24.18/24.18 sec, 15.51/15.51 sec, 6.71/6.71 sec, 17.63/17.63 sec, 14.88/14.88 sec, 14.56/14.56 sec, 8.26/8.26 sec, 6.23/6.23 sec, 7.24/7.24 sec, 6.91/6.91 sec, 8.25/8.25 sec, 9.65/9.65 sec )
[LOG] Total clause size reduction: 937903 --> 33355 (193032 --> 5355, 69190 --> 861, 407465 --> 10096, 3619 --> 16, 75366 --> 960, 62935 --> 829, 59496 --> 834, 23664 --> 495, 18157 --> 375, 2600 --> 27, 2145 --> 22, 2134 --> 22, 555 --> 6, 3689 --> 2613, 667 --> 552, 9910 --> 7326, 9 --> 9, 917 --> 803, 780 --> 687, 804 --> 711, 399 --> 388, 296 --> 294, 24 --> 24, 22 --> 22, 22 --> 22, 6 --> 6 )
[LOG] Average clause size reduction: 181.659 --> 6.46039 (382.242 --> 10.604, 368.032 --> 4.57979, 358.684 --> 8.88732, 301.583 --> 1.33333, 316.664 --> 4.03361, 305.51 --> 4.02427, 294.535 --> 4.12871, 268.909 --> 5.625, 267.015 --> 5.51471, 185.714 --> 1.92857, 178.75 --> 1.83333, 177.833 --> 1.83333, 138.75 --> 1.5, 9.63185 --> 6.82245, 4.06707 --> 3.36585, 8.82458 --> 6.5236, 1 --> 1, 3.95259 --> 3.46121, 3.9196 --> 3.45226, 4.08122 --> 3.60914, 5.25 --> 5.10526, 5.10345 --> 5.06897, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 540.11 sec CPU time.
[LOG] Overall execution time: 542 sec real time.
Synthesis time: 542.94 sec (Real time) / 533.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.33 sec (Real time) / 2.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 536.48 sec (Real time) / 536.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 11082 13 43 1 11014
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 932.3 sec CPU time.
[LOG] Relation determinization time: 938 sec real time.
[LOG] Final circuit size: 15576 new AND gates.
[LOG] Size before ABC: 20382 AND gates.
[LOG] Size after ABC: 15576 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 931.27/932 sec (5.05/5 sec, 12.35/13 sec, 42.37/42 sec, 12.69/13 sec, 66.23/66 sec, 78.72/79 sec, 80.15/80 sec, 88.65/88 sec, 24.25/25 sec, 47.36/47 sec, 18.91/19 sec, 18.64/19 sec, 28.34/28 sec, 14.61/15 sec, 34.5/34 sec, 32.26/32 sec, 39.16/40 sec, 22.14/22 sec, 23.72/23 sec, 28.72/29 sec, 27.85/28 sec, 28.19/28 sec, 30.12/30 sec, 20.6/21 sec, 27.11/27 sec, 31/31 sec, 22.02/22 sec, 25.56/26 sec )
[LOG] Nr of iterations: 7611 (842, 214, 1860, 12, 252, 228, 230, 269, 85, 50, 21, 10, 8, 4, 472, 167, 1775, 11, 248, 221, 216, 264, 68, 49, 18, 9, 6, 2 )
[LOG] Total clause computation time: 303.31/308 sec (1.09/1.09 sec, 5.61/5.61 sec, 8.34/8.34 sec, 8.43/8.43 sec, 9.03/9.03 sec, 12.52/12.52 sec, 12.18/12.18 sec, 13.44/13.44 sec, 11.55/11.55 sec, 29.25/29.25 sec, 7.55/7.55 sec, 9.46/9.46 sec, 14/14 sec, 8.15/8.15 sec, 15.56/15.56 sec, 4.86/4.86 sec, 10.53/10.53 sec, 14.48/14.48 sec, 6.46/6.46 sec, 4.31/4.31 sec, 4.45/4.45 sec, 5.21/5.21 sec, 15.29/15.29 sec, 13.58/13.58 sec, 14.11/14.11 sec, 17.54/17.54 sec, 11.47/11.47 sec, 14.86/14.86 sec )
[LOG] Total clause minimization time: 621.95/620 sec (3.87/3.87 sec, 6.6/6.6 sec, 33.37/33.37 sec, 4.12/4.12 sec, 56.75/56.75 sec, 65.88/65.88 sec, 67.6/67.6 sec, 74.79/74.79 sec, 12.49/12.49 sec, 17.88/17.88 sec, 11.19/11.19 sec, 9.01/9.01 sec, 14.19/14.19 sec, 6.3/6.3 sec, 18.61/18.61 sec, 27.3/27.3 sec, 27.61/27.61 sec, 7.6/7.6 sec, 17.15/17.15 sec, 24.26/24.26 sec, 23.25/23.25 sec, 22.87/22.87 sec, 14.77/14.77 sec, 6.94/6.94 sec, 12.95/12.95 sec, 13.43/13.43 sec, 10.51/10.51 sec, 10.66/10.66 sec )
[LOG] Total clause size reduction: 1638427 --> 53081 (366676 --> 9378, 90099 --> 925, 762190 --> 18005, 4147 --> 11, 91866 --> 969, 80585 --> 941, 78776 --> 904, 89244 --> 1099, 25620 --> 422, 14896 --> 257, 4280 --> 42, 1881 --> 18, 1456 --> 15, 597 --> 8, 4409 --> 3379, 584 --> 504, 16768 --> 12342, 11 --> 11, 941 --> 816, 896 --> 759, 811 --> 737, 1063 --> 916, 304 --> 297, 257 --> 256, 36 --> 36, 18 --> 18, 12 --> 12, 4 --> 4 )
[LOG] Average clause size reduction: 215.271 --> 6.97425 (435.482 --> 11.1378, 421.023 --> 4.32243, 409.78 --> 9.68011, 345.583 --> 0.916667, 364.548 --> 3.84524, 353.443 --> 4.12719, 342.504 --> 3.93043, 331.762 --> 4.0855, 301.412 --> 4.96471, 297.92 --> 5.14, 203.81 --> 2, 188.1 --> 1.8, 182 --> 1.875, 149.25 --> 2, 9.3411 --> 7.1589, 3.49701 --> 3.01796, 9.44676 --> 6.95324, 1 --> 1, 3.79435 --> 3.29032, 4.0543 --> 3.43439, 3.75463 --> 3.41204, 4.02652 --> 3.4697, 4.47059 --> 4.36765, 5.2449 --> 5.22449, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 932.3 sec CPU time.
[LOG] Overall execution time: 938 sec real time.
Synthesis time: 937.23 sec (Real time) / 921.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.71 sec (Real time) / 2.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 820.45 sec (Real time) / 819.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 16047 15 47 1 15971
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1928.29 sec CPU time.
[LOG] Relation determinization time: 1937 sec real time.
[LOG] Final circuit size: 22277 new AND gates.
[LOG] Size before ABC: 29018 AND gates.
[LOG] Size after ABC: 22277 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 1926.57/1927 sec (8.08/8 sec, 13.23/13 sec, 84.25/85 sec, 26.06/26 sec, 131.37/131 sec, 138/138 sec, 145.2/145 sec, 159.92/160 sec, 183.02/183 sec, 38.84/39 sec, 87.62/88 sec, 47.4/47 sec, 24.4/25 sec, 32.93/33 sec, 28.79/29 sec, 62.13/62 sec, 69.7/69 sec, 79.8/80 sec, 45.59/46 sec, 51.89/52 sec, 58.26/58 sec, 46.86/47 sec, 50.16/50 sec, 49.07/49 sec, 53.9/54 sec, 45.02/45 sec, 37.2/37 sec, 37.59/38 sec, 39.18/39 sec, 51.11/51 sec )
[LOG] Nr of iterations: 10724 (860, 279, 3151, 12, 310, 279, 290, 228, 258, 65, 92, 16, 12, 11, 4, 396, 223, 2745, 11, 307, 263, 264, 222, 248, 59, 85, 13, 10, 8, 3 )
[LOG] Total clause computation time: 565.63/559 sec (1.54/1.54 sec, 2.85/2.85 sec, 10.32/10.32 sec, 18.28/18.28 sec, 15.81/15.81 sec, 22.95/22.95 sec, 21.51/21.51 sec, 24.25/24.25 sec, 39.65/39.65 sec, 18.44/18.44 sec, 47.91/47.91 sec, 23.67/23.67 sec, 12.45/12.45 sec, 16.81/16.81 sec, 14.79/14.79 sec, 31.87/31.87 sec, 9.21/9.21 sec, 17.26/17.26 sec, 32.95/32.95 sec, 6.9/6.9 sec, 6.97/6.97 sec, 9.19/9.19 sec, 6.49/6.49 sec, 6.45/6.45 sec, 26.34/26.34 sec, 28.24/28.24 sec, 20.35/20.35 sec, 19.66/19.66 sec, 21.85/21.85 sec, 30.67/30.67 sec )
[LOG] Total clause minimization time: 1350.53/1352 sec (6.45/6.45 sec, 10.22/10.22 sec, 72.91/72.91 sec, 7.58/7.58 sec, 114.94/114.94 sec, 114.6/114.6 sec, 123.12/123.12 sec, 135.06/135.06 sec, 142.79/142.79 sec, 20.01/20.01 sec, 39.38/39.38 sec, 23.44/23.44 sec, 11.7/11.7 sec, 15.87/15.87 sec, 13.73/13.73 sec, 29.81/29.81 sec, 60.3/60.3 sec, 60.45/60.45 sec, 12.59/12.59 sec, 44.74/44.74 sec, 51.13/51.13 sec, 37.42/37.42 sec, 43.5/43.5 sec, 42.43/42.43 sec, 27.44/27.44 sec, 16.62/16.62 sec, 16.78/16.78 sec, 17.88/17.88 sec, 17.26/17.26 sec, 20.38/20.38 sec )
[LOG] Total clause size reduction: 2673458 --> 79413 (424346 --> 10167, 133718 --> 1207, 1467900 --> 33014, 4741 --> 11, 129780 --> 1240, 113702 --> 1110, 115022 --> 1112, 87849 --> 879, 96632 --> 1030, 21952 --> 352, 31122 --> 525, 3615 --> 31, 2596 --> 23, 2350 --> 22, 678 --> 6, 3753 --> 3011, 812 --> 733, 27085 --> 19725, 11 --> 11, 1221 --> 1035, 992 --> 875, 944 --> 834, 835 --> 752, 954 --> 865, 308 --> 303, 473 --> 473, 25 --> 25, 20 --> 20, 16 --> 16, 6 --> 6 )
[LOG] Average clause size reduction: 249.297 --> 7.40517 (493.426 --> 11.8221, 479.276 --> 4.32616, 465.852 --> 10.4773, 395.083 --> 0.916667, 418.645 --> 4, 407.534 --> 3.97849, 396.628 --> 3.83448, 385.303 --> 3.85526, 374.543 --> 3.99225, 337.723 --> 5.41538, 338.283 --> 5.70652, 225.938 --> 1.9375, 216.333 --> 1.91667, 213.636 --> 2, 169.5 --> 1.5, 9.47727 --> 7.60354, 3.64126 --> 3.287, 9.86703 --> 7.18579, 1 --> 1, 3.9772 --> 3.37134, 3.77186 --> 3.327, 3.57576 --> 3.15909, 3.76126 --> 3.38739, 3.84677 --> 3.4879, 5.22034 --> 5.13559, 5.56471 --> 5.56471, 1.92308 --> 1.92308, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 1928.29 sec CPU time.
[LOG] Overall execution time: 1937 sec real time.
Synthesis time: 1936.86 sec (Real time) / 1905.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.88 sec (Real time) / 4.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1140.85 sec (Real time) / 1140.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 22810 17 52 1 22726
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9916.36 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 7536.38 sec CPU time.
[LOG] Relation determinization time: 7573 sec real time.
[LOG] Final circuit size: 55399 new AND gates.
[LOG] Size before ABC: 75673 AND gates.
[LOG] Size after ABC: 55398 AND gates.
[LOG] Time for optimizing with ABC: 37 seconds.
[LOG] Total time for all control signals: 7532.37/7531 sec (17.59/18 sec, 40.12/40 sec, 301.73/302 sec, 103.61/104 sec, 296.82/296 sec, 330.58/331 sec, 367.58/368 sec, 370.28/370 sec, 406.53/407 sec, 417.26/417 sec, 415.49/415 sec, 212.06/212 sec, 324.66/324 sec, 96.71/97 sec, 127.67/128 sec, 157.67/157 sec, 167.04/167 sec, 119.21/119 sec, 239.21/239 sec, 270.62/271 sec, 338.07/338 sec, 169.04/169 sec, 179.56/179 sec, 166.08/167 sec, 166.78/166 sec, 154.4/155 sec, 168.97/169 sec, 202.18/202 sec, 214/214 sec, 176.71/177 sec, 155.14/155 sec, 120.98/121 sec, 115.42/115 sec, 123.16/123 sec, 146.13/146 sec, 153.31/153 sec )
[LOG] Nr of iterations: 23275 (1189, 445, 7918, 17, 378, 330, 312, 298, 337, 287, 269, 258, 85, 23, 18, 13, 15, 3, 928, 434, 7241, 16, 362, 318, 298, 297, 331, 272, 242, 193, 83, 22, 17, 12, 12, 2 )
[LOG] Total clause computation time: 2401.21/2388 sec (2.94/2.94 sec, 7.97/7.97 sec, 27.63/27.63 sec, 73.05/73.05 sec, 54.03/54.03 sec, 90.34/90.34 sec, 102.21/102.21 sec, 100.16/100.16 sec, 97.92/97.92 sec, 104.07/104.07 sec, 98.19/98.19 sec, 76.15/76.15 sec, 196.62/196.62 sec, 48.96/48.96 sec, 84.49/84.49 sec, 80.51/80.51 sec, 84.71/84.71 sec, 62.56/62.56 sec, 123.84/123.84 sec, 25.47/25.47 sec, 56.56/56.56 sec, 126.86/126.86 sec, 25.29/25.29 sec, 18.95/18.95 sec, 19.5/19.5 sec, 18.95/18.95 sec, 17.44/17.44 sec, 17.9/17.9 sec, 15.72/15.72 sec, 93.42/93.42 sec, 97.54/97.54 sec, 48.86/48.86 sec, 63.03/63.03 sec, 68.32/68.32 sec, 74.38/74.38 sec, 96.67/96.67 sec )
[LOG] Total clause minimization time: 5090.64/5113 sec (14.45/14.45 sec, 31.81/31.81 sec, 269.44/269.44 sec, 30.04/30.04 sec, 241.46/241.46 sec, 238.95/238.95 sec, 264.03/264.03 sec, 268.77/268.77 sec, 307.05/307.05 sec, 311.7/311.7 sec, 315.87/315.87 sec, 134.69/134.69 sec, 127.18/127.18 sec, 47.13/47.13 sec, 42.69/42.69 sec, 76.56/76.56 sec, 81.7/81.7 sec, 56.05/56.05 sec, 113.51/113.51 sec, 244.24/244.24 sec, 269.66/269.66 sec, 42.03/42.03 sec, 153.56/153.56 sec, 146.59/146.59 sec, 146.78/146.78 sec, 134.96/134.96 sec, 151.05/151.05 sec, 183.82/183.82 sec, 197.8/197.8 sec, 82.8/82.8 sec, 57.29/57.29 sec, 71.97/71.97 sec, 52.24/52.24 sec, 54.66/54.66 sec, 71.6/71.6 sec, 56.51/56.51 sec )
[LOG] Total clause size reduction: 7236847 --> 195356 (755568 --> 15022, 276612 --> 2144, 4781868 --> 92071, 8976 --> 16, 207350 --> 1480, 177331 --> 1293, 164208 --> 1154, 153549 --> 1158, 170016 --> 1357, 141570 --> 1115, 129712 --> 1080, 112052 --> 1603, 36540 --> 476, 6512 --> 44, 4879 --> 35, 3384 --> 24, 3934 --> 30, 542 --> 4, 10337 --> 8442, 2025 --> 1644, 80231 --> 56504, 16 --> 16, 1345 --> 1196, 1199 --> 1048, 1058 --> 936, 1158 --> 1018, 1300 --> 1158, 1016 --> 905, 903 --> 794, 1058 --> 996, 467 --> 462, 44 --> 44, 35 --> 35, 24 --> 24, 24 --> 24, 4 --> 4 )
[LOG] Average clause size reduction: 310.928 --> 8.39338 (635.465 --> 12.6341, 621.6 --> 4.81798, 603.924 --> 11.6281, 528 --> 0.941176, 548.545 --> 3.91534, 537.367 --> 3.91818, 526.308 --> 3.69872, 515.265 --> 3.88591, 504.499 --> 4.02671, 493.275 --> 3.88502, 482.201 --> 4.01487, 434.31 --> 6.21318, 429.882 --> 5.6, 283.13 --> 1.91304, 271.056 --> 1.94444, 260.308 --> 1.84615, 262.267 --> 2, 180.667 --> 1.33333, 11.139 --> 9.09698, 4.6659 --> 3.78802, 11.0801 --> 7.80334, 1 --> 1, 3.71547 --> 3.30387, 3.77044 --> 3.2956, 3.55034 --> 3.14094, 3.89899 --> 3.42761, 3.92749 --> 3.49849, 3.73529 --> 3.32721, 3.7314 --> 3.28099, 5.48187 --> 5.16062, 5.62651 --> 5.56627, 2 --> 2, 2.05882 --> 2.05882, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 7536.39 sec CPU time.
[LOG] Overall execution time: 7573 sec real time.
Synthesis time: 7573.16 sec (Real time) / 7446.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.57 sec (Real time) / 9.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9812.48 sec (Real time) / 9811.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 56081 21 61 1 55982
=====================  amba10c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9840.95 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 26.01 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 1447 new AND gates.
[LOG] Size before ABC: 1916 AND gates.
[LOG] Size after ABC: 1447 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.94/26 sec (0.09/0 sec, 0.56/0 sec, 0.12/0 sec, 0.26/1 sec, 0.81/1 sec, 0.09/0 sec, 1.64/1 sec, 2.73/3 sec, 1.99/2 sec, 2.21/2 sec, 3.21/3 sec, 2.57/3 sec, 2.3/2 sec, 2.97/3 sec, 1.65/2 sec, 2.74/3 sec )
[LOG] Nr of iterations: 671 (6, 4, 4, 11, 15, 19, 215, 72, 5, 3, 3, 7, 12, 12, 213, 70 )
[LOG] Total clause computation time: 11.63/14 sec (0.03/0.03 sec, 0.24/0.24 sec, 0.09/0.09 sec, 0.22/0.22 sec, 0.16/0.16 sec, 0.03/0.03 sec, 0.48/0.48 sec, 1.1/1.1 sec, 0.99/0.99 sec, 1.21/1.21 sec, 1.67/1.67 sec, 1.07/1.07 sec, 1.1/1.1 sec, 1.71/1.71 sec, 0.59/0.59 sec, 0.94/0.94 sec )
[LOG] Total clause minimization time: 14.22/12 sec (0.05/0.05 sec, 0.32/0.32 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.65/0.65 sec, 0.05/0.05 sec, 1.14/1.14 sec, 1.62/1.62 sec, 1/1 sec, 0.99/0.99 sec, 1.54/1.54 sec, 1.5/1.5 sec, 1.2/1.2 sec, 1.25/1.25 sec, 1.04/1.04 sec, 1.8/1.8 sec )
[LOG] Total clause size reduction: 47358 --> 3822 (990 --> 10, 588 --> 7, 561 --> 4, 1540 --> 25, 2002 --> 34, 2412 --> 59, 28462 --> 1493, 8875 --> 364, 10 --> 10, 7 --> 7, 4 --> 4, 13 --> 13, 24 --> 24, 35 --> 35, 1480 --> 1378, 355 --> 355 )
[LOG] Average clause size reduction: 70.5782 --> 5.69598 (165 --> 1.66667, 147 --> 1.75, 140.25 --> 1, 140 --> 2.27273, 133.467 --> 2.26667, 126.947 --> 3.10526, 132.381 --> 6.94419, 123.264 --> 5.05556, 2 --> 2, 2.33333 --> 2.33333, 1.33333 --> 1.33333, 1.85714 --> 1.85714, 2 --> 2, 2.91667 --> 2.91667, 6.94836 --> 6.46948, 5.07143 --> 5.07143 )
[LOG] Overall execution time: 26.01 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.41 sec (Real time) / 25.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.84 sec (Real time) / 8.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1682 7 31 1 1636
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 79.95 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 2852 new AND gates.
[LOG] Size before ABC: 3792 AND gates.
[LOG] Size after ABC: 2852 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 79.79/80 sec (0.52/0 sec, 0.23/1 sec, 0.11/0 sec, 1.08/1 sec, 0.21/0 sec, 1.27/1 sec, 3.15/3 sec, 4.95/5 sec, 9.59/10 sec, 8.32/8 sec, 8.13/8 sec, 3.86/4 sec, 4.85/5 sec, 5.53/6 sec, 4.96/5 sec, 3.84/3 sec, 5.09/5 sec, 5.34/6 sec, 4.57/4 sec, 4.19/5 sec )
[LOG] Nr of iterations: 1589 (8, 5, 4, 87, 15, 210, 95, 205, 143, 63, 5, 3, 3, 62, 11, 198, 69, 204, 140, 59 )
[LOG] Total clause computation time: 39.05/40 sec (0.44/0.44 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.37/0.37 sec, 0.89/0.89 sec, 1.95/1.95 sec, 4.87/4.87 sec, 5.86/5.86 sec, 4.17/4.17 sec, 2.37/2.37 sec, 2.32/2.32 sec, 2.53/2.53 sec, 2.69/2.69 sec, 1.11/1.11 sec, 2.56/2.56 sec, 0.94/0.94 sec, 2.34/2.34 sec, 3.3/3.3 sec )
[LOG] Total clause minimization time: 40.4/40 sec (0.07/0.07 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.96/0.96 sec, 0.11/0.11 sec, 0.89/0.89 sec, 2.23/2.23 sec, 2.99/2.99 sec, 4.66/4.66 sec, 2.41/2.41 sec, 3.95/3.95 sec, 1.49/1.49 sec, 2.52/2.52 sec, 2.99/2.99 sec, 2.26/2.26 sec, 2.69/2.69 sec, 2.53/2.53 sec, 4.38/4.38 sec, 2.21/2.21 sec, 0.88/0.88 sec )
[LOG] Total clause size reduction: 132836 --> 8164 (1701 --> 19, 964 --> 15, 579 --> 6, 15652 --> 524, 2492 --> 35, 34903 --> 1004, 14570 --> 500, 29376 --> 1020, 20306 --> 942, 8370 --> 424, 10 --> 10, 7 --> 7, 6 --> 6, 320 --> 291, 21 --> 21, 910 --> 819, 317 --> 297, 1020 --> 917, 920 --> 915, 392 --> 392 )
[LOG] Average clause size reduction: 83.5972 --> 5.13782 (212.625 --> 2.375, 192.8 --> 3, 144.75 --> 1.5, 179.908 --> 6.02299, 166.133 --> 2.33333, 166.205 --> 4.78095, 153.368 --> 5.26316, 143.298 --> 4.97561, 142 --> 6.58741, 132.857 --> 6.73016, 2 --> 2, 2.33333 --> 2.33333, 2 --> 2, 5.16129 --> 4.69355, 1.90909 --> 1.90909, 4.59596 --> 4.13636, 4.5942 --> 4.30435, 5 --> 4.4951, 6.57143 --> 6.53571, 6.64407 --> 6.64407 )
[LOG] Overall execution time: 79.95 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 80.61 sec (Real time) / 79.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.07 sec (Real time) / 1.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 32.33 sec (Real time) / 32.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3138 9 36 1 3083
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 3534.61 sec CPU time.
[LOG] Relation determinization time: 3542 sec real time.
[LOG] Final circuit size: 27622 new AND gates.
[LOG] Size before ABC: 41746 AND gates.
[LOG] Size after ABC: 27622 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 3533.5/3532 sec (1.06/1 sec, 1.93/2 sec, 0.91/1 sec, 1.65/1 sec, 1.21/1 sec, 5.77/6 sec, 2.27/2 sec, 30.23/31 sec, 172.65/172 sec, 315.54/316 sec, 224.62/224 sec, 255.07/255 sec, 264.16/264 sec, 290.6/290 sec, 213.63/214 sec, 358.5/358 sec, 253.84/254 sec, 274.06/274 sec, 187.23/188 sec, 245.93/245 sec, 161.34/162 sec, 271.3/271 sec )
[LOG] Nr of iterations: 10430 (4, 6, 7, 8, 9, 23, 34, 1242, 1759, 1771, 415, 3, 4, 6, 5, 6, 19, 22, 1196, 1728, 1752, 411 )
[LOG] Total clause computation time: 1764.35/1746 sec (0.61/0.61 sec, 0.95/0.95 sec, 0.44/0.44 sec, 0.94/0.94 sec, 0.58/0.58 sec, 1.07/1.07 sec, 1.03/1.03 sec, 5.1/5.1 sec, 9.35/9.35 sec, 40.94/40.94 sec, 127.68/127.68 sec, 196.09/196.09 sec, 235.96/235.96 sec, 186.13/186.13 sec, 142.99/142.99 sec, 191.36/191.36 sec, 124.1/124.1 sec, 195.6/195.6 sec, 33/33 sec, 18.35/18.35 sec, 25.2/25.2 sec, 226.88/226.88 sec )
[LOG] Total clause minimization time: 1760.06/1778 sec (0.43/0.43 sec, 0.95/0.95 sec, 0.45/0.45 sec, 0.69/0.69 sec, 0.6/0.6 sec, 4.68/4.68 sec, 1.22/1.22 sec, 24.8/24.8 sec, 162.17/162.17 sec, 272.79/272.79 sec, 96.1/96.1 sec, 58.93/58.93 sec, 28.12/28.12 sec, 104.4/104.4 sec, 70.57/70.57 sec, 167.06/167.06 sec, 129.66/129.66 sec, 78.38/78.38 sec, 153.32/153.32 sec, 226.23/226.23 sec, 134.52/134.52 sec, 43.99/43.99 sec )
[LOG] Total clause size reduction: 947911 --> 89044 (915 --> 6, 1500 --> 11, 1404 --> 12, 1547 --> 13, 1736 --> 18, 4532 --> 50, 6303 --> 156, 223380 --> 10712, 297102 --> 15568, 297360 --> 17687, 66240 --> 3195, 6 --> 6, 8 --> 8, 12 --> 12, 7 --> 7, 12 --> 12, 40 --> 33, 88 --> 88, 10053 --> 9078, 15124 --> 13213, 17390 --> 16007, 3152 --> 3152 )
[LOG] Average clause size reduction: 90.8831 --> 8.5373 (228.75 --> 1.5, 250 --> 1.83333, 200.571 --> 1.71429, 193.375 --> 1.625, 192.889 --> 2, 197.043 --> 2.17391, 185.382 --> 4.58824, 179.855 --> 8.6248, 168.904 --> 8.85048, 167.905 --> 9.98701, 159.614 --> 7.6988, 2 --> 2, 2 --> 2, 2 --> 2, 1.4 --> 1.4, 2 --> 2, 2.10526 --> 1.73684, 4 --> 4, 8.40552 --> 7.5903, 8.75231 --> 7.64641, 9.9258 --> 9.13642, 7.6691 --> 7.6691 )
[LOG] Overall execution time: 3534.61 sec CPU time.
[LOG] Overall execution time: 3542 sec real time.
Synthesis time: 3542.14 sec (Real time) / 3468.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.03 sec (Real time) / 4.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4229.75 sec (Real time) / 4228.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 27972 11 42 1 27908
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1773.41 sec CPU time.
[LOG] Relation determinization time: 1785 sec real time.
[LOG] Final circuit size: 25335 new AND gates.
[LOG] Size before ABC: 36115 AND gates.
[LOG] Size after ABC: 25335 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 1772.42/1773 sec (13.82/14 sec, 49.04/49 sec, 118.61/119 sec, 29.88/30 sec, 130.71/131 sec, 181.03/181 sec, 219.38/219 sec, 65.01/65 sec, 86.6/87 sec, 27.44/27 sec, 68.43/69 sec, 44.04/44 sec, 50.19/50 sec, 95.13/95 sec, 57.23/57 sec, 59.82/60 sec, 40.89/41 sec, 47.55/48 sec, 48/48 sec, 68.76/68 sec, 47.36/48 sec, 49.16/49 sec, 42.98/43 sec, 42.11/42 sec, 45.03/45 sec, 44.22/44 sec )
[LOG] Nr of iterations: 10359 (2694, 249, 1757, 12, 211, 257, 261, 76, 66, 11, 13, 8, 5, 2096, 190, 1580, 11, 203, 246, 252, 68, 60, 10, 12, 7, 4 )
[LOG] Total clause computation time: 564.17/564 sec (1.22/1.22 sec, 10.87/10.87 sec, 20.44/20.44 sec, 19.92/19.92 sec, 18.25/18.25 sec, 22.8/22.8 sec, 31.96/31.96 sec, 27.16/27.16 sec, 47.11/47.11 sec, 13.37/13.37 sec, 50.36/50.36 sec, 25.98/25.98 sec, 25.08/25.08 sec, 15.48/15.48 sec, 8.71/8.71 sec, 20.06/20.06 sec, 30.32/30.32 sec, 8.71/8.71 sec, 5.8/5.8 sec, 7.98/7.98 sec, 18.84/18.84 sec, 35.09/35.09 sec, 21.92/21.92 sec, 23.81/23.81 sec, 27.72/27.72 sec, 25.21/25.21 sec )
[LOG] Total clause minimization time: 1199.67/1202 sec (12.37/12.37 sec, 37.87/37.87 sec, 96.82/96.82 sec, 9.74/9.74 sec, 111.98/111.98 sec, 157.8/157.8 sec, 186.88/186.88 sec, 37.55/37.55 sec, 39.08/39.08 sec, 13.8/13.8 sec, 17.8/17.8 sec, 17.79/17.79 sec, 24.83/24.83 sec, 78.42/78.42 sec, 48.41/48.41 sec, 38.83/38.83 sec, 10.51/10.51 sec, 38.71/38.71 sec, 41.99/41.99 sec, 60.63/60.63 sec, 28.46/28.46 sec, 13.95/13.95 sec, 21.01/21.01 sec, 18.24/18.24 sec, 17.24/17.24 sec, 18.96/18.96 sec )
[LOG] Total clause size reduction: 2085110 --> 93952 (1039498 --> 35632, 92504 --> 1115, 635672 --> 17297, 3652 --> 11, 67410 --> 892, 79360 --> 1121, 77740 --> 1167, 20625 --> 429, 17810 --> 364, 1930 --> 19, 2256 --> 26, 1309 --> 14, 712 --> 8, 25539 --> 19861, 714 --> 641, 14666 --> 12050, 11 --> 11, 830 --> 730, 1033 --> 926, 1094 --> 918, 370 --> 347, 308 --> 306, 19 --> 19, 26 --> 26, 14 --> 14, 8 --> 8 )
[LOG] Average clause size reduction: 201.285 --> 9.0696 (385.857 --> 13.2264, 371.502 --> 4.47791, 361.794 --> 9.84462, 304.333 --> 0.916667, 319.479 --> 4.22749, 308.794 --> 4.36187, 297.854 --> 4.47126, 271.382 --> 5.64474, 269.848 --> 5.51515, 175.455 --> 1.72727, 173.538 --> 2, 163.625 --> 1.75, 142.4 --> 1.6, 12.1846 --> 9.47567, 3.75789 --> 3.37368, 9.28228 --> 7.62658, 1 --> 1, 4.08867 --> 3.59606, 4.19919 --> 3.76423, 4.34127 --> 3.64286, 5.44118 --> 5.10294, 5.13333 --> 5.1, 1.9 --> 1.9, 2.16667 --> 2.16667, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 1773.41 sec CPU time.
[LOG] Overall execution time: 1785 sec real time.
Synthesis time: 1785.30 sec (Real time) / 1755.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.76 sec (Real time) / 4.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1358.14 sec (Real time) / 1357.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 25752 13 47 1 25679
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 6306.99 sec CPU time.
[LOG] Relation determinization time: 6352 sec real time.
[LOG] Final circuit size: 55511 new AND gates.
[LOG] Size before ABC: 81909 AND gates.
[LOG] Size after ABC: 55511 AND gates.
[LOG] Time for optimizing with ABC: 45 seconds.
[LOG] Total time for all control signals: 6305.2/6304 sec (43.23/43 sec, 132.43/133 sec, 617.54/617 sec, 93.94/94 sec, 392.65/393 sec, 431.74/432 sec, 575.78/575 sec, 560.95/561 sec, 186.65/187 sec, 278.34/278 sec, 124.3/124 sec, 120.47/120 sec, 187.98/188 sec, 191.2/191 sec, 383.2/383 sec, 138.47/139 sec, 202.67/202 sec, 150.11/150 sec, 141.01/141 sec, 147.07/147 sec, 162.47/163 sec, 176.46/176 sec, 132.9/133 sec, 134.89/135 sec, 136.79/137 sec, 135.04/135 sec, 154.11/154 sec, 172.81/173 sec )
[LOG] Nr of iterations: 19603 (5541, 240, 3513, 13, 238, 267, 277, 256, 74, 95, 8, 18, 15, 5, 4205, 210, 3420, 12, 232, 255, 273, 251, 62, 81, 7, 17, 14, 4 )
[LOG] Total clause computation time: 1978.26/1970 sec (2.62/2.62 sec, 36/36 sec, 71.69/71.69 sec, 59.1/59.1 sec, 70.1/70.1 sec, 113.15/113.15 sec, 121.05/121.05 sec, 116.19/116.19 sec, 86.19/86.19 sec, 150.92/150.92 sec, 63.22/63.22 sec, 60.82/60.82 sec, 128.28/128.28 sec, 94.48/94.48 sec, 33.77/33.77 sec, 25.83/25.83 sec, 45.81/45.81 sec, 110.44/110.44 sec, 15.99/15.99 sec, 17.31/17.31 sec, 16.57/16.57 sec, 19.8/19.8 sec, 56.58/56.58 sec, 95.42/95.42 sec, 76.6/76.6 sec, 78.97/78.97 sec, 99.4/99.4 sec, 111.96/111.96 sec )
[LOG] Total clause minimization time: 4298.79/4315 sec (39.62/39.62 sec, 95.82/95.82 sec, 540.71/540.71 sec, 34.3/34.3 sec, 321.51/321.51 sec, 317.37/317.37 sec, 453.59/453.59 sec, 443.67/443.67 sec, 99.77/99.77 sec, 126.55/126.55 sec, 60.48/60.48 sec, 59.2/59.2 sec, 59.11/59.11 sec, 96.16/96.16 sec, 343.78/343.78 sec, 112.32/112.32 sec, 152.73/152.73 sec, 39.53/39.53 sec, 124.7/124.7 sec, 129.47/129.47 sec, 145.52/145.52 sec, 156.32/156.32 sec, 76.1/76.1 sec, 39.23/39.23 sec, 60.06/60.06 sec, 55.92/55.92 sec, 54.53/54.53 sec, 60.72/60.72 sec )
[LOG] Total clause size reduction: 4492375 --> 208971 (2420980 --> 81365, 101336 --> 1104, 1443432 --> 39392, 4536 --> 12, 86979 --> 1011, 94696 --> 1143, 95220 --> 1203, 85170 --> 1076, 22338 --> 433, 28670 --> 530, 1470 --> 16, 3485 --> 34, 2856 --> 27, 780 --> 7, 56806 --> 46457, 862 --> 759, 37703 --> 29964, 12 --> 12, 963 --> 803, 1044 --> 888, 1175 --> 1002, 1043 --> 920, 326 --> 320, 409 --> 409, 16 --> 16, 34 --> 34, 27 --> 27, 7 --> 7 )
[LOG] Average clause size reduction: 229.168 --> 10.6602 (436.921 --> 14.6842, 422.233 --> 4.6, 410.883 --> 11.2132, 348.923 --> 0.923077, 365.458 --> 4.2479, 354.667 --> 4.2809, 343.755 --> 4.34296, 332.695 --> 4.20312, 301.865 --> 5.85135, 301.789 --> 5.57895, 183.75 --> 2, 193.611 --> 1.88889, 190.4 --> 1.8, 156 --> 1.4, 13.5092 --> 11.048, 4.10476 --> 3.61429, 11.0243 --> 8.7614, 1 --> 1, 4.15086 --> 3.46121, 4.09412 --> 3.48235, 4.30403 --> 3.67033, 4.15538 --> 3.66534, 5.25806 --> 5.16129, 5.04938 --> 5.04938, 2.28571 --> 2.28571, 2 --> 2, 1.92857 --> 1.92857, 1.75 --> 1.75 )
[LOG] Overall execution time: 6307 sec CPU time.
[LOG] Overall execution time: 6352 sec real time.
Synthesis time: 6351.58 sec (Real time) / 6253.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.90 sec (Real time) / 9.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6638.36 sec (Real time) / 6636.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 55983 15 52 1 55902
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9886.73 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9869.01 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9807.98 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 20.98 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 1120 new AND gates.
[LOG] Size before ABC: 1473 AND gates.
[LOG] Size after ABC: 1119 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.91/21 sec (0.08/0 sec, 0.12/0 sec, 0.11/1 sec, 0.28/0 sec, 0.1/0 sec, 0.74/1 sec, 0.67/0 sec, 1.86/2 sec, 2.36/3 sec, 2.03/2 sec, 2.52/2 sec, 1.72/2 sec, 2.54/2 sec, 2.1/2 sec, 1.93/2 sec, 1.75/2 sec )
[LOG] Nr of iterations: 577 (4, 7, 5, 7, 10, 11, 189, 71, 3, 4, 3, 6, 7, 9, 178, 63 )
[LOG] Total clause computation time: 8.94/12 sec (0.03/0.03 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.04/0.04 sec, 0.39/0.39 sec, 0.21/0.21 sec, 0.81/0.81 sec, 0.9/0.9 sec, 1.14/1.14 sec, 1/1 sec, 0.64/0.64 sec, 1.13/1.13 sec, 1.01/1.01 sec, 0.54/0.54 sec, 0.78/0.78 sec )
[LOG] Total clause minimization time: 11.9/9 sec (0.04/0.04 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.34/0.34 sec, 0.45/0.45 sec, 1.03/1.03 sec, 1.46/1.46 sec, 0.89/0.89 sec, 1.51/1.51 sec, 1.08/1.08 sec, 1.41/1.41 sec, 1.09/1.09 sec, 1.39/1.39 sec, 0.97/0.97 sec )
[LOG] Total clause size reduction: 40320 --> 3016 (570 --> 6, 1128 --> 20, 716 --> 10, 906 --> 11, 1260 --> 19, 1310 --> 31, 24440 --> 1176, 8540 --> 353, 6 --> 6, 7 --> 7, 4 --> 4, 11 --> 11, 14 --> 12, 26 --> 26, 1085 --> 1027, 297 --> 297 )
[LOG] Average clause size reduction: 69.8787 --> 5.22704 (142.5 --> 1.5, 161.143 --> 2.85714, 143.2 --> 2, 129.429 --> 1.57143, 126 --> 1.9, 119.091 --> 2.81818, 129.312 --> 6.22222, 120.282 --> 4.97183, 2 --> 2, 1.75 --> 1.75, 1.33333 --> 1.33333, 1.83333 --> 1.83333, 2 --> 1.71429, 2.88889 --> 2.88889, 6.09551 --> 5.76966, 4.71429 --> 4.71429 )
[LOG] Overall execution time: 20.98 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.37 sec (Real time) / 20.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.89 sec (Real time) / 5.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1346 7 31 1 1301
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 320.48 sec CPU time.
[LOG] Relation determinization time: 322 sec real time.
[LOG] Final circuit size: 7058 new AND gates.
[LOG] Size before ABC: 9759 AND gates.
[LOG] Size after ABC: 7058 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 320.04/320 sec (0.52/1 sec, 0.65/1 sec, 0.43/0 sec, 2.42/2 sec, 0.58/1 sec, 4.58/5 sec, 7.06/7 sec, 18.24/18 sec, 32.98/33 sec, 21.02/21 sec, 32.4/32 sec, 22.83/23 sec, 18.99/19 sec, 24.81/25 sec, 31.33/31 sec, 19.75/20 sec, 23.72/24 sec, 17.61/17 sec, 22.46/23 sec, 17.66/17 sec )
[LOG] Nr of iterations: 3231 (5, 7, 5, 67, 7, 357, 78, 417, 565, 139, 4, 3, 4, 56, 6, 355, 63, 403, 553, 137 )
[LOG] Total clause computation time: 160.11/147 sec (0.23/0.23 sec, 0.29/0.29 sec, 0.25/0.25 sec, 0.46/0.46 sec, 0.28/0.28 sec, 1.6/1.6 sec, 4.31/4.31 sec, 4.25/4.25 sec, 9.65/9.65 sec, 10.84/10.84 sec, 22.98/22.98 sec, 17.67/17.67 sec, 11.54/11.54 sec, 11.27/11.27 sec, 20.81/20.81 sec, 5.48/5.48 sec, 14.16/14.16 sec, 3.49/3.49 sec, 6.53/6.53 sec, 14.02/14.02 sec )
[LOG] Total clause minimization time: 158.5/170 sec (0.28/0.28 sec, 0.35/0.35 sec, 0.17/0.17 sec, 1.93/1.93 sec, 0.29/0.29 sec, 2.9/2.9 sec, 2.74/2.74 sec, 13.83/13.83 sec, 23.02/23.02 sec, 10.04/10.04 sec, 9.4/9.4 sec, 5.14/5.14 sec, 7.43/7.43 sec, 13.52/13.52 sec, 10.49/10.49 sec, 14.19/14.19 sec, 9.51/9.51 sec, 13.99/13.99 sec, 15.7/15.7 sec, 3.58/3.58 sec )
[LOG] Total clause size reduction: 265313 --> 20457 (968 --> 8, 1440 --> 16, 792 --> 8, 12342 --> 377, 1098 --> 12, 61232 --> 2406, 12320 --> 405, 61984 --> 2670, 83472 --> 3973, 19320 --> 946, 8 --> 8, 5 --> 5, 8 --> 8, 295 --> 287, 12 --> 12, 2393 --> 2165, 300 --> 279, 2537 --> 2187, 3854 --> 3752, 933 --> 933 )
[LOG] Average clause size reduction: 82.1148 --> 6.33148 (193.6 --> 1.6, 205.714 --> 2.28571, 158.4 --> 1.6, 184.209 --> 5.62687, 156.857 --> 1.71429, 171.518 --> 6.7395, 157.949 --> 5.19231, 148.643 --> 6.40288, 147.738 --> 7.03186, 138.993 --> 6.80576, 2 --> 2, 1.66667 --> 1.66667, 2 --> 2, 5.26786 --> 5.125, 2 --> 2, 6.74085 --> 6.09859, 4.7619 --> 4.42857, 6.29529 --> 5.4268, 6.96926 --> 6.78481, 6.81022 --> 6.81022 )
[LOG] Overall execution time: 320.49 sec CPU time.
[LOG] Overall execution time: 322 sec real time.
Synthesis time: 321.99 sec (Real time) / 315.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.31 sec (Real time) / 2.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 383.20 sec (Real time) / 382.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 7343 9 37 1 7287
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 9870.24 sec CPU time.
[LOG] Relation determinization time: 9884 sec real time.
[LOG] Final circuit size: 38438 new AND gates.
[LOG] Size before ABC: 60749 AND gates.
[LOG] Size after ABC: 38438 AND gates.
[LOG] Time for optimizing with ABC: 14 seconds.
[LOG] Total time for all control signals: 9867.94/9866 sec (2.56/2 sec, 4.58/5 sec, 2.95/3 sec, 5.94/6 sec, 2.93/2 sec, 19.03/19 sec, 4.78/4 sec, 70.13/70 sec, 442.54/443 sec, 925.15/925 sec, 619.59/620 sec, 711.57/711 sec, 713.36/714 sec, 819.64/819 sec, 818.31/819 sec, 808.54/808 sec, 584.47/585 sec, 896.26/896 sec, 543.11/543 sec, 688.45/688 sec, 521.98/522 sec, 662.07/662 sec )
[LOG] Nr of iterations: 14650 (3, 6, 8, 9, 7, 33, 19, 1753, 2488, 2374, 729, 2, 5, 5, 5, 4, 14, 12, 1718, 2427, 2301, 728 )
[LOG] Total clause computation time: 4951.42/4950 sec (1.48/1.48 sec, 2.52/2.52 sec, 1.5/1.5 sec, 4.83/4.83 sec, 1.44/1.44 sec, 6.18/6.18 sec, 2.84/2.84 sec, 9.99/9.99 sec, 22.57/22.57 sec, 150.9/150.9 sec, 333.47/333.47 sec, 497.97/497.97 sec, 561.43/561.43 sec, 538.16/538.16 sec, 549.93/549.93 sec, 461.44/461.44 sec, 369.08/369.08 sec, 702.05/702.05 sec, 77.12/77.12 sec, 39.63/39.63 sec, 115.24/115.24 sec, 501.65/501.65 sec )
[LOG] Total clause minimization time: 4897.82/4899 sec (1.05/1.05 sec, 2.02/2.02 sec, 1.41/1.41 sec, 1.07/1.07 sec, 1.45/1.45 sec, 12.8/12.8 sec, 1.9/1.9 sec, 59.49/59.49 sec, 417.73/417.73 sec, 770.52/770.52 sec, 284.16/284.16 sec, 213.49/213.49 sec, 151.81/151.81 sec, 281.37/281.37 sec, 268.26/268.26 sec, 346.98/346.98 sec, 215.28/215.28 sec, 194.1/194.1 sec, 463.91/463.91 sec, 646.14/646.14 sec, 403.55/403.55 sec, 159.33/159.33 sec )
[LOG] Total clause size reduction: 1370822 --> 129276 (604 --> 4, 1485 --> 10, 1673 --> 17, 1808 --> 15, 1332 --> 14, 6752 --> 85, 3528 --> 76, 324120 --> 16232, 432738 --> 22489, 410529 --> 23651, 120120 --> 6061, 4 --> 4, 10 --> 10, 10 --> 10, 6 --> 6, 8 --> 8, 28 --> 22, 41 --> 41, 15741 --> 14439, 21676 --> 19147, 22548 --> 20874, 6061 --> 6061 )
[LOG] Average clause size reduction: 93.5715 --> 8.8243 (201.333 --> 1.33333, 247.5 --> 1.66667, 209.125 --> 2.125, 200.889 --> 1.66667, 190.286 --> 2, 204.606 --> 2.57576, 185.684 --> 4, 184.894 --> 9.25956, 173.93 --> 9.03899, 172.927 --> 9.96251, 164.774 --> 8.31413, 2 --> 2, 2 --> 2, 2 --> 2, 1.2 --> 1.2, 2 --> 2, 2 --> 1.57143, 3.41667 --> 3.41667, 9.1624 --> 8.40454, 8.93119 --> 7.88916, 9.79922 --> 9.07171, 8.32555 --> 8.32555 )
[LOG] Overall execution time: 9870.24 sec CPU time.
[LOG] Overall execution time: 9884 sec real time.
Synthesis time: 9883.89 sec (Real time) / 9700.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.98 sec (Real time) / 6.89 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.04 sec (Real time) / 9997.84 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 38785 11 43 1 38720
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9854.59 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9859.54 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
