0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sim_1/new/alu_tb.v,1753891809,verilog,,,,alu_tb,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sim_1/new/control_unit_tb.v,1753893717,verilog,,,,control_unit_tb,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sim_1/new/data_memory_tb.v,1753934613,verilog,,,,data_memory_tb,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sim_1/new/instruction_memory_tb.v,1753930979,verilog,,,,instruction_memory_tb,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sim_1/new/register_file_tb.v,1753932221,verilog,,,,register_file_tb,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sim_1/new/tb_cpu.v,1753979412,verilog,,,,tb_cpu,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/alu.v,1753930652,verilog,,C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/control_unit.v,,alu,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/control_unit.v,1753976322,verilog,,C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/cpu.v,,control_unit,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/cpu.v,1753975983,verilog,,C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/data_memory.v,,cpu,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/data_memory.v,1753977900,verilog,,C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/instruction_memory.v,,data_memory,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/instruction_memory.v,1753930296,verilog,,C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/register_file.v,,instruction_memory,,,,,,,,
C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/register_file.v,1753932314,verilog,,C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sim_1/new/tb_cpu.v,,register_file,,,,,,,,
