//! Data structures and constants for x64 page table entries and address translation.
//!
//! ## License
//!
//! Copyright (c) Microsoft Corporation.
//!
//! SPDX-License-Identifier: Apache-2.0
//!
#[cfg(feature = "supervisor")]
use crate::x64::{disable_write_protection, enable_write_protection};
use crate::{
    MemoryAttributes, PtError,
    structs::{PageLevel, PhysicalAddress, VirtualAddress},
    x64::{PD, PDP, PML4, PML5, PT, invalidate_tlb},
};
use bitfield_struct::bitfield;
use core::ptr::write_volatile;

// The following definitions are the maximum virtual address for each level of the page table hierarchy. These are
// above the range generally supported by processors, but we only care that our zero VA and self-map aren't overwritten
pub(crate) const MAX_VA_5_LEVEL: u64 = 0xFFFD_FFFF_FFFF_FFFF;
pub(crate) const MAX_VA_4_LEVEL: u64 = 0xFFFF_FEFF_FFFF_FFFF;

// The following definitions are the zero VA for each level of the page table hierarchy. These are used to create a
// VA range that is used to zero pages before putting them in the page table. These addresses are calculated as the
// first VA in the penultimate index in the top level page table.
pub(crate) const ZERO_VA_5_LEVEL: u64 = 0xFFFE_0000_0000_0000;
pub(crate) const ZERO_VA_4_LEVEL: u64 = 0xFFFF_FF00_0000_0000;

// The following definitions are the address within the self map that points to that level of the page table
// given the overall paging scheme, 4 vs 5 level. This is determined by choosing the self map index for each
// level need to recurse into the self map, e.g. the top level entry is 0xFFFF_FFFF_FFFF_F000 because it is index
// 0x1FF for each level of the hierarchy and is in canonical form (e.g. bits 63:48 match bit 47).
pub(crate) const FIVE_LEVEL_PML5_SELF_MAP_BASE: u64 = 0xFFFF_FFFF_FFFF_F000;
pub(crate) const FIVE_LEVEL_PML4_SELF_MAP_BASE: u64 = 0xFFFF_FFFF_FFE0_0000;
pub(crate) const FIVE_LEVEL_PDP_SELF_MAP_BASE: u64 = 0xFFFF_FFFF_C000_0000;
pub(crate) const FIVE_LEVEL_PD_SELF_MAP_BASE: u64 = 0xFFFF_FF80_0000_0000;
pub(crate) const FIVE_LEVEL_PT_SELF_MAP_BASE: u64 = 0xFFFF_0000_0000_0000;

pub(crate) const FOUR_LEVEL_PML4_SELF_MAP_BASE: u64 = 0xFFFF_FFFF_FFFF_F000;
pub(crate) const FOUR_LEVEL_PDP_SELF_MAP_BASE: u64 = 0xFFFF_FFFF_FFE0_0000;
pub(crate) const FOUR_LEVEL_PD_SELF_MAP_BASE: u64 = 0xFFFF_FFFF_C000_0000;
pub(crate) const FOUR_LEVEL_PT_SELF_MAP_BASE: u64 = 0xFFFF_FF80_0000_0000;

pub(crate) const CR3_PAGE_BASE_ADDRESS_MASK: u64 = 0x000F_FFFF_FFFF_F000; // 40 bit - lower 12 bits for alignment

pub(crate) const PAGE_TABLE_ENTRY_4KB_PAGE_TABLE_BASE_ADDRESS_SHIFT: u64 = 12u64; // lower 12 bits for alignment
pub(crate) const PAGE_TABLE_ENTRY_4KB_PAGE_TABLE_BASE_ADDRESS_MASK: u64 = 0x000F_FFFF_FFFF_F000; // 40 bit - lower 12 bits for alignment

#[rustfmt::skip]
#[bitfield(u64)]
pub struct PageTableEntryX64 {
    pub present: bool,                // 1 bit -  0 = Not present in memory, 1 = Present in memory
    pub read_write: bool,             // 1 bit -  0 = Read-Only, 1= Read/Write
    pub user_supervisor: bool,        // 1 bit -  0 = Supervisor, 1=User
    pub write_through: bool,          // 1 bit -  0 = Write-Back caching, 1=Write-Through caching
    pub cache_disabled: bool,         // 1 bit -  0 = Cached, 1=Non-Cached
    pub accessed: bool,               // 1 bit -  0 = Not accessed, 1 = Accessed (set by CPU)
    pub dirty: bool,                  // 1 bit -  0 = Not Dirty, 1 = written by processor on access to page
    pub page_size: bool,              // 1 bit -  1 = 2MB page for PD, 1GB page for PDP, Must be 0 for others.
    pub global: bool,                 // 1 bit -  0 = Not global page, 1 = global page TLB not cleared on CR3 write
    #[bits(3)]
    pub available: u8,                // 3 bits -  Available for use by system software
    #[bits(40)]
    pub page_table_base_address: u64, // 40 bits -  Page Table Base Address
    #[bits(11)]
    pub available_high: u16,          // 11 bits -  Available for use by system software
    pub nx: bool,                     // 1 bit -  0 = Execute Code, 1 = No Code Execution
}

impl PageTableEntryX64 {
    /// set all the memory attributes for the current entry
    fn set_attributes(&mut self, attributes: MemoryAttributes) {
        if attributes.contains(MemoryAttributes::ReadProtect) {
            self.set_present(false);
        } else {
            self.set_present(true);
        }

        if attributes.contains(MemoryAttributes::ReadOnly) {
            self.set_read_write(false);
        } else {
            self.set_read_write(true);
        }

        #[cfg(feature = "supervisor")]
        let user_supervisor = !attributes.contains(MemoryAttributes::Supervisor);
        #[cfg(not(feature = "supervisor"))]
        let user_supervisor = false;

        self.set_user_supervisor(user_supervisor);

        self.set_write_through(false);
        self.set_cache_disabled(false);
        self.set_page_size(false);
        self.set_global(false);
        self.set_available(0);
        self.set_available_high(0);

        if attributes.contains(MemoryAttributes::ExecuteProtect) {
            self.set_nx(true);
        } else {
            self.set_nx(false);
        }
    }

    /// return the 40 bits table base address converted to canonical address
    pub fn get_canonical_page_table_base(&self) -> PhysicalAddress {
        let mut page_table_base_address = self.page_table_base_address();

        page_table_base_address <<= PAGE_TABLE_ENTRY_4KB_PAGE_TABLE_BASE_ADDRESS_SHIFT;

        page_table_base_address.into()
    }

    /// Performs an overwrite of the table entry. This ensures that all fields
    /// are written to memory at once to avoid partial PTE edits causing unexpected
    /// behavior with speculative execution or when operating on the current mapping.
    ///
    /// When the `supervisor` feature is enabled, `CR0.WP` is cleared for the duration of the write
    /// and restored afterwards, so the entry can be updated even when the page table itself is mapped
    /// read-only.
    pub fn swap(&mut self, other: &Self) {
        // SAFETY: Per this crate's table-stakes assumptions, page table mutation runs with privileged
        // execution and masked interrupts; write protection is restored immediately below.
        #[cfg(feature = "supervisor")]
        let cr0 = unsafe { disable_write_protection() };

        // Safety: This is safe because we are writing to a valid memory location that is owned by this struct and we
        // are not mutating the memory location in a way that would cause undefined behavior. We are simply overwriting
        // the entire entry atomically.
        unsafe { write_volatile(&mut self.0, other.0) };

        // SAFETY: Restoring the CR0.WP bit with the value saved by disable_write_protection above,
        // under the same privileged/interrupt-masked conditions.
        #[cfg(feature = "supervisor")]
        unsafe {
            enable_write_protection(cr0);
        }
    }
}

impl crate::arch::PageTableEntry for PageTableEntryX64 {
    /// update all the fields and next table base address
    fn update_fields(
        &mut self,
        attributes: MemoryAttributes,
        pa: PhysicalAddress,
        leaf_entry: bool,
        level: PageLevel,
        va: VirtualAddress,
    ) -> Result<(), PtError> {
        // ensure break-before-make by working on a copy and then swapping. PageTableEntryX64 derives Copy, so this
        // will create a copy of the entry to modify
        let mut copy = *self;

        let mut next_level_table_base: u64 = pa.into();

        next_level_table_base &= PAGE_TABLE_ENTRY_4KB_PAGE_TABLE_BASE_ADDRESS_MASK;
        next_level_table_base >>= PAGE_TABLE_ENTRY_4KB_PAGE_TABLE_BASE_ADDRESS_SHIFT;

        copy.set_page_table_base_address(next_level_table_base);
        copy.set_present(true);

        // update the memory attributes irrespective of new or old page table
        copy.set_attributes(attributes);

        // update page size if we have a large page. set_attributes will have cleared this bit.
        if matches!(level, PD | PDP) {
            let page_size = leaf_entry && !attributes.contains(MemoryAttributes::ReadProtect);
            copy.set_page_size(page_size);
        }

        let prev_valid = self.present();
        self.swap(&copy);
        if prev_valid {
            invalidate_tlb(va);
        }
        Ok(())
    }

    fn get_present_bit(&self) -> bool {
        self.present()
    }

    fn set_present_bit(&mut self, value: bool, va: VirtualAddress) {
        // PageTableEntryX64 is Copy, so we can make a copy to modify and then swap it in
        let mut copy = *self;
        copy.set_present(value);
        let prev_valid = self.present();
        self.swap(&copy);
        if prev_valid {
            invalidate_tlb(va);
        }
    }

    fn get_next_address(&self) -> PhysicalAddress {
        self.get_canonical_page_table_base()
    }

    /// return all the memory attributes for the current entry
    fn get_attributes(&self) -> MemoryAttributes {
        let mut attributes = MemoryAttributes::empty();

        if !self.present() {
            attributes |= MemoryAttributes::ReadProtect;
        }

        if !self.read_write() {
            attributes |= MemoryAttributes::ReadOnly;
        }

        if self.nx() {
            attributes |= MemoryAttributes::ExecuteProtect;
        }

        #[cfg(feature = "supervisor")]
        if !self.user_supervisor() {
            attributes |= MemoryAttributes::Supervisor;
        }

        attributes
    }

    fn dump_entry(&self, va: VirtualAddress, level: PageLevel) -> Result<(), PtError> {
        let level_name = match level {
            PT => "Pte ",
            PD => "Pde ",
            PDP => "Ppe ",
            PML4 => "Pxe ",
            PML5 => "Pxe5",
        };
        let indent = 2 * level.depth() + 1;
        let large_page = matches!(level, PD | PDP) && self.page_size();

        if large_page {
            let size = if level == PD { "2MB Large Page" } else { "1GB Huge Page" };
            log::info!("{:indent$}{}", "", size, indent = indent);
        }

        log::info!(
            "{:indent$}{} @ {:#X} Contains {:016X}  {}{}{}{}{}{}{}{}{}{}  [{:#X} - {:#X}]",
            "",
            level_name,
            self.entry_ptr_address(),
            self.0,
            if self.global() { 'G' } else { '-' },
            if large_page { 'L' } else { '-' },
            if self.dirty() { 'D' } else { '-' },
            if self.accessed() { 'A' } else { '-' },
            if self.cache_disabled() { 'N' } else { '-' },
            if self.write_through() { 'T' } else { '-' },
            if self.user_supervisor() { 'U' } else { 'K' },
            if self.read_write() { 'W' } else { 'R' },
            if self.nx() { '-' } else { 'E' },
            if self.present() { 'V' } else { '-' },
            u64::from(va),
            u64::from(va.round_up(level)),
            indent = indent,
        );

        Ok(())
    }

    fn dump_entry_header() {
        log::info!(
            "Flags: G=Global L=Large/Huge page D=Dirty A=Accessed N=Cache disabled T=Write through U=User/K=Kernel W=Writable/R=Read only E=Executable V=Valid"
        );
    }

    fn points_to_pa(&self, level: PageLevel) -> bool {
        match level {
            PT => true,
            PD | PDP => self.page_size(),
            _ => false,
        }
    }

    fn entry_ptr_address(&self) -> u64 {
        self as *const _ as u64
    }

    fn unmap(&mut self, va: VirtualAddress) {
        // PageTableEntryX64 is Copy, so we can make a copy to modify and then swap it in
        let mut copy = *self;
        copy.0 = 0;
        let prev_valid = self.present();
        self.swap(&copy);
        if prev_valid {
            invalidate_tlb(va);
        }
    }
}

#[cfg(test)]
#[cfg_attr(coverage, coverage(off))]
mod tests {
    use super::*;
    use crate::{
        MemoryAttributes,
        arch::PageTableEntry,
        structs::{PageLevel, PhysicalAddress, VirtualAddress},
    };

    #[test]
    fn test_update_fields_sets_present_and_base_address() {
        let mut entry = PageTableEntryX64::new();
        let pa = PhysicalAddress::from(0x1234_5678_9000u64);
        let attrs = MemoryAttributes::ExecuteProtect | MemoryAttributes::ReadOnly;

        entry.update_fields(attrs, pa, true, PageLevel::Level1, pa.into()).unwrap();

        assert!(entry.present());
        assert_eq!(
            entry.page_table_base_address() << PAGE_TABLE_ENTRY_4KB_PAGE_TABLE_BASE_ADDRESS_SHIFT,
            0x1234_5678_9000u64
        );
        assert_eq!(entry.get_attributes(), attrs);
    }

    #[test]
    fn test_set_and_get_attributes() {
        let mut entry = PageTableEntryX64::new();

        // Test ReadProtect
        entry.set_attributes(MemoryAttributes::ReadProtect);
        assert!(!entry.present());
        assert!(entry.get_attributes().contains(MemoryAttributes::ReadProtect));

        // Test ReadOnly
        entry.set_attributes(MemoryAttributes::ReadOnly);
        assert!(!entry.read_write());
        assert!(entry.get_attributes().contains(MemoryAttributes::ReadOnly));

        // Test ExecuteProtect
        entry.set_attributes(MemoryAttributes::ExecuteProtect);
        assert!(entry.nx());
        assert!(entry.get_attributes().contains(MemoryAttributes::ExecuteProtect));

        // Test combination
        let mut attrs = MemoryAttributes::empty();
        attrs |= MemoryAttributes::ReadOnly | MemoryAttributes::ExecuteProtect;
        entry.set_attributes(attrs);
        assert!(!entry.read_write());
        assert!(entry.nx());
    }

    #[test]
    fn test_get_canonical_page_table_base() {
        let mut entry = PageTableEntryX64::new();
        let pa: u64 = PhysicalAddress::from(0xABC0_0000_0000u64).into();
        entry.set_page_table_base_address(pa >> PAGE_TABLE_ENTRY_4KB_PAGE_TABLE_BASE_ADDRESS_SHIFT);

        let result: u64 = entry.get_canonical_page_table_base().into();
        assert_eq!(result, 0xABC0_0000_0000u64);
    }

    #[test]
    fn test_swap_overwrites_entry() {
        let mut entry1 = PageTableEntryX64::new();
        let mut entry2 = PageTableEntryX64::new();

        entry1.set_present(true);
        entry1.set_read_write(true);
        entry2.set_present(false);
        entry2.set_read_write(false);

        entry1.swap(&entry2);

        assert_eq!(entry1.present(), entry2.present());
        assert_eq!(entry1.read_write(), entry2.read_write());
    }

    #[test]
    fn test_dump_entry_runs() {
        let mut entry = PageTableEntryX64::new();
        entry.set_present(true);
        entry.set_read_write(true);
        let va = VirtualAddress::from(0x1000u64);
        let level = PageLevel::Level1;
        // Should not panic or error
        let _ = entry.dump_entry(va, level);
    }

    #[test]
    fn test_disable_write_protection_returns_zero_in_test_mode() {
        // In test mode the inline asm is compiled out, so CR0 is always 0.
        // This exercises the bit-manipulation path: clearing bit 16 of 0 is still 0.
        use crate::x64::disable_write_protection;
        // SAFETY: In test mode the inline asm is compiled out, so this only runs the bit-manipulation logic.
        let cr0 = unsafe { disable_write_protection() };
        assert_eq!(cr0, 0, "In test mode CR0 should be zero (asm compiled out)");
    }

    #[test]
    fn test_enable_write_protection_does_not_panic() {
        // In test mode the inline asm is compiled out, so enable_write_protection
        // just runs the bit-manipulation logic with _current_cr0 = 0.
        // Verify it completes without panicking for various input values.
        use crate::x64::enable_write_protection;
        // SAFETY: In test mode the inline asm is compiled out, so this only runs the bit-manipulation logic.
        unsafe {
            enable_write_protection(0);
            enable_write_protection(1 << 16); // WP bit set
            enable_write_protection(u64::MAX); // all bits set
        }
    }

    #[test]
    fn test_disable_then_enable_round_trip() {
        // Verify the round-trip: disable returns the original CR0, and
        // enable accepts it back without error.
        use crate::x64::{disable_write_protection, enable_write_protection};
        // SAFETY: In test mode the inline asm is compiled out, so this only runs the bit-manipulation logic.
        let saved_cr0 = unsafe { disable_write_protection() };
        // SAFETY: Restoring the value saved immediately above; asm is compiled out in test mode.
        unsafe { enable_write_protection(saved_cr0) };
    }

    #[test]
    fn test_write_protection_bit_manipulation_logic() {
        // The WP bit is bit 16 of CR0 (0x0001_0000).
        // Test the bit-manipulation logic directly, mirroring what
        // disable/enable do internally.
        const WP_BIT: u64 = 1 << 16;

        // disable_write_protection clears bit 16:
        let cr0_with_wp = 0xDEAD_BEEF_0001_0000u64; // WP set
        let cleared = cr0_with_wp & !WP_BIT;
        assert_eq!(cleared & WP_BIT, 0, "WP bit should be cleared");
        assert_eq!(cleared, 0xDEAD_BEEF_0000_0000u64);

        // enable_write_protection restores bit 16 from the saved value:
        let current_cr0 = 0u64; // after disable, WP is cleared
        let restored = current_cr0 | (cr0_with_wp & WP_BIT);
        assert_ne!(restored & WP_BIT, 0, "WP bit should be restored");
        assert_eq!(restored, WP_BIT);

        // If the original CR0 had WP cleared, enable should not set it:
        let cr0_without_wp = 0xDEAD_BEEF_0000_0000u64;
        let should_stay_cleared = current_cr0 | (cr0_without_wp & WP_BIT);
        assert_eq!(should_stay_cleared & WP_BIT, 0, "WP bit should remain cleared");
    }
}
