
*** Running vivado
    with args -log my_func.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_func.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source my_func.tcl -notrace
Command: synth_design -top my_func -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 62269 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1666.797 ; gain = 165.547 ; free physical = 37495 ; free virtual = 49337
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'my_func' [/home/P33011_12/lab2/lab2.srcs/sources_1/new/my_func.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter CAL_SQUARE bound to: 3'b001 
	Parameter CAL_SQRT_START bound to: 3'b010 
	Parameter CAL_SQRT_LOOP bound to: 3'b011 
	Parameter CAL_SQRT_CHECK_AND_UPDATE_RESULT bound to: 3'b100 
	Parameter SUM_MODE_ADD bound to: 1'b0 
	Parameter SUM_MODE_SUB bound to: 1'b1 
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult' [/home/P33011_12/lab2/lab2.srcs/sources_1/new/mult.v:23]
	Parameter IDLE bound to: 1'b0 
	Parameter WORK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'mult' (1#1) [/home/P33011_12/lab2/lab2.srcs/sources_1/new/mult.v:23]
INFO: [Synth 8-6157] synthesizing module 'sum' [/home/P33011_12/lab2/lab2.srcs/sources_1/new/sum.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sum' (2#1) [/home/P33011_12/lab2/lab2.srcs/sources_1/new/sum.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/P33011_12/lab2/lab2.srcs/sources_1/new/my_func.v:78]
INFO: [Synth 8-6155] done synthesizing module 'my_func' (3#1) [/home/P33011_12/lab2/lab2.srcs/sources_1/new/my_func.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1719.547 ; gain = 218.297 ; free physical = 37504 ; free virtual = 49347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.484 ; gain = 224.234 ; free physical = 37502 ; free virtual = 49345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1733.488 ; gain = 232.238 ; free physical = 37502 ; free virtual = 49344
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/P33011_12/lab2/lab2.srcs/sources_1/new/sum.v:29]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'my_func'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              CAL_SQUARE |                              001 |                              001
          CAL_SQRT_START |                              010 |                              010
           CAL_SQRT_LOOP |                              011 |                              011
CAL_SQRT_CHECK_AND_UPDATE_RESULT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'my_func'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1742.395 ; gain = 241.145 ; free physical = 37455 ; free virtual = 49298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   5 Input     17 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_func 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module sum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'a_square_block/a_reg[7:0]' into 'a_square_block/b_reg[7:0]' [/home/P33011_12/lab2/lab2.srcs/sources_1/new/mult.v:43]
INFO: [Synth 8-4471] merging register 'b_square_block/a_reg[7:0]' into 'b_square_block/b_reg[7:0]' [/home/P33011_12/lab2/lab2.srcs/sources_1/new/mult.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg' and it is trimmed from '17' to '16' bits. [/home/P33011_12/lab2/lab2.srcs/sources_1/new/my_func.v:93]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_reg[14] )
INFO: [Synth 8-3886] merging instance 'm_reg[14]' (FDE) to 'm_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_reg[12] )
INFO: [Synth 8-3886] merging instance 'm_reg[12]' (FDE) to 'm_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_reg[10] )
INFO: [Synth 8-3886] merging instance 'm_reg[10]' (FDE) to 'm_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_reg[8] )
INFO: [Synth 8-3886] merging instance 'm_reg[8]' (FDE) to 'm_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_reg[6] )
INFO: [Synth 8-3886] merging instance 'm_reg[6]' (FDE) to 'm_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_reg[4] )
INFO: [Synth 8-3886] merging instance 'm_reg[4]' (FDE) to 'm_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_reg[2] )
INFO: [Synth 8-3886] merging instance 'm_reg[2]' (FDE) to 'm_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1870.621 ; gain = 369.371 ; free physical = 37386 ; free virtual = 49230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1870.621 ; gain = 369.371 ; free physical = 37383 ; free virtual = 49228
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1870.621 ; gain = 369.371 ; free physical = 37384 ; free virtual = 49229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1870.621 ; gain = 369.371 ; free physical = 37400 ; free virtual = 49245
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1870.621 ; gain = 369.371 ; free physical = 37401 ; free virtual = 49245
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1870.621 ; gain = 369.371 ; free physical = 37401 ; free virtual = 49246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1870.621 ; gain = 369.371 ; free physical = 37401 ; free virtual = 49246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1870.621 ; gain = 369.371 ; free physical = 37401 ; free virtual = 49246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1870.621 ; gain = 369.371 ; free physical = 37401 ; free virtual = 49246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     3|
|4     |LUT2   |    13|
|5     |LUT3   |    59|
|6     |LUT4   |    23|
|7     |LUT5   |    16|
|8     |LUT6   |    47|
|9     |MUXF7  |     2|
|10    |FDRE   |   164|
|11    |IBUF   |    19|
|12    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------+------+
|      |Instance         |Module |Cells |
+------+-----------------+-------+------+
|1     |top              |       |   370|
|2     |  a_square_block |mult   |   110|
|3     |  b_square_block |mult_0 |   103|
|4     |  sum_block      |sum    |    21|
+------+-----------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1870.621 ; gain = 369.371 ; free physical = 37401 ; free virtual = 49246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1870.621 ; gain = 369.371 ; free physical = 37401 ; free virtual = 49246
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1870.629 ; gain = 369.371 ; free physical = 37401 ; free virtual = 49246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1997.203 ; gain = 0.000 ; free physical = 37321 ; free virtual = 49166
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1997.203 ; gain = 513.906 ; free physical = 37420 ; free virtual = 49265
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.203 ; gain = 0.000 ; free physical = 37420 ; free virtual = 49265
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/P33011_12/lab2/lab2.runs/synth_1/my_func.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file my_func_utilization_synth.rpt -pb my_func_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 18:46:08 2021...
