Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 12 15:15:46 2024
| Host         : JingXiang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guesser_main_timing_summary_routed.rpt -pb guesser_main_timing_summary_routed.pb -rpx guesser_main_timing_summary_routed.rpx -warn_on_violation
| Design       : guesser_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: nolabel_line47/flexible_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: screen_clock/out_clock_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: typer/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: typer/test_1/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 518 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.536        0.000                      0                 7216        0.037        0.000                      0                 7216        3.750        0.000                       0                  6832  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.536        0.000                      0                 7216        0.037        0.000                      0                 7216        3.750        0.000                       0                  6832  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 parser/display_mapping_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_output/pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 2.985ns (31.672%)  route 6.440ns (68.328%))
  Logic Levels:           13  (LUT2=1 LUT5=1 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.561     5.082    parser/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  parser/display_mapping_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.600 f  parser/display_mapping_reg[38]/Q
                         net (fo=11, routed)          0.600     6.200    screen/display_mapping[34]
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.124     6.324 r  screen/pixel_data[15]_i_1305/O
                         net (fo=1, routed)           0.897     7.221    screen/pixel_data[15]_i_1305_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.345 r  screen/pixel_data[15]_i_1225/O
                         net (fo=1, routed)           0.570     7.915    screen/pixel_data[15]_i_1225_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.039 r  screen/pixel_data[15]_i_1066/O
                         net (fo=1, routed)           0.000     8.039    screen/pixel_data[15]_i_1066_n_0
    SLICE_X10Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.286 r  screen/pixel_data_reg[15]_i_828/O
                         net (fo=1, routed)           0.000     8.286    screen/pixel_data_reg[15]_i_828_n_0
    SLICE_X10Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     8.384 r  screen/pixel_data_reg[15]_i_575/O
                         net (fo=47, routed)          0.801     9.185    screen/pixel_data_reg[15]_i_575_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.319     9.504 r  screen/pixel_data[15]_i_346/O
                         net (fo=3, routed)           0.828    10.332    screen/pixel_data_reg[15]_10
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.456 r  screen/pixel_data[15]_i_352/O
                         net (fo=1, routed)           0.000    10.456    screen/pixel_data[15]_i_352_n_0
    SLICE_X13Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    10.701 r  screen/pixel_data_reg[15]_i_172/O
                         net (fo=2, routed)           0.847    11.549    screen/pixel_data_reg[15]_i_172_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.298    11.847 r  screen/pixel_data[15]_i_120/O
                         net (fo=1, routed)           0.871    12.718    screen/pixel_data[15]_i_120_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  screen/pixel_data[15]_i_57/O
                         net (fo=1, routed)           0.000    12.842    screen/pixel_data[15]_i_57_n_0
    SLICE_X11Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    13.059 r  screen/pixel_data_reg[15]_i_18/O
                         net (fo=1, routed)           0.575    13.634    screen/pixel_data_reg[15]_i_18_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.299    13.933 r  screen/pixel_data[15]_i_5/O
                         net (fo=3, routed)           0.450    14.383    screen/pixel_data[15]_i_5_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.507 r  screen/pixel_data[15]_i_1/O
                         net (fo=1, routed)           0.000    14.507    key_output/colour_reg[15]
    SLICE_X11Y13         FDRE                                         r  key_output/pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.446    14.787    key_output/clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  key_output/pixel_data_reg[15]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.031    15.043    key_output/pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.507    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 parser/display_mapping_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_output/pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 2.985ns (31.685%)  route 6.436ns (68.315%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.561     5.082    parser/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  parser/display_mapping_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.600 f  parser/display_mapping_reg[38]/Q
                         net (fo=11, routed)          0.600     6.200    screen/display_mapping[34]
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.124     6.324 r  screen/pixel_data[15]_i_1305/O
                         net (fo=1, routed)           0.897     7.221    screen/pixel_data[15]_i_1305_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.345 r  screen/pixel_data[15]_i_1225/O
                         net (fo=1, routed)           0.570     7.915    screen/pixel_data[15]_i_1225_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.039 r  screen/pixel_data[15]_i_1066/O
                         net (fo=1, routed)           0.000     8.039    screen/pixel_data[15]_i_1066_n_0
    SLICE_X10Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.286 r  screen/pixel_data_reg[15]_i_828/O
                         net (fo=1, routed)           0.000     8.286    screen/pixel_data_reg[15]_i_828_n_0
    SLICE_X10Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     8.384 r  screen/pixel_data_reg[15]_i_575/O
                         net (fo=47, routed)          0.801     9.185    screen/pixel_data_reg[15]_i_575_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.319     9.504 r  screen/pixel_data[15]_i_346/O
                         net (fo=3, routed)           0.828    10.332    screen/pixel_data_reg[15]_10
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.456 r  screen/pixel_data[15]_i_352/O
                         net (fo=1, routed)           0.000    10.456    screen/pixel_data[15]_i_352_n_0
    SLICE_X13Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    10.701 r  screen/pixel_data_reg[15]_i_172/O
                         net (fo=2, routed)           0.847    11.549    screen/pixel_data_reg[15]_i_172_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.298    11.847 r  screen/pixel_data[15]_i_120/O
                         net (fo=1, routed)           0.871    12.718    screen/pixel_data[15]_i_120_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  screen/pixel_data[15]_i_57/O
                         net (fo=1, routed)           0.000    12.842    screen/pixel_data[15]_i_57_n_0
    SLICE_X11Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    13.059 r  screen/pixel_data_reg[15]_i_18/O
                         net (fo=1, routed)           0.575    13.634    screen/pixel_data_reg[15]_i_18_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.299    13.933 r  screen/pixel_data[15]_i_5/O
                         net (fo=3, routed)           0.446    14.379    screen/pixel_data[15]_i_5_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I0_O)        0.124    14.503 r  screen/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000    14.503    key_output/colour_reg[10]
    SLICE_X10Y14         FDRE                                         r  key_output/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.446    14.787    key_output/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  key_output/pixel_data_reg[10]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y14         FDRE (Setup_fdre_C_D)        0.081    15.093    key_output/pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.503    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 parser/display_mapping_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_output/pixel_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 2.978ns (31.634%)  route 6.436ns (68.366%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.561     5.082    parser/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  parser/display_mapping_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.600 f  parser/display_mapping_reg[38]/Q
                         net (fo=11, routed)          0.600     6.200    screen/display_mapping[34]
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.124     6.324 r  screen/pixel_data[15]_i_1305/O
                         net (fo=1, routed)           0.897     7.221    screen/pixel_data[15]_i_1305_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.345 r  screen/pixel_data[15]_i_1225/O
                         net (fo=1, routed)           0.570     7.915    screen/pixel_data[15]_i_1225_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.039 r  screen/pixel_data[15]_i_1066/O
                         net (fo=1, routed)           0.000     8.039    screen/pixel_data[15]_i_1066_n_0
    SLICE_X10Y18         MUXF7 (Prop_muxf7_I1_O)      0.247     8.286 r  screen/pixel_data_reg[15]_i_828/O
                         net (fo=1, routed)           0.000     8.286    screen/pixel_data_reg[15]_i_828_n_0
    SLICE_X10Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     8.384 r  screen/pixel_data_reg[15]_i_575/O
                         net (fo=47, routed)          0.801     9.185    screen/pixel_data_reg[15]_i_575_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.319     9.504 r  screen/pixel_data[15]_i_346/O
                         net (fo=3, routed)           0.828    10.332    screen/pixel_data_reg[15]_10
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.456 r  screen/pixel_data[15]_i_352/O
                         net (fo=1, routed)           0.000    10.456    screen/pixel_data[15]_i_352_n_0
    SLICE_X13Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    10.701 r  screen/pixel_data_reg[15]_i_172/O
                         net (fo=2, routed)           0.847    11.549    screen/pixel_data_reg[15]_i_172_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.298    11.847 r  screen/pixel_data[15]_i_120/O
                         net (fo=1, routed)           0.871    12.718    screen/pixel_data[15]_i_120_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    12.842 r  screen/pixel_data[15]_i_57/O
                         net (fo=1, routed)           0.000    12.842    screen/pixel_data[15]_i_57_n_0
    SLICE_X11Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    13.059 r  screen/pixel_data_reg[15]_i_18/O
                         net (fo=1, routed)           0.575    13.634    screen/pixel_data_reg[15]_i_18_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.299    13.933 r  screen/pixel_data[15]_i_5/O
                         net (fo=3, routed)           0.446    14.379    screen/pixel_data[15]_i_5_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I0_O)        0.117    14.496 r  screen/pixel_data[4]_i_1/O
                         net (fo=1, routed)           0.000    14.496    key_output/colour_reg[4]
    SLICE_X10Y14         FDRE                                         r  key_output/pixel_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.446    14.787    key_output/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  key_output/pixel_data_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y14         FDRE (Setup_fdre_C_D)        0.118    15.130    key_output/pixel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/oled_block_reg[1118]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 1.182ns (14.183%)  route 7.152ns (85.817%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.552     5.073    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/Q
                         net (fo=43, routed)          1.220     6.749    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/ADDRA0
    SLICE_X30Y55         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.899 f  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.859     7.758    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/rec_data[18]
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6143]_i_5/O
                         net (fo=6, routed)           0.572     8.658    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6143]_i_5_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.782 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[2047]_i_2/O
                         net (fo=1024, routed)        4.501    13.283    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[2047]_i_2_n_0
    SLICE_X9Y113         LUT4 (Prop_lut4_I0_O)        0.124    13.407 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[1118]_i_1/O
                         net (fo=1, routed)           0.000    13.407    nolabel_line47/UART_UNIT_n_5040
    SLICE_X9Y113         FDRE                                         r  nolabel_line47/oled_block_reg[1118]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.610    14.951    nolabel_line47/clk_IBUF_BUFG
    SLICE_X9Y113         FDRE                                         r  nolabel_line47/oled_block_reg[1118]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)        0.032    15.135    nolabel_line47/oled_block_reg[1118]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/oled_block_reg[1117]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 1.182ns (14.191%)  route 7.147ns (85.809%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.552     5.073    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/Q
                         net (fo=43, routed)          1.220     6.749    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/ADDRA0
    SLICE_X30Y55         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.899 f  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.859     7.758    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/rec_data[18]
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6143]_i_5/O
                         net (fo=6, routed)           0.572     8.658    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6143]_i_5_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.782 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[2047]_i_2/O
                         net (fo=1024, routed)        4.496    13.278    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[2047]_i_2_n_0
    SLICE_X9Y113         LUT4 (Prop_lut4_I0_O)        0.124    13.402 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[1117]_i_1/O
                         net (fo=1, routed)           0.000    13.402    nolabel_line47/UART_UNIT_n_5041
    SLICE_X9Y113         FDRE                                         r  nolabel_line47/oled_block_reg[1117]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.610    14.951    nolabel_line47/clk_IBUF_BUFG
    SLICE_X9Y113         FDRE                                         r  nolabel_line47/oled_block_reg[1117]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)        0.031    15.134    nolabel_line47/oled_block_reg[1117]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/oled_block_reg[257]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 1.412ns (17.347%)  route 6.728ns (82.653%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.552     5.073    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/Q
                         net (fo=43, routed)          1.190     6.719    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/ADDRA0
    SLICE_X34Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.869 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/RAMA/O
                         net (fo=8, routed)           0.998     7.867    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/rec_data[30]
    SLICE_X33Y55         LUT3 (Prop_lut3_I0_O)        0.356     8.223 f  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6031]_i_3/O
                         net (fo=16, routed)          0.659     8.882    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6031]_i_3_n_0
    SLICE_X31Y57         LUT5 (Prop_lut5_I0_O)        0.326     9.208 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6017]_i_2/O
                         net (fo=48, routed)          3.880    13.088    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6017]_i_2_n_0
    SLICE_X55Y95         LUT4 (Prop_lut4_I2_O)        0.124    13.212 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[257]_i_1/O
                         net (fo=1, routed)           0.000    13.212    nolabel_line47/UART_UNIT_n_5901
    SLICE_X55Y95         FDRE                                         r  nolabel_line47/oled_block_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.442    14.783    nolabel_line47/clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  nolabel_line47/oled_block_reg[257]/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.029    14.963    nolabel_line47/oled_block_reg[257]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/oled_block_reg[1115]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 1.182ns (14.152%)  route 7.170ns (85.848%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.552     5.073    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/Q
                         net (fo=43, routed)          1.220     6.749    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/ADDRA0
    SLICE_X30Y55         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.899 f  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.859     7.758    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/rec_data[18]
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6143]_i_5/O
                         net (fo=6, routed)           0.572     8.658    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6143]_i_5_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.782 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[2047]_i_2/O
                         net (fo=1024, routed)        4.519    13.301    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[2047]_i_2_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124    13.425 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[1115]_i_1/O
                         net (fo=1, routed)           0.000    13.425    nolabel_line47/UART_UNIT_n_5043
    SLICE_X8Y113         FDRE                                         r  nolabel_line47/oled_block_reg[1115]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.610    14.951    nolabel_line47/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  nolabel_line47/oled_block_reg[1115]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.079    15.182    nolabel_line47/oled_block_reg[1115]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/oled_block_reg[1114]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 1.182ns (14.184%)  route 7.151ns (85.815%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.552     5.073    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/Q
                         net (fo=43, routed)          1.220     6.749    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/ADDRA0
    SLICE_X30Y55         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.899 f  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.859     7.758    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/rec_data[18]
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6143]_i_5/O
                         net (fo=6, routed)           0.572     8.658    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6143]_i_5_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.782 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[2047]_i_2/O
                         net (fo=1024, routed)        4.500    13.282    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[2047]_i_2_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124    13.406 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[1114]_i_1/O
                         net (fo=1, routed)           0.000    13.406    nolabel_line47/UART_UNIT_n_5044
    SLICE_X8Y113         FDRE                                         r  nolabel_line47/oled_block_reg[1114]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.610    14.951    nolabel_line47/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  nolabel_line47/oled_block_reg[1114]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.079    15.182    nolabel_line47/oled_block_reg[1114]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/oled_block_reg[1026]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 1.182ns (14.294%)  route 7.087ns (85.706%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.552     5.073    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/Q
                         net (fo=43, routed)          1.220     6.749    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/ADDRA0
    SLICE_X30Y55         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.899 f  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.859     7.758    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/rec_data[18]
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.328     8.086 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6143]_i_5/O
                         net (fo=6, routed)           0.572     8.658    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6143]_i_5_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.782 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[2047]_i_2/O
                         net (fo=1024, routed)        4.437    13.218    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[2047]_i_2_n_0
    SLICE_X11Y106        LUT4 (Prop_lut4_I0_O)        0.124    13.342 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[1026]_i_1/O
                         net (fo=1, routed)           0.000    13.342    nolabel_line47/UART_UNIT_n_5132
    SLICE_X11Y106        FDRE                                         r  nolabel_line47/oled_block_reg[1026]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.615    14.956    nolabel_line47/clk_IBUF_BUFG
    SLICE_X11Y106        FDRE                                         r  nolabel_line47/oled_block_reg[1026]/C
                         clock pessimism              0.187    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X11Y106        FDRE (Setup_fdre_C_D)        0.029    15.137    nolabel_line47/oled_block_reg[1026]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/oled_block_reg[5420]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 1.418ns (17.160%)  route 6.845ns (82.840%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.552     5.073    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/current_read_addr_reg[0]/Q
                         net (fo=43, routed)          1.190     6.719    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/ADDRA0
    SLICE_X34Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.869 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/RAMA/O
                         net (fo=8, routed)           1.000     7.869    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/rec_data[30]
    SLICE_X33Y55         LUT3 (Prop_lut3_I0_O)        0.356     8.225 f  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6063]_i_3/O
                         net (fo=16, routed)          0.625     8.850    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6063]_i_3_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I0_O)        0.332     9.182 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6060]_i_2/O
                         net (fo=48, routed)          4.030    13.212    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[6060]_i_2_n_0
    SLICE_X57Y110        LUT4 (Prop_lut4_I2_O)        0.124    13.336 r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/oled_block[5420]_i_1/O
                         net (fo=1, routed)           0.000    13.336    nolabel_line47/UART_UNIT_n_738
    SLICE_X57Y110        FDRE                                         r  nolabel_line47/oled_block_reg[5420]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        1.611    14.952    nolabel_line47/clk_IBUF_BUFG
    SLICE_X57Y110        FDRE                                         r  nolabel_line47/oled_block_reg[5420]/C
                         clock pessimism              0.187    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X57Y110        FDRE (Setup_fdre_C_D)        0.032    15.136    nolabel_line47/oled_block_reg[5420]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -13.336    
  -------------------------------------------------------------------
                         slack                                  1.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.562     1.445    nolabel_line47/UART_UNIT/UART_RX_UNIT/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.642    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/DIA0
    SLICE_X30Y51         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.830     1.958    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X30Y51         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.605    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.561     1.444    nolabel_line47/UART_UNIT/UART_RX_UNIT/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[12]/Q
                         net (fo=2, routed)           0.068     1.653    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/DIA0
    SLICE_X30Y53         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.829     1.957    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/WCLK
    SLICE_X30Y53         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.604    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.561     1.444    nolabel_line47/UART_UNIT/UART_RX_UNIT/clk_IBUF_BUFG
    SLICE_X31Y55         FDRE                                         r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[18]/Q
                         net (fo=2, routed)           0.068     1.653    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/DIA0
    SLICE_X30Y55         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.829     1.957    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/WCLK
    SLICE_X30Y55         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.604    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.560     1.443    nolabel_line47/UART_UNIT/UART_RX_UNIT/clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[26]/Q
                         net (fo=2, routed)           0.110     1.694    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/DIB0
    SLICE_X34Y55         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.828     1.956    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/WCLK
    SLICE_X34Y55         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.497     1.459    
    SLICE_X34Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.605    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.561     1.444    nolabel_line47/UART_UNIT/UART_RX_UNIT/clk_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[10]/Q
                         net (fo=2, routed)           0.110     1.695    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_11/DIC0
    SLICE_X30Y56         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.829     1.957    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_11/WCLK
    SLICE_X30Y56         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.601    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.562     1.445    nolabel_line47/UART_UNIT/UART_RX_UNIT/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[4]/Q
                         net (fo=2, routed)           0.075     1.648    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/DIC0
    SLICE_X30Y51         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.830     1.958    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X30Y51         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.548    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.561     1.444    nolabel_line47/UART_UNIT/UART_RX_UNIT/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[16]/Q
                         net (fo=2, routed)           0.075     1.647    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/DIC0
    SLICE_X30Y53         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.829     1.957    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/WCLK
    SLICE_X30Y53         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.547    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.561     1.444    nolabel_line47/UART_UNIT/UART_RX_UNIT/clk_IBUF_BUFG
    SLICE_X31Y55         FDRE                                         r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[22]/Q
                         net (fo=2, routed)           0.075     1.647    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/DIC0
    SLICE_X30Y55         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.829     1.957    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/WCLK
    SLICE_X30Y55         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.547    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.560     1.443    nolabel_line47/UART_UNIT/UART_RX_UNIT/clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[24]/Q
                         net (fo=2, routed)           0.124     1.708    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/DIA0
    SLICE_X34Y55         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.828     1.956    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/WCLK
    SLICE_X34Y55         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.497     1.459    
    SLICE_X34Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.606    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.562     1.445    nolabel_line47/UART_UNIT/UART_RX_UNIT/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line47/UART_UNIT/UART_RX_UNIT/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.112     1.698    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/DIB1
    SLICE_X30Y51         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6831, routed)        0.830     1.958    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X30Y51         RAMD32                                       r  nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.582    nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y80    nolabel_line47/oled_block_reg[1304]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y80    nolabel_line47/oled_block_reg[1305]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y80    nolabel_line47/oled_block_reg[1306]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y82    nolabel_line47/oled_block_reg[1307]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y81    nolabel_line47/oled_block_reg[1308]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y81    nolabel_line47/oled_block_reg[1309]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y90   nolabel_line47/oled_block_reg[130]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y82    nolabel_line47/oled_block_reg[1310]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y81    nolabel_line47/oled_block_reg[1311]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y57   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y57   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y57   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y57   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y57   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y57   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y57   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y57   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_30_35/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y51   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y53   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y53   nolabel_line47/UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_12_17/RAMA_D1/CLK



