+====================+===================+================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                            |
+====================+===================+================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/s_hist_bloque_reg[2][8][2]/D                        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/s_hist_bloque_reg[2][8][0]/D                        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/s_hist_bloque_reg[2][0][3]/D                        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/s_hist_bloque_reg[1][4][19]/D                       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/s_hist_bloque_reg[0][0][1]/D                        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/s_hist_bloque_reg[0][0][3]/D                        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/s_hist_bloque_reg[0][0][2]/D                        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/s_hist_bloque_reg[0][8][2]/D                        |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[0]/D                           |
| clk_fpga_0         | clk_fpga_0        | design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]/D |
+--------------------+-------------------+--------------------------------------------------------------------------------+
