{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 14:35:37 2022 " "Info: Processing started: Thu Nov 03 14:35:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FullAdder8Bit_BeachWilliam -c FullAdder8Bit_BeachWilliam " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FullAdder8Bit_BeachWilliam -c FullAdder8Bit_BeachWilliam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] cout 23.700 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"cout\" is 23.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns A\[0\] 1 PIN PIN_39 19 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_39; Fanout = 19; PIN Node = 'A\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "FullAdder8Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder8Bit_BeachWilliam.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(4.500 ns) 8.300 ns fullAdder4bit_BeachWilliam:adder1\|FullAdder_1BitBeachWilliam:adder4\|s~1bal 2 COMB LC8 4 " "Info: 2: + IC(2.400 ns) + CELL(4.500 ns) = 8.300 ns; Loc. = LC8; Fanout = 4; COMB Node = 'fullAdder4bit_BeachWilliam:adder1\|FullAdder_1BitBeachWilliam:adder4\|s~1bal'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { A[0] fullAdder4bit_BeachWilliam:adder1|FullAdder_1BitBeachWilliam:adder4|s~1bal } "NODE_NAME" } } { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 15.100 ns fullAdder4bit_BeachWilliam:adder2\|FullAdder_1BitBeachWilliam:adder2\|cout~13 3 COMB LC7 8 " "Info: 3: + IC(2.300 ns) + CELL(4.500 ns) = 15.100 ns; Loc. = LC7; Fanout = 8; COMB Node = 'fullAdder4bit_BeachWilliam:adder2\|FullAdder_1BitBeachWilliam:adder2\|cout~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { fullAdder4bit_BeachWilliam:adder1|FullAdder_1BitBeachWilliam:adder4|s~1bal fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder2|cout~13 } "NODE_NAME" } } { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 21.900 ns fullAdder4bit_BeachWilliam:adder2\|FullAdder_1BitBeachWilliam:adder4\|cout~8 4 COMB LC14 1 " "Info: 4: + IC(2.300 ns) + CELL(4.500 ns) = 21.900 ns; Loc. = LC14; Fanout = 1; COMB Node = 'fullAdder4bit_BeachWilliam:adder2\|FullAdder_1BitBeachWilliam:adder4\|cout~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder2|cout~13 fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder4|cout~8 } "NODE_NAME" } } { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 23.700 ns cout 5 PIN PIN_5 0 " "Info: 5: + IC(0.000 ns) + CELL(1.800 ns) = 23.700 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder4|cout~8 cout } "NODE_NAME" } } { "FullAdder8Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder8Bit_BeachWilliam.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.700 ns ( 70.46 % ) " "Info: Total cell delay = 16.700 ns ( 70.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 29.54 % ) " "Info: Total interconnect delay = 7.000 ns ( 29.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.700 ns" { A[0] fullAdder4bit_BeachWilliam:adder1|FullAdder_1BitBeachWilliam:adder4|s~1bal fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder2|cout~13 fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder4|cout~8 cout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.700 ns" { A[0] {} A[0]~out {} fullAdder4bit_BeachWilliam:adder1|FullAdder_1BitBeachWilliam:adder4|s~1bal {} fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder2|cout~13 {} fullAdder4bit_BeachWilliam:adder2|FullAdder_1BitBeachWilliam:adder4|cout~8 {} cout {} } { 0.000ns 0.000ns 2.400ns 2.300ns 2.300ns 0.000ns } { 0.000ns 1.400ns 4.500ns 4.500ns 4.500ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 14:35:38 2022 " "Info: Processing ended: Thu Nov 03 14:35:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
