# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Reading C:/Users/YF/modelsim.tcl
# do T_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST {C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/T.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:04 on May 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST" C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/T.v 
# -- Compiling module T
# 
# Top level modules:
# 	T
# End time: 11:00:04 on May 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST {C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/F_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:04 on May 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST" C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/F_a.v 
# -- Compiling module F_a
# 
# Top level modules:
# 	F_a
# End time: 11:00:05 on May 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/simulation {C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/simulation/T_tb (2).v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:05 on May 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/simulation" C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/simulation/T_tb (2).v 
# -- Compiling module T_tb
# 
# Top level modules:
# 	T_tb
# End time: 11:00:05 on May 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  T_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" T_tb 
# Start time: 11:00:05 on May 11,2021
# Loading work.T_tb
# Loading work.T
# Loading work.F_a
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 60 ns
#                    0 ns	 Simulation Started
#                    0 ns	 clock=0	 reset=0	 out=0
#                    2 ns	 clock=1	 reset=0	 out=0
#                    4 ns	 Simulation Finished
#                    4 ns	 clock=0	 reset=1	 out=0
#                    6 ns	 clock=1	 reset=1	 out=0
#                    8 ns	 clock=0	 reset=1	 out=0
#                   10 ns	 clock=1	 reset=1	 out=1
#                   12 ns	 clock=0	 reset=1	 out=1
#                   14 ns	 clock=1	 reset=1	 out=1
#                   16 ns	 clock=0	 reset=1	 out=1
#                   18 ns	 clock=1	 reset=1	 out=0
#                   20 ns	 clock=0	 reset=1	 out=0
#                   22 ns	 clock=1	 reset=1	 out=1
#                   24 ns	 clock=0	 reset=1	 out=1
#                   26 ns	 clock=1	 reset=1	 out=1
#                   28 ns	 clock=0	 reset=1	 out=1
#                   30 ns	 clock=1	 reset=1	 out=0
#                   32 ns	 clock=0	 reset=1	 out=0
#                   34 ns	 clock=1	 reset=1	 out=1
#                   36 ns	 clock=0	 reset=1	 out=1
#                   38 ns	 clock=1	 reset=1	 out=1
#                   40 ns	 clock=0	 reset=1	 out=1
#                   42 ns	 clock=1	 reset=1	 out=0
#                   44 ns	 clock=0	 reset=1	 out=0
#                   46 ns	 clock=1	 reset=1	 out=1
#                   48 ns	 clock=0	 reset=1	 out=1
#                   50 ns	 clock=1	 reset=1	 out=1
#                   52 ns	 clock=0	 reset=1	 out=1
#                   54 ns	 clock=1	 reset=1	 out=0
#                   56 ns	 clock=0	 reset=1	 out=0
#                   58 ns	 clock=1	 reset=1	 out=1
