#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f81c7278b0 .scope module, "PRE_DEC" "PRE_DEC" 2 152;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "Ctrl"
    .port_info 5 /OUTPUT 16 "data_out"
P_0x55f81c710490 .param/l "N" 0 2 152, +C4<00000000000000000000000000010000>;
o0x7f6cc66441f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f81c712b20_0 .net "Ctrl", 0 0, o0x7f6cc66441f8;  0 drivers
L_0x7f6cc65dd018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f81c748eb0_0 .net/2u *"_s0", 15 0, L_0x7f6cc65dd018;  1 drivers
o0x7f6cc6644048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f81c748f90_0 .net "clk", 0 0, o0x7f6cc6644048;  0 drivers
o0x7f6cc6644258 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55f81c749030_0 .net "data_in", 15 0, o0x7f6cc6644258;  0 drivers
v0x55f81c7490d0_0 .var "data_out", 15 0;
v0x55f81c749200_0 .net "ff_to_sum", 15 0, v0x55f81c72ad00_0;  1 drivers
v0x55f81c7492c0_0 .net "mux_o", 15 0, L_0x55f81c76ca90;  1 drivers
o0x7f6cc66440a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f81c749390_0 .net "rst", 0 0, o0x7f6cc66440a8;  0 drivers
v0x55f81c749460_0 .net "sum", 15 0, L_0x55f81c76cbb0;  1 drivers
o0x7f6cc66440d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f81c749500_0 .net "we", 0 0, o0x7f6cc66440d8;  0 drivers
L_0x55f81c76ca90 .functor MUXZ 16, o0x7f6cc6644258, L_0x7f6cc65dd018, o0x7f6cc66441f8, C4<>;
L_0x55f81c76cbb0 .arith/sum 16, o0x7f6cc6644258, v0x55f81c72ad00_0;
S_0x55f81c731e80 .scope module, "ff" "FF" 2 177, 2 183 0, S_0x55f81c7278b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /OUTPUT 16 "Q"
P_0x55f81c7287c0 .param/l "N" 0 2 183, +C4<00000000000000000000000000010000>;
v0x55f81c72ad00_0 .var "Q", 15 0;
v0x55f81c70f600_0 .net "clk", 0 0, o0x7f6cc6644048;  alias, 0 drivers
v0x55f81c6e4b00_0 .net "data_i", 15 0, L_0x55f81c76ca90;  alias, 1 drivers
v0x55f81c6ae780_0 .net "rst", 0 0, o0x7f6cc66440a8;  alias, 0 drivers
v0x55f81c7103f0_0 .net "we", 0 0, o0x7f6cc66440d8;  alias, 0 drivers
E_0x55f81c70e390 .event posedge, v0x55f81c70f600_0;
S_0x55f81c7320e0 .scope module, "SonarOnChip_behavioral_tb" "SonarOnChip_behavioral_tb" 3 11;
 .timescale -9 -12;
L_0x7f6cc65dd2e8 .functor BUFT 1, C4<000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f81c75ba40_0 .net *"_s3", 35 0, L_0x7f6cc65dd2e8;  1 drivers
v0x55f81c75bb40_0 .var "io_in", -1 0;
v0x55f81c75bc20_0 .net "io_oeb", -1 0, L_0x55f81c76f4e0;  1 drivers
v0x55f81c75bd10_0 .net "io_out", -1 0, L_0x55f81c76f440;  1 drivers
o0x7f6cc6646bc8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55f81c75bdf0_0 .net "irq", 2 0, o0x7f6cc6646bc8;  0 drivers
v0x55f81c75bf00_0 .var "la_data_in", 127 0;
o0x7f6cc6646c28 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f81c75bfd0_0 .net "la_data_out", 127 0, o0x7f6cc6646c28;  0 drivers
v0x55f81c75c0a0_0 .var "la_oenb", 127 0;
v0x55f81c75c170_0 .var "pcm", 15 0;
v0x55f81c75c230_0 .var "wb_clk_i", 0 0;
v0x55f81c75c300_0 .var "wb_rst_i", 0 0;
v0x55f81c75c3d0_0 .net "wbs_ack_o", 0 0, L_0x55f81c6cb2b0;  1 drivers
v0x55f81c75c4a0_0 .var "wbs_adr_i", 31 0;
v0x55f81c75c570_0 .var "wbs_cyc_i", 0 0;
v0x55f81c75c640_0 .var "wbs_dat_i", 31 0;
v0x55f81c75c710_0 .net "wbs_dat_o", 31 0, L_0x55f81c76d120;  1 drivers
v0x55f81c75c7e0_0 .var "wbs_sel_i", 3 0;
v0x55f81c75c8b0_0 .var "wbs_stb_i", 0 0;
v0x55f81c75c980_0 .var "wbs_we_i", 0 0;
L_0x55f81c76f350 .concat [ 2 36 0 0], v0x55f81c75bb40_0, L_0x7f6cc65dd2e8;
L_0x55f81c76f440 .part L_0x55f81c76f580, 0, 2;
L_0x7f6cc65dd060 .functor BUFT 1, C4<00000011111111111111110000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f6cc6646b68 .resolv tri, L_0x7f6cc65dd060, L_0x55f81c76d4e0;
L_0x55f81c76f4e0 .part RS_0x7f6cc6646b68, 0, 2;
S_0x55f81c749670 .scope module, "soc" "SonarOnChip" 3 39, 4 10 0, S_0x55f81c7320e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wb_clk_i"
    .port_info 1 /INPUT 1 "wb_rst_i"
    .port_info 2 /INPUT 1 "wbs_stb_i"
    .port_info 3 /INPUT 1 "wbs_cyc_i"
    .port_info 4 /INPUT 1 "wbs_we_i"
    .port_info 5 /INPUT 4 "wbs_sel_i"
    .port_info 6 /INPUT 32 "wbs_dat_i"
    .port_info 7 /INPUT 32 "wbs_adr_i"
    .port_info 8 /OUTPUT 1 "wbs_ack_o"
    .port_info 9 /OUTPUT 32 "wbs_dat_o"
    .port_info 10 /INPUT 128 "la_data_in"
    .port_info 11 /OUTPUT 128 "la_data_out"
    .port_info 12 /INPUT 128 "la_oenb"
    .port_info 13 /INPUT 38 "io_in"
    .port_info 14 /OUTPUT 38 "io_out"
    .port_info 15 /OUTPUT 38 "io_oeb"
    .port_info 16 /OUTPUT 3 "irq"
P_0x55f81c65ae40 .param/l "A0_ADDR" 0 5 2, C4<00000000000000000000000000000001>;
P_0x55f81c65ae80 .param/l "A1_ADDR" 0 5 3, C4<00000000000000000000000000000010>;
P_0x55f81c65aec0 .param/l "A2_ADDR" 0 5 4, C4<00000000000000000000000000000011>;
P_0x55f81c65af00 .param/l "AMP_ADDR" 0 5 7, C4<00000000000000000000000000000110>;
P_0x55f81c65af40 .param/l "B1_ADDR" 0 5 5, C4<00000000000000000000000000000100>;
P_0x55f81c65af80 .param/l "B2_ADDR" 0 5 6, C4<00000000000000000000000000000101>;
P_0x55f81c65afc0 .param/l "CONTROL_ADDR" 0 5 1, C4<00000000000000000000000000000000>;
P_0x55f81c65b000 .param/l "THRESHOLD_ADDR" 0 5 8, C4<00000000000000000000000000000111>;
L_0x55f81c6c5890 .functor BUFZ 1, v0x55f81c75c230_0, C4<0>, C4<0>, C4<0>;
L_0x55f81c6c7680 .functor BUFZ 1, v0x55f81c75c300_0, C4<0>, C4<0>, C4<0>;
L_0x55f81c6c7790 .functor BUFZ 1, L_0x55f81c76ebc0, C4<0>, C4<0>, C4<0>;
L_0x55f81c6cb2b0 .functor BUFZ 1, v0x55f81c75b290_0, C4<0>, C4<0>, C4<0>;
L_0x55f81c6ad710 .functor AND 1, v0x55f81c75c570_0, v0x55f81c75c8b0_0, C4<1>, C4<1>;
L_0x55f81c76d020 .functor AND 4, v0x55f81c75c7e0_0, L_0x55f81c76cf30, C4<1111>, C4<1111>;
o0x7f6cc6646d48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x55f81c76d120 .functor BUFZ 32, o0x7f6cc6646d48, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f81c76d1e0 .functor BUFZ 32, v0x55f81c75c640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f81c76d3e0 .functor BUFZ 1, v0x55f81c74fde0_0, C4<0>, C4<0>, C4<0>;
L_0x55f81c76d7b0 .functor BUFZ 16, v0x55f81c74c460_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55f81c758240_0 .net *"_s16", 3 0, L_0x55f81c76cf30;  1 drivers
v0x55f81c758340_0 .net *"_s29", 0 0, L_0x55f81c76d3e0;  1 drivers
L_0x7f6cc65dd0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f81c758420_0 .net/2u *"_s32", 0 0, L_0x7f6cc65dd0f0;  1 drivers
v0x55f81c7584e0_0 .net *"_s39", 0 0, L_0x55f81c76e120;  1 drivers
L_0x7f6cc65dd180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f81c7585c0_0 .net *"_s45", 15 0, L_0x7f6cc65dd180;  1 drivers
L_0x7f6cc65dd258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f81c7586a0_0 .net *"_s52", 7 0, L_0x7f6cc65dd258;  1 drivers
L_0x7f6cc65dd2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f81c758780_0 .net *"_s61", 7 0, L_0x7f6cc65dd2a0;  1 drivers
o0x7f6cc6646a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f81c758860_0 name=_s69
L_0x7f6cc65dd330 .functor BUFT 1, C4<zzzzzzzzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x55f81c758940_0 .net *"_s71", 13 0, L_0x7f6cc65dd330;  1 drivers
o0x7f6cc6646a78 .functor BUFZ 21, C4<zzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55f81c758a20_0 name=_s73
v0x55f81c758b00_0 .net *"_s9", 0 0, L_0x55f81c6c7790;  1 drivers
v0x55f81c758be0_0 .var "a0", 15 0;
v0x55f81c758ca0_0 .var "a1", 15 0;
v0x55f81c758d70_0 .var "a2", 15 0;
v0x55f81c758e40_0 .var "amp", 15 0;
v0x55f81c758f00_0 .var "b1", 15 0;
v0x55f81c758ff0_0 .var "b2", 15 0;
L_0x7f6cc65dd0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f81c7590c0_0 .net "ce", 0 0, L_0x7f6cc65dd0a8;  1 drivers
v0x55f81c759160_0 .net "cic_out", 15 0, v0x55f81c74c460_0;  1 drivers
v0x55f81c759230_0 .net "clk", 0 0, L_0x55f81c6c5890;  1 drivers
v0x55f81c7592d0_0 .net "compare_ch1_out", 0 0, L_0x55f81c76ebc0;  1 drivers
v0x55f81c7593a0_0 .var "control", 15 0;
v0x55f81c759440_0 .net "iir_data", 31 0, v0x55f81c7572d0_0;  1 drivers
v0x55f81c759530_0 .net "iir_valid", 0 0, v0x55f81c758020_0;  1 drivers
v0x55f81c759600_0 .net "io_in", 37 0, L_0x55f81c76f350;  1 drivers
v0x55f81c7596a0_0 .net8 "io_oeb", 37 0, RS_0x7f6cc6646b68;  2 drivers
v0x55f81c759780_0 .net "io_out", 37 0, L_0x55f81c76f580;  1 drivers
v0x55f81c759860_0 .net "irq", 2 0, o0x7f6cc6646bc8;  alias, 0 drivers
v0x55f81c759940_0 .net "la_data_in", 127 0, v0x55f81c75bf00_0;  1 drivers
v0x55f81c759a20_0 .net "la_data_out", 127 0, o0x7f6cc6646c28;  alias, 0 drivers
v0x55f81c759b00_0 .net "la_oenb", 127 0, v0x55f81c75c0a0_0;  1 drivers
v0x55f81c759be0_0 .net "maf_o", 31 0, L_0x55f81c76e880;  1 drivers
v0x55f81c759ca0_0 .net "mclk", 0 0, v0x55f81c74fde0_0;  1 drivers
v0x55f81c759f50_0 .net "mic_in", 0 0, L_0x55f81c76d2f0;  1 drivers
v0x55f81c759ff0_0 .net "mul_i", 31 0, L_0x55f81c76e210;  1 drivers
v0x55f81c75a0c0_0 .net "mul_o", 31 0, L_0x55f81c76e3e0;  1 drivers
v0x55f81c75a1b0_0 .net "pcm32", 31 0, L_0x55f81c76e080;  1 drivers
v0x55f81c75a270_0 .net "pcm32abs", 31 0, L_0x55f81c76e740;  1 drivers
v0x55f81c75a360_0 .var "pcm_clk_div_reg", 7 0;
v0x55f81c75a440_0 .net "pcm_clkdiv_i", 7 0, v0x55f81c75a360_0;  1 drivers
v0x55f81c75a520_0 .net "pcm_clkdiv_o", 7 0, L_0x55f81c76f260;  1 drivers
v0x55f81c75a5e0_0 .net "pcm_reg_i", 15 0, L_0x55f81c76d7b0;  1 drivers
v0x55f81c75a6b0_0 .net "pcm_reg_o", 15 0, v0x55f81c7562d0_0;  1 drivers
v0x55f81c75a750_0 .var "pdm_clk_div_reg", 7 0;
v0x55f81c75a830_0 .net "pdm_clkdiv_i", 7 0, v0x55f81c75a750_0;  1 drivers
v0x55f81c75a910_0 .net "pdm_clkdiv_o", 7 0, L_0x55f81c76ef90;  1 drivers
v0x55f81c75aa00_0 .net "rdata", 31 0, o0x7f6cc6646d48;  0 drivers
v0x55f81c75aac0_0 .net "rst", 0 0, L_0x55f81c6c7680;  1 drivers
v0x55f81c75ab60_0 .var "threshold", 31 0;
v0x55f81c75ac50_0 .net "wb_clk_i", 0 0, v0x55f81c75c230_0;  1 drivers
v0x55f81c75acf0_0 .net "wb_rst_i", 0 0, v0x55f81c75c300_0;  1 drivers
v0x55f81c75adb0_0 .net "wb_valid", 0 0, L_0x55f81c6ad710;  1 drivers
v0x55f81c75ae70_0 .net "wbs_ack_o", 0 0, L_0x55f81c6cb2b0;  alias, 1 drivers
v0x55f81c75af30_0 .net "wbs_adr_i", 31 0, v0x55f81c75c4a0_0;  1 drivers
v0x55f81c75b010_0 .net "wbs_cyc_i", 0 0, v0x55f81c75c570_0;  1 drivers
v0x55f81c75b0d0_0 .net "wbs_dat_i", 31 0, v0x55f81c75c640_0;  1 drivers
v0x55f81c75b1b0_0 .net "wbs_dat_o", 31 0, L_0x55f81c76d120;  alias, 1 drivers
v0x55f81c75b290_0 .var "wbs_done", 0 0;
v0x55f81c75b350_0 .net "wbs_sel_i", 3 0, v0x55f81c75c7e0_0;  1 drivers
v0x55f81c75b430_0 .net "wbs_stb_i", 0 0, v0x55f81c75c8b0_0;  1 drivers
v0x55f81c75b4f0_0 .net "wbs_we_i", 0 0, v0x55f81c75c980_0;  1 drivers
v0x55f81c75b5b0_0 .net "wdata", 31 0, L_0x55f81c76d1e0;  1 drivers
v0x55f81c75b690_0 .net "we_pcm", 0 0, v0x55f81c74f720_0;  1 drivers
v0x55f81c75b760_0 .net "wstrb", 3 0, L_0x55f81c76d020;  1 drivers
L_0x55f81c76cf30 .concat [ 1 1 1 1], v0x55f81c75c980_0, v0x55f81c75c980_0, v0x55f81c75c980_0, v0x55f81c75c980_0;
L_0x55f81c76d2f0 .part L_0x55f81c76f350, 0, 1;
L_0x55f81c76d4e0 .part/pv L_0x7f6cc65dd0f0, 1, 1, 38;
L_0x55f81c76dab0 .part v0x55f81c7593a0_0, 0, 1;
L_0x55f81c76e120 .part L_0x55f81c76f350, 4, 1;
L_0x55f81c76e210 .functor MUXZ 32, v0x55f81c7572d0_0, L_0x55f81c76e080, L_0x55f81c76e120, C4<>;
L_0x55f81c76e480 .concat [ 16 16 0 0], v0x55f81c758e40_0, L_0x7f6cc65dd180;
L_0x55f81c76ed70 .concat [ 8 8 0 0], v0x55f81c75a750_0, L_0x7f6cc65dd258;
L_0x55f81c76ef90 .part v0x55f81c74a9a0_0, 0, 8;
L_0x55f81c76f110 .concat [ 8 8 0 0], v0x55f81c75a360_0, L_0x7f6cc65dd2a0;
L_0x55f81c76f260 .part v0x55f81c74a1e0_0, 0, 8;
LS_0x55f81c76f580_0_0 .concat [ 1 1 14 1], o0x7f6cc6646a18, L_0x55f81c76d3e0, L_0x7f6cc65dd330, L_0x55f81c6c7790;
LS_0x55f81c76f580_0_4 .concat [ 21 0 0 0], o0x7f6cc6646a78;
L_0x55f81c76f580 .concat [ 17 21 0 0], LS_0x55f81c76f580_0_0, LS_0x55f81c76f580_0_4;
S_0x55f81c749db0 .scope module, "PCM_clkdiv_reg" "REG" 4 228, 6 9 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 16 "D"
    .port_info 4 /OUTPUT 16 "Q"
P_0x55f81c749fa0 .param/l "n" 0 6 10, +C4<00000000000000000000000000010000>;
v0x55f81c74a0e0_0 .net "D", 15 0, L_0x55f81c76f110;  1 drivers
v0x55f81c74a1e0_0 .var "Q", 15 0;
v0x55f81c74a2c0_0 .net "ce", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
v0x55f81c74a390_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c74a450_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
E_0x55f81c71ee70 .event posedge, v0x55f81c74a390_0;
S_0x55f81c74a600 .scope module, "PDM_clkdiv_reg" "REG" 4 219, 6 9 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 16 "D"
    .port_info 4 /OUTPUT 16 "Q"
P_0x55f81c74a7f0 .param/l "n" 0 6 10, +C4<00000000000000000000000000010000>;
v0x55f81c74a8c0_0 .net "D", 15 0, L_0x55f81c76ed70;  1 drivers
v0x55f81c74a9a0_0 .var "Q", 15 0;
v0x55f81c74aa80_0 .net "ce", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
v0x55f81c74ab80_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c74ac50_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
S_0x55f81c74ad90 .scope module, "abs" "Abs" 4 185, 7 4 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_in"
    .port_info 1 /OUTPUT 32 "data_out"
P_0x55f81c74af60 .param/l "n" 0 7 5, +C4<00000000000000000000000000100000>;
L_0x55f81c76e660 .functor NOT 1, L_0x55f81c76e5c0, C4<0>, C4<0>, C4<0>;
L_0x55f81c76e6d0 .functor NOT 32, L_0x55f81c76e3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f81c74b030_0 .net *"_s1", 0 0, L_0x55f81c76e5c0;  1 drivers
v0x55f81c74b130_0 .net *"_s2", 0 0, L_0x55f81c76e660;  1 drivers
v0x55f81c74b210_0 .net *"_s4", 31 0, L_0x55f81c76e6d0;  1 drivers
v0x55f81c74b300_0 .net "data_in", 31 0, L_0x55f81c76e3e0;  alias, 1 drivers
v0x55f81c74b3e0_0 .net "data_out", 31 0, L_0x55f81c76e740;  alias, 1 drivers
L_0x55f81c76e5c0 .part L_0x55f81c76e3e0, 31, 1;
L_0x55f81c76e740 .functor MUXZ 32, L_0x55f81c76e6d0, L_0x55f81c76e3e0, L_0x55f81c76e660, C4<>;
S_0x55f81c74b570 .scope module, "cicmodule" "RSS0" 4 155, 2 10 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "data_in"
    .port_info 4 /OUTPUT 16 "data_out"
P_0x55f81c74b740 .param/l "N" 0 2 10, +C4<00000000000000000000000000010000>;
L_0x7f6cc65dd138 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f81c74c140_0 .net *"_s3", 14 0, L_0x7f6cc65dd138;  1 drivers
v0x55f81c74c240_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c74c300_0 .net "data_N_in", 15 0, L_0x55f81c76d5d0;  1 drivers
v0x55f81c74c3a0_0 .net "data_in", 0 0, L_0x55f81c76d2f0;  alias, 1 drivers
v0x55f81c74c460_0 .var "data_out", 15 0;
v0x55f81c74c590_0 .net/s "dec_out", 15 0, v0x55f81c74bd00_0;  1 drivers
v0x55f81c74c650_0 .var "ff0", 15 0;
v0x55f81c74c710_0 .var "ff1", 15 0;
v0x55f81c74c7f0_0 .var "ff10", 15 0;
v0x55f81c74c8d0_0 .var "ff11", 15 0;
v0x55f81c74c9b0_0 .var "ff12", 15 0;
v0x55f81c74ca90_0 .var "ff13", 15 0;
v0x55f81c74cb70_0 .var "ff14", 15 0;
v0x55f81c74cc50_0 .var "ff15", 15 0;
v0x55f81c74cd30_0 .var "ff16", 15 0;
v0x55f81c74ce10_0 .var "ff17", 15 0;
v0x55f81c74cef0_0 .var "ff18", 15 0;
v0x55f81c74cfd0_0 .var "ff19", 15 0;
v0x55f81c74d0b0_0 .var "ff2", 15 0;
v0x55f81c74d190_0 .var "ff20", 15 0;
v0x55f81c74d270_0 .var "ff21", 15 0;
v0x55f81c74d350_0 .var "ff22", 15 0;
v0x55f81c74d430_0 .var "ff23", 15 0;
v0x55f81c74d510_0 .var "ff24", 15 0;
v0x55f81c74d5f0_0 .var "ff25", 15 0;
v0x55f81c74d6d0_0 .var "ff26", 15 0;
v0x55f81c74d7b0_0 .var "ff27", 15 0;
v0x55f81c74d890_0 .var "ff28", 15 0;
v0x55f81c74d970_0 .var "ff29", 15 0;
v0x55f81c74da50_0 .var "ff3", 15 0;
v0x55f81c74db30_0 .var "ff30", 15 0;
v0x55f81c74dc10_0 .var "ff31", 15 0;
v0x55f81c74dcf0_0 .var "ff32", 15 0;
v0x55f81c74dfe0_0 .var "ff4", 15 0;
v0x55f81c74e0c0_0 .var "ff5", 15 0;
v0x55f81c74e1a0_0 .var "ff6", 15 0;
v0x55f81c74e280_0 .var "ff7", 15 0;
v0x55f81c74e360_0 .var "ff8", 15 0;
v0x55f81c74e440_0 .var "ff9", 15 0;
v0x55f81c74e520_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c74e5c0_0 .net/s "sum0", 15 0, L_0x55f81c76d710;  1 drivers
v0x55f81c74e6a0_0 .net/s "sum1", 15 0, L_0x55f81c76d870;  1 drivers
v0x55f81c74e760_0 .net "we", 0 0, v0x55f81c74fde0_0;  alias, 1 drivers
L_0x55f81c76d5d0 .concat [ 1 15 0 0], L_0x55f81c76d2f0, L_0x7f6cc65dd138;
L_0x55f81c76d710 .arith/sub 16, L_0x55f81c76d5d0, v0x55f81c74dc10_0;
L_0x55f81c76d870 .arith/sum 16, L_0x55f81c76d710, v0x55f81c74dcf0_0;
S_0x55f81c74b810 .scope module, "dec" "DEC" 2 146, 2 200 0, S_0x55f81c74b570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 16 "data_in"
    .port_info 4 /OUTPUT 16 "data_out"
P_0x55f81c7304a0 .param/l "N" 0 2 200, +C4<00000000000000000000000000010000>;
P_0x55f81c7304e0 .param/l "R" 0 2 200, +C4<00000000000000000000000000001010>;
v0x55f81c74bb10_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c74bc20_0 .net "data_in", 15 0, L_0x55f81c76d870;  alias, 1 drivers
v0x55f81c74bd00_0 .var "data_out", 15 0;
v0x55f81c74bdc0_0 .var "local_counter", 3 0;
v0x55f81c74bea0_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c74bfe0_0 .net "we", 0 0, v0x55f81c74fde0_0;  alias, 1 drivers
S_0x55f81c74e8c0 .scope module, "comp" "comparator" 4 210, 8 4 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /INPUT 32 "threshold"
    .port_info 2 /OUTPUT 1 "compare_o"
P_0x55f81c74ea90 .param/l "n" 0 8 4, +C4<00000000000000000000000000100000>;
v0x55f81c74eba0_0 .net *"_s0", 0 0, L_0x55f81c76ea90;  1 drivers
L_0x7f6cc65dd1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f81c74ec80_0 .net/2u *"_s2", 0 0, L_0x7f6cc65dd1c8;  1 drivers
L_0x7f6cc65dd210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f81c74ed60_0 .net/2u *"_s4", 0 0, L_0x7f6cc65dd210;  1 drivers
v0x55f81c74ee20_0 .net "compare_o", 0 0, L_0x55f81c76ebc0;  alias, 1 drivers
v0x55f81c74eee0_0 .net "data_i", 31 0, L_0x55f81c76e880;  alias, 1 drivers
v0x55f81c74f010_0 .net "threshold", 31 0, v0x55f81c75ab60_0;  1 drivers
L_0x55f81c76ea90 .cmp/ge 32, L_0x55f81c76e880, v0x55f81c75ab60_0;
L_0x55f81c76ebc0 .functor MUXZ 1, L_0x7f6cc65dd210, L_0x7f6cc65dd1c8, L_0x55f81c76ea90, C4<>;
S_0x55f81c74f170 .scope module, "divpcm" "CLOCK_DIVIDER" 4 229, 9 4 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "C"
    .port_info 3 /OUTPUT 1 "we_pcm"
P_0x55f81c74f340 .param/l "N" 0 9 4, +C4<00000000000000000000000000001000>;
v0x55f81c74f410_0 .net "C", 7 0, L_0x55f81c76f260;  alias, 1 drivers
v0x55f81c74f4f0_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c74f5b0_0 .var "count", 7 0;
v0x55f81c74f680_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c74f720_0 .var "we_pcm", 0 0;
S_0x55f81c74f860 .scope module, "divpdm" "CLOCK_DIVIDER" 4 220, 9 4 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "C"
    .port_info 3 /OUTPUT 1 "we_pcm"
P_0x55f81c74f9e0 .param/l "N" 0 9 4, +C4<00000000000000000000000000001000>;
v0x55f81c74fab0_0 .net "C", 7 0, L_0x55f81c76ef90;  alias, 1 drivers
v0x55f81c74fbb0_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c74fc70_0 .var "count", 7 0;
v0x55f81c74fd40_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c74fde0_0 .var "we_pcm", 0 0;
S_0x55f81c74ffa0 .scope module, "maf" "MAF_FILTER" 4 205, 10 19 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 32 "data_in"
    .port_info 4 /OUTPUT 32 "data_out"
L_0x55f81c76e880 .functor BUFZ 32, v0x55f81c754df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f81c76e940 .functor BUFZ 32, L_0x55f81c76e740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f81c7550f0_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c7551b0 .array "connect_wire", 0 4;
v0x55f81c7551b0_0 .net v0x55f81c7551b0 0, 31 0, L_0x55f81c76e940; 1 drivers
v0x55f81c7551b0_1 .net v0x55f81c7551b0 1, 31 0, v0x55f81c7507d0_0; 1 drivers
v0x55f81c7551b0_2 .net v0x55f81c7551b0 2, 31 0, v0x55f81c751b60_0; 1 drivers
v0x55f81c7551b0_3 .net v0x55f81c7551b0 3, 31 0, v0x55f81c753020_0; 1 drivers
v0x55f81c7551b0_4 .net v0x55f81c7551b0 4, 31 0, v0x55f81c754410_0; 1 drivers
v0x55f81c7552f0 .array "connect_wire_adder", 0 2;
v0x55f81c7552f0_0 .net v0x55f81c7552f0 0, 31 0, v0x55f81c7511c0_0; 1 drivers
v0x55f81c7552f0_1 .net v0x55f81c7552f0 1, 31 0, v0x55f81c7525b0_0; 1 drivers
v0x55f81c7552f0_2 .net v0x55f81c7552f0 2, 31 0, v0x55f81c7539b0_0; 1 drivers
v0x55f81c755480 .array "connect_wire_shifter", 0 1;
v0x55f81c755480_0 .net v0x55f81c755480 0, 31 0, v0x55f81c754df0_0; 1 drivers
o0x7f6cc6646028 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f81c755480_1 .net v0x55f81c755480 1, 31 0, o0x7f6cc6646028; 0 drivers
v0x55f81c755560_0 .net "data_in", 31 0, L_0x55f81c76e740;  alias, 1 drivers
v0x55f81c755670_0 .net "data_out", 31 0, L_0x55f81c76e880;  alias, 1 drivers
v0x55f81c755710_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c7557b0_0 .net "we", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
S_0x55f81c750170 .scope generate, "genblk1[1]" "genblk1[1]" 10 38, 10 38 0, S_0x55f81c74ffa0;
 .timescale -9 -12;
P_0x55f81c750380 .param/l "i" 0 10 38, +C4<01>;
S_0x55f81c750460 .scope module, "DFF" "dff" 10 39, 10 54 0, S_0x55f81c750170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
v0x55f81c750630_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c7506f0_0 .net "d", 31 0, L_0x55f81c76e940;  alias, 1 drivers
v0x55f81c7507d0_0 .var "q", 31 0;
v0x55f81c7508c0_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c750960_0 .net "we", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
S_0x55f81c750b40 .scope generate, "genblk2" "genblk2" 10 40, 10 40 0, S_0x55f81c750170;
 .timescale -9 -12;
S_0x55f81c750d30 .scope module, "ADD" "adder" 10 41, 10 78 0, S_0x55f81c750b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 32 "data_in_a"
    .port_info 4 /INPUT 32 "data_in_b"
    .port_info 5 /OUTPUT 32 "data_out_adder"
v0x55f81c750fa0_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c751060_0 .net "data_in_a", 31 0, v0x55f81c7507d0_0;  alias, 1 drivers
v0x55f81c751120_0 .net "data_in_b", 31 0, v0x55f81c751b60_0;  alias, 1 drivers
v0x55f81c7511c0_0 .var "data_out_adder", 31 0;
v0x55f81c7512a0_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c751390_0 .net "we", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
S_0x55f81c7514f0 .scope generate, "genblk1[2]" "genblk1[2]" 10 38, 10 38 0, S_0x55f81c74ffa0;
 .timescale -9 -12;
P_0x55f81c751700 .param/l "i" 0 10 38, +C4<010>;
S_0x55f81c7517c0 .scope module, "DFF" "dff" 10 39, 10 54 0, S_0x55f81c7514f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
v0x55f81c751990_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c751a50_0 .net "d", 31 0, v0x55f81c7507d0_0;  alias, 1 drivers
v0x55f81c751b60_0 .var "q", 31 0;
v0x55f81c751c30_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c751de0_0 .net "we", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
S_0x55f81c751f50 .scope generate, "genblk3" "genblk3" 10 42, 10 42 0, S_0x55f81c7514f0;
 .timescale -9 -12;
S_0x55f81c7520f0 .scope module, "ADD" "adder" 10 43, 10 78 0, S_0x55f81c751f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 32 "data_in_a"
    .port_info 4 /INPUT 32 "data_in_b"
    .port_info 5 /OUTPUT 32 "data_out_adder"
v0x55f81c752360_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c752420_0 .net "data_in_a", 31 0, v0x55f81c7511c0_0;  alias, 1 drivers
v0x55f81c7524e0_0 .net "data_in_b", 31 0, v0x55f81c753020_0;  alias, 1 drivers
v0x55f81c7525b0_0 .var "data_out_adder", 31 0;
v0x55f81c752690_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c752780_0 .net "we", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
S_0x55f81c752920 .scope generate, "genblk1[3]" "genblk1[3]" 10 38, 10 38 0, S_0x55f81c74ffa0;
 .timescale -9 -12;
P_0x55f81c752b10 .param/l "i" 0 10 38, +C4<011>;
S_0x55f81c752bd0 .scope module, "DFF" "dff" 10 39, 10 54 0, S_0x55f81c752920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
v0x55f81c752e50_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c752f10_0 .net "d", 31 0, v0x55f81c751b60_0;  alias, 1 drivers
v0x55f81c753020_0 .var "q", 31 0;
v0x55f81c7530f0_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c753190_0 .net "we", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
S_0x55f81c753300 .scope generate, "genblk3" "genblk3" 10 42, 10 42 0, S_0x55f81c752920;
 .timescale -9 -12;
S_0x55f81c7534f0 .scope module, "ADD" "adder" 10 43, 10 78 0, S_0x55f81c753300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 32 "data_in_a"
    .port_info 4 /INPUT 32 "data_in_b"
    .port_info 5 /OUTPUT 32 "data_out_adder"
v0x55f81c753760_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c753820_0 .net "data_in_a", 31 0, v0x55f81c7525b0_0;  alias, 1 drivers
v0x55f81c7538e0_0 .net "data_in_b", 31 0, v0x55f81c754410_0;  alias, 1 drivers
v0x55f81c7539b0_0 .var "data_out_adder", 31 0;
v0x55f81c753a90_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c753b80_0 .net "we", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
S_0x55f81c753d20 .scope generate, "genblk1[4]" "genblk1[4]" 10 38, 10 38 0, S_0x55f81c74ffa0;
 .timescale -9 -12;
P_0x55f81c753f10 .param/l "i" 0 10 38, +C4<0100>;
S_0x55f81c753ff0 .scope module, "DFF" "dff" 10 39, 10 54 0, S_0x55f81c753d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
v0x55f81c754240_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c754300_0 .net "d", 31 0, v0x55f81c753020_0;  alias, 1 drivers
v0x55f81c754410_0 .var "q", 31 0;
v0x55f81c7544e0_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c754580_0 .net "we", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
S_0x55f81c754800 .scope generate, "genblk4" "genblk4" 10 44, 10 44 0, S_0x55f81c753d20;
 .timescale -9 -12;
S_0x55f81c7549f0 .scope module, "shift" "shifter" 10 45, 10 102 0, S_0x55f81c754800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 32 "data_in_shifter"
    .port_info 4 /OUTPUT 32 "data_out_shifter"
v0x55f81c754c40_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c754d00_0 .net "data_in_shifter", 31 0, v0x55f81c7539b0_0;  alias, 1 drivers
v0x55f81c754df0_0 .var "data_out_shifter", 31 0;
v0x55f81c754ec0_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c754f60_0 .net "we", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
S_0x55f81c7558d0 .scope module, "mul" "MULTI" 4 176, 11 5 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /INPUT 32 "amplify"
    .port_info 2 /OUTPUT 32 "multiplier_o"
P_0x55f81c74ea40 .param/l "n" 0 11 5, +C4<00000000000000000000000000100000>;
v0x55f81c755b60_0 .net "amplify", 31 0, L_0x55f81c76e480;  1 drivers
v0x55f81c755c60_0 .net "data_i", 31 0, L_0x55f81c76e210;  alias, 1 drivers
v0x55f81c755d40_0 .net "multiplier_o", 31 0, L_0x55f81c76e3e0;  alias, 1 drivers
L_0x55f81c76e3e0 .arith/mult 32, L_0x55f81c76e210, L_0x55f81c76e480;
S_0x55f81c755ea0 .scope module, "pcm_reg" "REG" 4 163, 6 9 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 16 "D"
    .port_info 4 /OUTPUT 16 "Q"
P_0x55f81c756070 .param/l "n" 0 6 10, +C4<00000000000000000000000000010000>;
v0x55f81c7561f0_0 .net "D", 15 0, L_0x55f81c76d7b0;  alias, 1 drivers
v0x55f81c7562d0_0 .var "Q", 15 0;
v0x55f81c7563b0_0 .net "ce", 0 0, L_0x55f81c76dab0;  1 drivers
v0x55f81c756480_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c756520_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
S_0x55f81c7566b0 .scope module, "se" "signext" 4 168, 12 4 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x55f81c7568a0_0 .net *"_s1", 0 0, L_0x55f81c76db80;  1 drivers
v0x55f81c7569a0_0 .net *"_s2", 15 0, L_0x55f81c76dcb0;  1 drivers
v0x55f81c756a80_0 .net "data_i", 15 0, v0x55f81c7562d0_0;  alias, 1 drivers
v0x55f81c756b50_0 .net "data_o", 31 0, L_0x55f81c76e080;  alias, 1 drivers
L_0x55f81c76db80 .part v0x55f81c7562d0_0, 15, 1;
LS_0x55f81c76dcb0_0_0 .concat [ 1 1 1 1], L_0x55f81c76db80, L_0x55f81c76db80, L_0x55f81c76db80, L_0x55f81c76db80;
LS_0x55f81c76dcb0_0_4 .concat [ 1 1 1 1], L_0x55f81c76db80, L_0x55f81c76db80, L_0x55f81c76db80, L_0x55f81c76db80;
LS_0x55f81c76dcb0_0_8 .concat [ 1 1 1 1], L_0x55f81c76db80, L_0x55f81c76db80, L_0x55f81c76db80, L_0x55f81c76db80;
LS_0x55f81c76dcb0_0_12 .concat [ 1 1 1 1], L_0x55f81c76db80, L_0x55f81c76db80, L_0x55f81c76db80, L_0x55f81c76db80;
L_0x55f81c76dcb0 .concat [ 4 4 4 4], LS_0x55f81c76dcb0_0_0, LS_0x55f81c76dcb0_0_4, LS_0x55f81c76dcb0_0_8, LS_0x55f81c76dcb0_0_12;
L_0x55f81c76e080 .concat [ 16 16 0 0], v0x55f81c7562d0_0, L_0x55f81c76dcb0;
S_0x55f81c756c70 .scope module, "u_Filter" "IIR_Filter" 4 189, 13 4 0, S_0x55f81c749670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 16 "X"
    .port_info 4 /INPUT 16 "a0"
    .port_info 5 /INPUT 16 "a1"
    .port_info 6 /INPUT 16 "a2"
    .port_info 7 /INPUT 16 "b1"
    .port_info 8 /INPUT 16 "b2"
    .port_info 9 /OUTPUT 1 "valid"
    .port_info 10 /OUTPUT 32 "Y"
P_0x55f81c756e40 .param/l "N" 0 13 6, +C4<00000000000000000000000000010000>;
v0x55f81c757020_0 .net "X", 15 0, v0x55f81c7562d0_0;  alias, 1 drivers
v0x55f81c757130_0 .var "X1", 15 0;
v0x55f81c757210_0 .var "X2", 15 0;
v0x55f81c7572d0_0 .var "Y", 31 0;
v0x55f81c7573b0_0 .var "Y1", 15 0;
v0x55f81c7574e0_0 .var "Y2", 15 0;
v0x55f81c7575c0_0 .net "a0", 15 0, v0x55f81c758be0_0;  1 drivers
v0x55f81c7576a0_0 .net "a1", 15 0, v0x55f81c758ca0_0;  1 drivers
v0x55f81c757780_0 .net "a2", 15 0, v0x55f81c758d70_0;  1 drivers
v0x55f81c757860_0 .net "b1", 15 0, v0x55f81c758f00_0;  1 drivers
v0x55f81c757940_0 .net "b2", 15 0, v0x55f81c758ff0_0;  1 drivers
v0x55f81c757a20_0 .net "clk", 0 0, L_0x55f81c6c5890;  alias, 1 drivers
v0x55f81c757cd0_0 .net "en", 0 0, L_0x7f6cc65dd0a8;  alias, 1 drivers
v0x55f81c757d70_0 .net "rst", 0 0, L_0x55f81c6c7680;  alias, 1 drivers
v0x55f81c758020_0 .var "valid", 0 0;
    .scope S_0x55f81c731e80;
T_0 ;
    %wait E_0x55f81c70e390;
    %load/vec4 v0x55f81c6ae780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c72ad00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f81c7103f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55f81c6e4b00_0;
    %assign/vec4 v0x55f81c72ad00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f81c7278b0;
T_1 ;
    %wait E_0x55f81c70e390;
    %load/vec4 v0x55f81c749390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c7490d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f81c749500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55f81c749460_0;
    %assign/vec4 v0x55f81c7490d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f81c74b810;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f81c74bdc0_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x55f81c74b810;
T_3 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c74bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74bd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f81c74bdc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f81c74bfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55f81c74bc20_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %load/vec4 v0x55f81c74bc20_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x55f81c74bdc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f81c74bdc0_0, 0;
    %load/vec4 v0x55f81c74bdc0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x55f81c74bc20_0;
    %assign/vec4 v0x55f81c74bd00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f81c74bdc0_0, 0;
T_3.6 ;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f81c74b570;
T_4 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c74e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74c650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74c710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74d0b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74da50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74dfe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74e0c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74e1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74e280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74e360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74e440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74c7f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74c8d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74c9b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74ca90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74cb70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74cc50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74cd30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74ce10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74cef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74cfd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74d190_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74d270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74d350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74d430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74d510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74d5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74d6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74d7b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74d890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74d970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74db30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74dc10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74dcf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74c460_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f81c74e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55f81c74c3a0_0;
    %pad/u 16;
    %assign/vec4 v0x55f81c74c650_0, 0;
    %load/vec4 v0x55f81c74c650_0;
    %assign/vec4 v0x55f81c74c710_0, 0;
    %load/vec4 v0x55f81c74c710_0;
    %assign/vec4 v0x55f81c74d0b0_0, 0;
    %load/vec4 v0x55f81c74d0b0_0;
    %assign/vec4 v0x55f81c74da50_0, 0;
    %load/vec4 v0x55f81c74da50_0;
    %assign/vec4 v0x55f81c74dfe0_0, 0;
    %load/vec4 v0x55f81c74dfe0_0;
    %assign/vec4 v0x55f81c74e0c0_0, 0;
    %load/vec4 v0x55f81c74e0c0_0;
    %assign/vec4 v0x55f81c74e1a0_0, 0;
    %load/vec4 v0x55f81c74e1a0_0;
    %assign/vec4 v0x55f81c74e280_0, 0;
    %load/vec4 v0x55f81c74e280_0;
    %assign/vec4 v0x55f81c74e360_0, 0;
    %load/vec4 v0x55f81c74e360_0;
    %assign/vec4 v0x55f81c74e440_0, 0;
    %load/vec4 v0x55f81c74e440_0;
    %assign/vec4 v0x55f81c74c7f0_0, 0;
    %load/vec4 v0x55f81c74c7f0_0;
    %assign/vec4 v0x55f81c74c8d0_0, 0;
    %load/vec4 v0x55f81c74c8d0_0;
    %assign/vec4 v0x55f81c74c9b0_0, 0;
    %load/vec4 v0x55f81c74c9b0_0;
    %assign/vec4 v0x55f81c74ca90_0, 0;
    %load/vec4 v0x55f81c74ca90_0;
    %assign/vec4 v0x55f81c74cb70_0, 0;
    %load/vec4 v0x55f81c74cb70_0;
    %assign/vec4 v0x55f81c74cc50_0, 0;
    %load/vec4 v0x55f81c74cc50_0;
    %assign/vec4 v0x55f81c74cd30_0, 0;
    %load/vec4 v0x55f81c74cd30_0;
    %assign/vec4 v0x55f81c74ce10_0, 0;
    %load/vec4 v0x55f81c74ce10_0;
    %assign/vec4 v0x55f81c74cef0_0, 0;
    %load/vec4 v0x55f81c74cef0_0;
    %assign/vec4 v0x55f81c74cfd0_0, 0;
    %load/vec4 v0x55f81c74cfd0_0;
    %assign/vec4 v0x55f81c74d190_0, 0;
    %load/vec4 v0x55f81c74d190_0;
    %assign/vec4 v0x55f81c74d270_0, 0;
    %load/vec4 v0x55f81c74d270_0;
    %assign/vec4 v0x55f81c74d350_0, 0;
    %load/vec4 v0x55f81c74d350_0;
    %assign/vec4 v0x55f81c74d430_0, 0;
    %load/vec4 v0x55f81c74d430_0;
    %assign/vec4 v0x55f81c74d510_0, 0;
    %load/vec4 v0x55f81c74d510_0;
    %assign/vec4 v0x55f81c74d5f0_0, 0;
    %load/vec4 v0x55f81c74d5f0_0;
    %assign/vec4 v0x55f81c74d6d0_0, 0;
    %load/vec4 v0x55f81c74d6d0_0;
    %assign/vec4 v0x55f81c74d7b0_0, 0;
    %load/vec4 v0x55f81c74d7b0_0;
    %assign/vec4 v0x55f81c74d890_0, 0;
    %load/vec4 v0x55f81c74d890_0;
    %assign/vec4 v0x55f81c74d970_0, 0;
    %load/vec4 v0x55f81c74d970_0;
    %assign/vec4 v0x55f81c74db30_0, 0;
    %load/vec4 v0x55f81c74db30_0;
    %assign/vec4 v0x55f81c74dc10_0, 0;
    %load/vec4 v0x55f81c74e6a0_0;
    %assign/vec4 v0x55f81c74dcf0_0, 0;
    %load/vec4 v0x55f81c74c590_0;
    %assign/vec4 v0x55f81c74c460_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f81c755ea0;
T_5 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c756520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c7562d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f81c7563b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55f81c7561f0_0;
    %assign/vec4 v0x55f81c7562d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f81c756c70;
T_6 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c757d70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c7573b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c7574e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c757130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c757210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f81c7572d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f81c758020_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f81c757cd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x55f81c7572d0_0;
    %pad/u 16;
    %assign/vec4 v0x55f81c7573b0_0, 0;
    %load/vec4 v0x55f81c7573b0_0;
    %assign/vec4 v0x55f81c7574e0_0, 0;
    %load/vec4 v0x55f81c757020_0;
    %assign/vec4 v0x55f81c757130_0, 0;
    %load/vec4 v0x55f81c757130_0;
    %assign/vec4 v0x55f81c757210_0, 0;
    %load/vec4 v0x55f81c757020_0;
    %pad/u 32;
    %load/vec4 v0x55f81c7575c0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x55f81c757130_0;
    %pad/u 32;
    %load/vec4 v0x55f81c7576a0_0;
    %pad/u 32;
    %mul;
    %add;
    %load/vec4 v0x55f81c757780_0;
    %pad/u 32;
    %load/vec4 v0x55f81c757210_0;
    %pad/u 32;
    %mul;
    %add;
    %load/vec4 v0x55f81c7573b0_0;
    %pad/u 32;
    %load/vec4 v0x55f81c757860_0;
    %pad/u 32;
    %mul;
    %sub;
    %load/vec4 v0x55f81c7574e0_0;
    %pad/u 32;
    %load/vec4 v0x55f81c757940_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x55f81c7572d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f81c758020_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f81c758020_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f81c750460;
T_7 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c7508c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f81c7507d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f81c750960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55f81c7506f0_0;
    %assign/vec4 v0x55f81c7507d0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f81c750d30;
T_8 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c7512a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f81c7511c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f81c751390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55f81c751060_0;
    %load/vec4 v0x55f81c751120_0;
    %add;
    %assign/vec4 v0x55f81c7511c0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f81c7517c0;
T_9 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c751c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f81c751b60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f81c751de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55f81c751a50_0;
    %assign/vec4 v0x55f81c751b60_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f81c7520f0;
T_10 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c752690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f81c7525b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f81c752780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55f81c752420_0;
    %load/vec4 v0x55f81c7524e0_0;
    %add;
    %assign/vec4 v0x55f81c7525b0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f81c752bd0;
T_11 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c7530f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f81c753020_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55f81c753190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55f81c752f10_0;
    %assign/vec4 v0x55f81c753020_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f81c7534f0;
T_12 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c753a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f81c7539b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55f81c753b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55f81c753820_0;
    %load/vec4 v0x55f81c7538e0_0;
    %add;
    %assign/vec4 v0x55f81c7539b0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f81c753ff0;
T_13 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c7544e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f81c754410_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55f81c754580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55f81c754300_0;
    %assign/vec4 v0x55f81c754410_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f81c7549f0;
T_14 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c754ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f81c754df0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f81c754f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55f81c754d00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55f81c754df0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f81c74a600;
T_15 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c74ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74a9a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f81c74aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55f81c74a8c0_0;
    %assign/vec4 v0x55f81c74a9a0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f81c74f860;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f81c74fc70_0, 0, 8;
    %end;
    .thread T_16;
    .scope S_0x55f81c74f860;
T_17 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c74fd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f81c74fde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f81c74fc70_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f81c74fc70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55f81c74fc70_0, 0;
    %load/vec4 v0x55f81c74fc70_0;
    %pad/u 32;
    %load/vec4 v0x55f81c74fab0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f81c74fde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f81c74fc70_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f81c74fde0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f81c749db0;
T_18 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c74a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c74a1e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f81c74a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55f81c74a0e0_0;
    %assign/vec4 v0x55f81c74a1e0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f81c74f170;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f81c74f5b0_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x55f81c74f170;
T_20 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c74f680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f81c74f720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f81c74f5b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55f81c74f5b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55f81c74f5b0_0, 0;
    %load/vec4 v0x55f81c74f5b0_0;
    %pad/u 32;
    %load/vec4 v0x55f81c74f410_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f81c74f720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f81c74f5b0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f81c74f720_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f81c749670;
T_21 ;
    %wait E_0x55f81c71ee70;
    %load/vec4 v0x55f81c75aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f81c75b290_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c758be0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c758ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c758d70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c758f00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c758ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f81c758e40_0, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x55f81c75a750_0, 0;
    %pushi/vec4 101, 0, 8;
    %assign/vec4 v0x55f81c75a360_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f81c75b290_0, 0;
    %load/vec4 v0x55f81c75adb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55f81c75af30_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %jmp T_21.13;
T_21.4 ;
    %load/vec4 v0x55f81c75b0d0_0;
    %pad/u 16;
    %assign/vec4 v0x55f81c7593a0_0, 0;
    %jmp T_21.13;
T_21.5 ;
    %load/vec4 v0x55f81c75b0d0_0;
    %pad/u 16;
    %assign/vec4 v0x55f81c758be0_0, 0;
    %jmp T_21.13;
T_21.6 ;
    %load/vec4 v0x55f81c75b0d0_0;
    %pad/u 16;
    %assign/vec4 v0x55f81c758ca0_0, 0;
    %jmp T_21.13;
T_21.7 ;
    %load/vec4 v0x55f81c75b0d0_0;
    %pad/u 16;
    %assign/vec4 v0x55f81c758d70_0, 0;
    %jmp T_21.13;
T_21.8 ;
    %load/vec4 v0x55f81c75b0d0_0;
    %pad/u 16;
    %assign/vec4 v0x55f81c758f00_0, 0;
    %jmp T_21.13;
T_21.9 ;
    %load/vec4 v0x55f81c75b0d0_0;
    %pad/u 16;
    %assign/vec4 v0x55f81c758ff0_0, 0;
    %jmp T_21.13;
T_21.10 ;
    %load/vec4 v0x55f81c75b0d0_0;
    %pad/u 16;
    %assign/vec4 v0x55f81c758e40_0, 0;
    %jmp T_21.13;
T_21.11 ;
    %load/vec4 v0x55f81c75b0d0_0;
    %assign/vec4 v0x55f81c75ab60_0, 0;
    %jmp T_21.13;
T_21.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f81c75b290_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55f81c7320e0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f81c75c230_0, 0, 1;
T_22.0 ;
    %delay 10000, 0;
    %load/vec4 v0x55f81c75c230_0;
    %inv;
    %store/vec4 v0x55f81c75c230_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_0x55f81c7320e0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f81c75c300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f81c75bf00_0, 4, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f81c75c170_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f81c75c300_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f81c75c300_0, 0, 1;
    %delay 20000000, 0;
    %vpi_call 3 76 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x55f81c7320e0;
T_24 ;
    %vpi_call 3 80 "$monitor", "%t  clk = %d rst = %d ", $time, v0x55f81c75c230_0, v0x55f81c75c300_0 {0 0 0};
    %vpi_call 3 81 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 82 "$dumpvars" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "cic.v";
    "soc_tb.v";
    "sonarOnChip.v";
    "./include/wbs_mmap.v";
    "reg.v";
    "abs.v";
    "comparator.v";
    "clk_div.v";
    "MAF_Filter.v";
    "multiplier.v";
    "signext.v";
    "IIR_Filter.v";
