{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617594463265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617594463266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 04 23:47:43 2021 " "Processing started: Sun Apr 04 23:47:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617594463266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594463266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594463266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617594463790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617594463790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resources/peripherals/vga/ip_vga_asyncram_altera.sv 1 1 " "Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_asyncram_altera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_AsyncRam_Altera " "Found entity 1: IP_VGA_AsyncRam_Altera" {  } { { "resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resources/peripherals/vga/ip_vga_pll_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_pll_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_PLL_Altera " "Found entity 1: IP_VGA_PLL_Altera" {  } { { "resources/peripherals/vga/IP_VGA_PLL_Altera.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_PLL_Altera.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resources/peripherals/vga/ip_vga_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_Main " "Found entity 1: IP_VGA_Main" {  } { { "resources/peripherals/vga/IP_VGA_Main.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resources/peripherals/vga/ip_vga_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_IF " "Found entity 1: IP_VGA_IF" {  } { { "resources/peripherals/vga/IP_VGA_IF.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resources/peripherals/mem/mem_m10k.sv 1 1 " "Found 1 design units, including 1 entities, in source file resources/peripherals/mem/mem_m10k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_m10k " "Found entity 1: mem_m10k" {  } { { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(300) " "Verilog HDL warning at picorv32.sv(300): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(320) " "Verilog HDL warning at picorv32.sv(320): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(327) " "Verilog HDL warning at picorv32.sv(327): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473243 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(331) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(331)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(386) " "Verilog HDL warning at picorv32.sv(386): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(388) " "Verilog HDL warning at picorv32.sv(388): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473243 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case resources/hdl/picorv32/picorv32.sv(402) " "Unrecognized synthesis attribute \"full_case\" at resources/hdl/picorv32/picorv32.sv(402)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1036) " "Verilog HDL warning at picorv32.sv(1036): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1036 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1116) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1116)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473245 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1245) " "Verilog HDL warning at picorv32.sv(1245): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1246) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1246)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case resources/hdl/picorv32/picorv32.sv(1246) " "Unrecognized synthesis attribute \"full_case\" at resources/hdl/picorv32/picorv32.sv(1246)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473247 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1262) " "Verilog HDL warning at picorv32.sv(1262): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1263) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1263)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473247 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case resources/hdl/picorv32/picorv32.sv(1263) " "Unrecognized synthesis attribute \"full_case\" at resources/hdl/picorv32/picorv32.sv(1263)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473247 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1306) " "Verilog HDL warning at picorv32.sv(1306): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1306 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473250 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1309) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1309)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1344) " "Verilog HDL warning at picorv32.sv(1344): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1399) " "Verilog HDL warning at picorv32.sv(1399): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1400) " "Verilog HDL warning at picorv32.sv(1400): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1412) " "Verilog HDL warning at picorv32.sv(1412): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1413) " "Verilog HDL warning at picorv32.sv(1413): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1431) " "Verilog HDL warning at picorv32.sv(1431): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1432) " "Verilog HDL warning at picorv32.sv(1432): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1435) " "Verilog HDL warning at picorv32.sv(1435): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1435 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1450) " "Verilog HDL warning at picorv32.sv(1450): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1480) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1480)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case resources/hdl/picorv32/picorv32.sv(1480) " "Unrecognized synthesis attribute \"full_case\" at resources/hdl/picorv32/picorv32.sv(1480)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1492) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1492)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1492 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1575) " "Verilog HDL warning at picorv32.sv(1575): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1575 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1576) " "Verilog HDL warning at picorv32.sv(1576): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1578) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1578)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1578 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1622) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1622)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case resources/hdl/picorv32/picorv32.sv(1622) " "Unrecognized synthesis attribute \"full_case\" at resources/hdl/picorv32/picorv32.sv(1622)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1730) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1730)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1730 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1761) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1761)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1761 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1831) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1831)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case resources/hdl/picorv32/picorv32.sv(1831) " "Unrecognized synthesis attribute \"full_case\" at resources/hdl/picorv32/picorv32.sv(1831)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473251 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1839) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1839)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473252 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case resources/hdl/picorv32/picorv32.sv(1839) " "Unrecognized synthesis attribute \"full_case\" at resources/hdl/picorv32/picorv32.sv(1839)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473252 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1854) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1854)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473252 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case resources/hdl/picorv32/picorv32.sv(1854) " "Unrecognized synthesis attribute \"full_case\" at resources/hdl/picorv32/picorv32.sv(1854)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473252 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1879) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1879)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473252 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case resources/hdl/picorv32/picorv32.sv(1879) " "Unrecognized synthesis attribute \"full_case\" at resources/hdl/picorv32/picorv32.sv(1879)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473252 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case resources/hdl/picorv32/picorv32.sv(1896) " "Unrecognized synthesis attribute \"parallel_case\" at resources/hdl/picorv32/picorv32.sv(1896)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473252 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case resources/hdl/picorv32/picorv32.sv(1896) " "Unrecognized synthesis attribute \"full_case\" at resources/hdl/picorv32/picorv32.sv(1896)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473252 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1969) " "Verilog HDL warning at picorv32.sv(1969): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1969 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.sv(1397) " "Verilog HDL information at picorv32.sv(1397): always construct contains both blocking and non-blocking assignments" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1397 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617594473252 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(2462) " "Verilog HDL warning at picorv32.sv(2462): extended using \"x\" or \"z\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 2462 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617594473253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resources/hdl/picorv32/picorv32.sv 8 8 " "Found 8 design units, including 8 entities, in source file resources/hdl/picorv32/picorv32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473254 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473254 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 2192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473254 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473254 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473254 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 2512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473254 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 2737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473254 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 2836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resources/hdl/axi/controller_worker.sv 1 1 " "Found 1 design units, including 1 entities, in source file resources/hdl/axi/controller_worker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Controller_Worker " "Found entity 1: AXI_Controller_Worker" {  } { { "resources/hdl/axi/controller_worker.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/axi/controller_worker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resources/hdl/interfaces.sv 3 3 " "Found 3 design units, including 3 entities, in source file resources/hdl/interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Worker_Mem_IF " "Found entity 1: Simple_Worker_Mem_IF" {  } { { "resources/hdl/Interfaces.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/Interfaces.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473257 ""} { "Info" "ISGN_ENTITY_NAME" "2 Simple_Manager_Mem_IF " "Found entity 2: Simple_Manager_Mem_IF" {  } { { "resources/hdl/Interfaces.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/Interfaces.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473257 ""} { "Info" "ISGN_ENTITY_NAME" "3 AXI5_Lite_IF " "Found entity 3: AXI5_Lite_IF" {  } { { "resources/hdl/Interfaces.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/Interfaces.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "araddr_latched ARADDR_LATCHED demo_project.sv(129) " "Verilog HDL Declaration information at demo_project.sv(129): object \"araddr_latched\" differs only in case from object \"ARADDR_LATCHED\" in the same scope" {  } { { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617594473258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "awaddr_latched AWADDR_LATCHED demo_project.sv(133) " "Verilog HDL Declaration information at demo_project.sv(133): object \"awaddr_latched\" differs only in case from object \"AWADDR_LATCHED\" in the same scope" {  } { { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617594473258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator/demo_project.sv 2 2 " "Found 2 design units, including 2 entities, in source file generator/demo_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473258 ""} { "Info" "ISGN_ENTITY_NAME" "2 AXI_Interconnect " "Found entity 2: AXI_Interconnect" {  } { { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoportram.v 1 1 " "Found 1 design units, including 1 entities, in source file twoportram.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoportram " "Found entity 1: twoportram" {  } { { "twoportram.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/twoportram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem10k_megafunction.v 1 1 " "Found 1 design units, including 1 entities, in source file mem10k_megafunction.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem10k_megafunction " "Found entity 1: mem10k_megafunction" {  } { { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617594473261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617594473402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI5_Lite_IF AXI5_Lite_IF:M_IF " "Elaborating entity \"AXI5_Lite_IF\" for hierarchy \"AXI5_Lite_IF:M_IF\"" {  } { { "generator/demo_project.sv" "M_IF" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617594473465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simple_Worker_Mem_IF Simple_Worker_Mem_IF:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0 " "Elaborating entity \"Simple_Worker_Mem_IF\" for hierarchy \"Simple_Worker_Mem_IF:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0\"" {  } { { "generator/demo_project.sv" "mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617594473467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_IF IP_VGA_IF:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1 " "Elaborating entity \"IP_VGA_IF\" for hierarchy \"IP_VGA_IF:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1\"" {  } { { "generator/demo_project.sv" "IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617594473468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A " "Elaborating entity \"picorv32_axi\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\"" {  } { { "generator/demo_project.sv" "picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617594473469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi_adapter picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32_axi_adapter:axi_adapter " "Elaborating entity \"picorv32_axi_adapter\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32_axi_adapter:axi_adapter\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "axi_adapter" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617594473472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core " "Elaborating entity \"picorv32\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\"" {  } { { "resources/hdl/picorv32/picorv32.sv" "picorv32_core" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617594473474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.sv(181) " "Verilog HDL or VHDL warning at picorv32.sv(181): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473482 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.sv(183) " "Verilog HDL or VHDL warning at picorv32.sv(183): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473482 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.sv(184) " "Verilog HDL or VHDL warning at picorv32.sv(184): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473482 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.sv(185) " "Verilog HDL or VHDL warning at picorv32.sv(185): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473482 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.sv(186) " "Verilog HDL or VHDL warning at picorv32.sv(186): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473482 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.sv(187) " "Verilog HDL or VHDL warning at picorv32.sv(187): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473482 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.sv(188) " "Verilog HDL or VHDL warning at picorv32.sv(188): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473482 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.sv(189) " "Verilog HDL or VHDL warning at picorv32.sv(189): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473482 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.sv(375) " "Verilog HDL or VHDL warning at picorv32.sv(375): object \"mem_busy\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473482 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.sv(695) " "Verilog HDL or VHDL warning at picorv32.sv(695): object \"dbg_rs1val\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 695 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473482 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.sv(696) " "Verilog HDL or VHDL warning at picorv32.sv(696): object \"dbg_rs2val\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.sv(697) " "Verilog HDL or VHDL warning at picorv32.sv(697): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.sv(698) " "Verilog HDL or VHDL warning at picorv32.sv(698): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.sv(767) " "Verilog HDL or VHDL warning at picorv32.sv(767): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.sv(1179) " "Verilog HDL or VHDL warning at picorv32.sv(1179): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.sv(332) " "Verilog HDL Case Statement warning at picorv32.sv(332): incomplete case statement has no default case item" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.sv(617) " "Verilog HDL assignment warning at picorv32.sv(617): truncated value with size 32 to match size of target (2)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.sv(1240) " "Verilog HDL assignment warning at picorv32.sv(1240): truncated value with size 33 to match size of target (32)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.sv(1245) " "Verilog HDL assignment warning at picorv32.sv(1245): truncated value with size 32 to match size of target (1)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1247) " "Verilog HDL warning at picorv32.sv(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1247 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1247) " "Verilog HDL Case Statement warning at picorv32.sv(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1247 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1264) " "Verilog HDL warning at picorv32.sv(1264): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1264 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617594473483 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1264) " "Verilog HDL Case Statement warning at picorv32.sv(1264): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1264 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1310) " "Verilog HDL warning at picorv32.sv(1310): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1310 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.sv(1310) " "Verilog HDL Case Statement warning at picorv32.sv(1310): incomplete case statement has no default case item" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1310 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1344) " "Verilog HDL assignment warning at picorv32.sv(1344): truncated value with size 32 to match size of target (5)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1399) " "Verilog HDL assignment warning at picorv32.sv(1399): truncated value with size 32 to match size of target (5)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1493) " "Verilog HDL warning at picorv32.sv(1493): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1493 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1623) " "Verilog HDL warning at picorv32.sv(1623): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1623 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1623) " "Verilog HDL Case Statement warning at picorv32.sv(1623): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1623 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1726) " "Verilog HDL assignment warning at picorv32.sv(1726): truncated value with size 32 to match size of target (5)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1756) " "Verilog HDL assignment warning at picorv32.sv(1756): truncated value with size 32 to match size of target (5)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1832) " "Verilog HDL warning at picorv32.sv(1832): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1832 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1832) " "Verilog HDL Case Statement warning at picorv32.sv(1832): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1832 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1837) " "Verilog HDL assignment warning at picorv32.sv(1837): truncated value with size 32 to match size of target (5)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1840) " "Verilog HDL warning at picorv32.sv(1840): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1840 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1840) " "Verilog HDL Case Statement warning at picorv32.sv(1840): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1840 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1845) " "Verilog HDL assignment warning at picorv32.sv(1845): truncated value with size 32 to match size of target (5)" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1855) " "Verilog HDL warning at picorv32.sv(1855): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1855 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1855) " "Verilog HDL Case Statement warning at picorv32.sv(1855): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1855 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1880) " "Verilog HDL warning at picorv32.sv(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1880 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1880) " "Verilog HDL Case Statement warning at picorv32.sv(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1880 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617594473484 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1897) " "Verilog HDL warning at picorv32.sv(1897): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1897 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617594473485 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1897) " "Verilog HDL Case Statement warning at picorv32.sv(1897): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 1897 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617594473485 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pcpi_insn picorv32.sv(111) " "Output port \"pcpi_insn\" at picorv32.sv(111) has no driver" {  } { { "resources/hdl/picorv32/picorv32.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617594473485 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_m10k mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7 " "Elaborating entity \"mem_m10k\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\"" {  } { { "generator/demo_project.sv" "mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617594473486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem10k_megafunction mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem " "Elaborating entity \"mem10k_megafunction\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\"" {  } { { "resources/peripherals/mem/mem_m10k.sv" "mem" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617594473508 ""}
{ "Error" "ECBX_ALTSYNCRAM_ALTSYNCRAM_EXCESS_NUMWORDS" "" "Insufficient address lines in altsyncram megafunction design -- 32768 memory words in side A specified but total number of address lines is 14" {  } { { "mem10k_megafunction.v" "altsyncram_component" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } }  } 0 272006 "Error message" 0 0 "Analysis & Synthesis" 0 -1 1617594473570 ""}
{ "Error" "ECBX_ALTSYNCRAM_ALTSYNCRAM_EXCESS_NUMWORDS" "" "Insufficient address lines in altsyncram megafunction design -- 32768 memory words in side B specified but total number of address lines is 14" {  } { { "mem10k_megafunction.v" "altsyncram_component" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } }  } 0 272006 "Error message" 0 0 "Analysis & Synthesis" 0 -1 1617594473570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\"" {  } { { "mem10k_megafunction.v" "altsyncram_component" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617594473571 ""}
{ "Error" "ETDFX_ASSERTION" "The current megafunction is configured for use with the clear box feature and cannot be used when the clear box feature is disabled " "Assertion error: The current megafunction is configured for use with the clear box feature and cannot be used when the clear box feature is disabled" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 2878 4 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287078 "Assertion error: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473586 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "wren_a " "Variable or input pin \"wren_a\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 439 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473586 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "rden_a " "Variable or input pin \"rden_a\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 440 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473586 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "wren_b " "Variable or input pin \"wren_b\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 441 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473586 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "rden_b " "Variable or input pin \"rden_b\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 442 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473587 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_a " "Variable or input pin \"data_a\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 443 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473587 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 444 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473587 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "address_a " "Variable or input pin \"address_a\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 445 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473587 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "address_b " "Variable or input pin \"address_b\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 446 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473587 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "addressstall_a " "Variable or input pin \"addressstall_a\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 447 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473589 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "addressstall_b " "Variable or input pin \"addressstall_b\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 448 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473589 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clock0 " "Variable or input pin \"clock0\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 450 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473589 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clock1 " "Variable or input pin \"clock1\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 451 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473589 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 452 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473589 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 453 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473589 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken2 " "Variable or input pin \"clocken2\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 454 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473589 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken3 " "Variable or input pin \"clocken3\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 455 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473590 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "aclr0 " "Variable or input pin \"aclr0\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 456 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473590 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "aclr1 " "Variable or input pin \"aclr1\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 457 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473590 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "byteena_a " "Variable or input pin \"byteena_a\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 458 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473590 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "byteena_b " "Variable or input pin \"byteena_b\" is defined but never used." {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 459 2 0 } } { "mem10k_megafunction.v" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } } { "resources/peripherals/mem/mem_m10k.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv" 84 0 0 } } { "generator/demo_project.sv" "" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1617594473590 "|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component " "Can't elaborate user hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\"" {  } { { "mem10k_megafunction.v" "altsyncram_component" { Text "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v" 94 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617594473591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/output_files/top.map.smsg " "Generated suppressed messages file S:/repo2/my-electron-app/resources/compiler/demo/quartus_proj/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473640 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 92 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617594473755 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 04 23:47:53 2021 " "Processing ended: Sun Apr 04 23:47:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617594473755 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617594473755 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617594473755 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594473755 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 92 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 92 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617594474420 ""}
