# Reading C:/questasim64_10.4e/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.4e win64 Apr  9 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Project file C:/Users/zakirhussain/Desktop/sv/alu2/alu.mpf was not found.
# Unable to open project.
pwd
# C:/Users/zakirhussain/Desktop/lab/lab1/Lab 1
do run.do
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:58:28 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:58:34 on Aug 03,2022, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 10:58:37 on Aug 03,2022
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ram_dut(fast)
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# ** Note: $finish    : testbench.sv(50)
#    Time: 55 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.sv line 50
quit -sim
# End time: 11:00:39 on Aug 03,2022, Elapsed time: 0:02:02
# Errors: 0, Warnings: 0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 11:01:06 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:01:06 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 11:01:06 on Aug 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ram_dut(fast)
# ** Error: (vish-4014) No objects found matching '/testbench/DUT/memory'.
# Executing ONERROR command at macro ./wave.do line 9
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# ** Note: $finish    : testbench.sv(50)
#    Time: 55 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.sv line 50
quit -sim
# End time: 11:01:35 on Aug 03,2022, Elapsed time: 0:00:29
# Errors: 3, Warnings: 0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 11:02:15 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:02:15 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 11:02:15 on Aug 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ram_dut(fast)
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# ** Note: $finish    : testbench.sv(50)
#    Time: 55 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.sv line 50
quit -sim
# End time: 11:02:35 on Aug 03,2022, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 11:03:24 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:03:24 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 11:03:25 on Aug 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ram_dut(fast)
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# ** Note: $finish    : testbench.sv(50)
#    Time: 55 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.sv line 50
add wave -position insertpoint sim:/testbench/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/zakirhussain/Desktop/lab/lab1/Lab 1/wave.do}
quit -sim
# End time: 11:04:31 on Aug 03,2022, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 11:04:38 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:04:38 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 11:04:38 on Aug 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ram_dut(fast)
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# ** Note: $finish    : testbench.sv(50)
#    Time: 55 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.sv line 50
quit -sim
# End time: 11:05:21 on Aug 03,2022, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
cd [C:\Users\zakirhussain\Desktop\lab\lab2\SystemVerilog_LAB_2]
# invalid command name "C:UserszakirhussainDesktoplablab2SystemVerilog_LAB_2"
pwd
# C:/Users/zakirhussain/Desktop/lab/lab1/Lab 1
cd {C:\Users\zakirhussain\Desktop\lab\lab2\SystemVerilog_LAB_2}
do run.do
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 12:06:38 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:06:38 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 12:06:38 on Aug 03,2022
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ram_dut(fast)
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# [Golden Values]Data=10 20 30 40
# ** Note: $finish    : testbench.sv(65)
#    Time: 95 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.sv line 65
add wave -position insertpoint sim:/testbench/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/zakirhussain/Desktop/lab/lab2/SystemVerilog_LAB_2/wave.do
quit -sim
# End time: 12:07:19 on Aug 03,2022, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
pwd
# C:/Users/zakirhussain/Desktop/lab/lab2/SystemVerilog_LAB_2
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 12:07:29 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:07:29 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 12:07:29 on Aug 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ram_dut(fast)
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# [Golden Values]Data=10 20 30 40
# ** Note: $finish    : testbench.sv(65)
#    Time: 95 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.sv line 65
quit -sim
# End time: 12:08:27 on Aug 03,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
cd {C:\Users\zakirhussain\Desktop\lab\lab3\SystemVerilog_Lab_3}
do run.do
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 12:23:28 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:23:28 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 12:23:28 on Aug 03,2022
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ram_dut(fast)
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# [Rdata]Rdata=10 at mem address=1
# [Rdata]Rdata=20 at mem address=3
# [Rdata]Rdata=30 at mem address=4
# [Rdata]Rdata=40 at mem address=4
# [Golden Values]Data=10 20 30 40
# [DUT values]Data=10 20 30 40
# ** Note: $finish    : testbench.sv(67)
#    Time: 95 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.sv line 67
add wave -position insertpoint sim:/testbench/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/zakirhussain/Desktop/lab/lab3/SystemVerilog_Lab_3/wave.do
quit -sim
# End time: 12:24:08 on Aug 03,2022, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 12:24:18 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:24:18 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 12:24:18 on Aug 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ram_dut(fast)
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# [Rdata]Rdata=10 at mem address=1
# [Rdata]Rdata=20 at mem address=3
# [Rdata]Rdata=30 at mem address=4
# [Rdata]Rdata=40 at mem address=4
# [Golden Values]Data=10 20 30 40
# [DUT values]Data=10 20 30 40
# ** Note: $finish    : testbench.sv(67)
#    Time: 95 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.sv line 67
quit -sim
# End time: 12:25:04 on Aug 03,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
cd {C:\Users\zakirhussain\Desktop\lab\lab4\SystemVerilog_Lab_4}
do run.do
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 12:45:41 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:45:41 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 12:45:42 on Aug 03,2022
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ram_dut(fast)
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# [Rdata]Rdata=10 at mem address=1
# [Rdata]Rdata=20 at mem address=3
# [Rdata]Rdata=30 at mem address=4
# [Rdata]Rdata=40 at mem address=4
# [Golden Values]Data=10 20 30 40
# [DUT values]Data=10 20 30 40
# *************************
# ******Test Passed********
# Matched=4 Mis_matched=0
# *************************
# ** Note: $finish    : testbench.sv(95)
#    Time: 95 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.sv line 95
add wave -position insertpoint sim:/testbench/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/zakirhussain/Desktop/lab/lab4/SystemVerilog_Lab_4/wave.do
quit -sim
# End time: 12:47:23 on Aug 03,2022, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 12:47:28 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:47:28 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 12:47:28 on Aug 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ram_dut(fast)
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# [Rdata]Rdata=10 at mem address=1
# [Rdata]Rdata=20 at mem address=3
# [Rdata]Rdata=30 at mem address=4
# [Rdata]Rdata=40 at mem address=4
# [Golden Values]Data=10 20 30 40
# [DUT values]Data=10 20 30 40
# *************************
# ******Test Passed********
# Matched=4 Mis_matched=0
# *************************
# ** Note: $finish    : testbench.sv(95)
#    Time: 95 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.sv line 95
quit -sim
# End time: 12:51:33 on Aug 03,2022, Elapsed time: 0:04:05
# Errors: 0, Warnings: 0
cd {C:\Users\zakirhussain\Desktop\lab\lab5\Lab 5}
pwd
# C:/Users/zakirhussain/Desktop/lab/lab5/Lab 5
ls
# SystemVerilog_Lab_5.pdf  ram_dut.sv  run.do  testbench.sv  top.sv  wave.do                
do run.do
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 13:30:56 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv top.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling program testbench
# ** Error: testbench.sv(18): (vlog-2110) Illegal reference to net "rst".
# 
# ** Error: testbench.sv(20): (vlog-2110) Illegal reference to net "rst".
# 
# ** Error: testbench.sv(25): (vlog-2110) Illegal reference to net "wr".
# 
# ** Error: testbench.sv(26): (vlog-2110) Illegal reference to net "wdata".
# 
# ** Error: testbench.sv(28): (vlog-2110) Illegal reference to net "addr".
# 
# ** Error: testbench.sv(34): (vlog-2110) Illegal reference to net "wr".
# 
# ** Error: testbench.sv(35): (vlog-2110) Illegal reference to net "addr".
# 
# -- Compiling module top
# ** Error: (vlog-13069) top.sv(8): near "initial": syntax error, unexpected initial, expecting class.
# 
# End time: 13:30:56 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/questasim64_10.4e/win64/vlog failed.
# Error in macro ./run.do line 3
# C:/questasim64_10.4e/win64/vlog failed.
#     while executing
# "vlog ram_dut.sv testbench.sv top.sv +acc "
# Break key hit
pwd
# C:/Users/zakirhussain/Desktop/lab/lab5/Lab 5
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 14:08:54 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv top.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling program testbench
# ** Error: testbench.sv(17): (vlog-2110) Illegal reference to net "rst".
# 
# ** Error: testbench.sv(19): (vlog-2110) Illegal reference to net "rst".
# 
# ** Error: testbench.sv(24): (vlog-2110) Illegal reference to net "wr".
# 
# ** Error: testbench.sv(25): (vlog-2110) Illegal reference to net "wdata".
# 
# ** Error: testbench.sv(27): (vlog-2110) Illegal reference to net "addr".
# 
# ** Error: testbench.sv(33): (vlog-2110) Illegal reference to net "wr".
# 
# ** Error: testbench.sv(34): (vlog-2110) Illegal reference to net "addr".
# 
# -- Compiling module top
# ** Error: (vlog-13069) top.sv(8): near "initial": syntax error, unexpected initial, expecting class.
# 
# End time: 14:08:54 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/questasim64_10.4e/win64/vlog failed.
# Error in macro ./run.do line 3
# C:/questasim64_10.4e/win64/vlog failed.
#     while executing
# "vlog ram_dut.sv testbench.sv top.sv +acc "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 14:12:32 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv top.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling program testbench
# -- Compiling module top
# ** Error: (vlog-13069) top.sv(8): near "initial": syntax error, unexpected initial, expecting class.
# 
# End time: 14:12:32 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.4e/win64/vlog failed.
# Error in macro ./run.do line 3
# C:/questasim64_10.4e/win64/vlog failed.
#     while executing
# "vlog ram_dut.sv testbench.sv top.sv +acc "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 14:13:39 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv top.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling program testbench
# ** Error: testbench.sv(17): (vlog-2110) Illegal reference to net "rst".
# 
# ** Error: testbench.sv(19): (vlog-2110) Illegal reference to net "rst".
# 
# ** Error: testbench.sv(24): (vlog-2110) Illegal reference to net "wr".
# 
# ** Error: testbench.sv(25): (vlog-2110) Illegal reference to net "wdata".
# 
# ** Error: testbench.sv(27): (vlog-2110) Illegal reference to net "addr".
# 
# ** Error: testbench.sv(33): (vlog-2110) Illegal reference to net "wr".
# 
# ** Error: testbench.sv(34): (vlog-2110) Illegal reference to net "addr".
# 
# -- Compiling module top
# End time: 14:13:39 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/questasim64_10.4e/win64/vlog failed.
# Error in macro ./run.do line 3
# C:/questasim64_10.4e/win64/vlog failed.
#     while executing
# "vlog ram_dut.sv testbench.sv top.sv +acc "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 14:14:12 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv top.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling program testbench
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:14:12 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:14:12 on Aug 03,2022
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.ram_dut(fast)
# Loading work.testbench(fast)
# ** Error: (vish-4014) No objects found matching '/testbench/clk'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/testbench/rst'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/testbench/wr'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/testbench/addr'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/testbench/wdata'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/testbench/rdata'.
# Executing ONERROR command at macro ./wave.do line 13
# ** Error: (vish-4014) No objects found matching '/testbench/DUT/memory'.
# Executing ONERROR command at macro ./wave.do line 15
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# [Rdata]Rdata=10 at mem address=0
# [Rdata]Rdata=20 at mem address=1
# [Rdata]Rdata=30 at mem address=3
# [Rdata]Rdata=40 at mem address=4
# [Golden Values]Data=10 20 30 40
# [DUT values]Data=10 20 30 40
# *************************
# ******Test Passed********
# Matched=4 Mis_matched=0
# *************************
# ** Note: $finish    : testbench.sv(95)
#    Time: 95 ns  Iteration: 1  Instance: /top/tb_inst
# 1
# Break in Module testbench at testbench.sv line 95
add wave -position insertpoint sim:/top/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/zakirhussain/Desktop/lab/lab5/Lab 5/wave.do}
quit -sim
# End time: 14:15:16 on Aug 03,2022, Elapsed time: 0:01:04
# Errors: 21, Warnings: 0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 14:15:22 on Aug 03,2022
# vlog -reportprogress 300 ram_dut.sv testbench.sv top.sv "+acc" 
# -- Compiling module ram_dut
# -- Compiling program testbench
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:15:22 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:15:22 on Aug 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.ram_dut(fast)
# Loading work.testbench(fast)
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# [Rdata]Rdata=10 at mem address=0
# [Rdata]Rdata=20 at mem address=1
# [Rdata]Rdata=30 at mem address=3
# [Rdata]Rdata=40 at mem address=4
# [Golden Values]Data=10 20 30 40
# [DUT values]Data=10 20 30 40
# *************************
# ******Test Passed********
# Matched=4 Mis_matched=0
# *************************
# ** Note: $finish    : testbench.sv(95)
#    Time: 95 ns  Iteration: 1  Instance: /top/tb_inst
# 1
# Break in Module testbench at testbench.sv line 95
