m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.0
vd_ff
!s110 1615093146
!i10b 1
!s100 D8ifNzmhF<2GOY>K1lIi11
IoI^mZfY4IJcOlhU=OIQkG2
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4/sim
w1615093116
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4/rtl/dff.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4/rtl/dff.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1615093146.000000
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4/rtl/dff.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4/rtl/dff.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vd_ff_tb
!s110 1615093147
!i10b 1
!s100 :H`XcoTJ]Fe@V>ekHgjYM0
INGPb5?c2;GS7Q196jQdSd2
R0
R1
w1615093134
Z6 8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4/tb/dff_tb.v
Z7 FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4/tb/dff_tb.v
L0 1
R2
r1
!s85 0
31
R3
Z8 !s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4/tb/dff_tb.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab4/tb/dff_tb.v|
!i113 1
R4
R5
