
*** Running vivado
    with args -log design_2_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_way_width' by 0 for port or parameter 'cache_way_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_index_width' by 9 for port or parameter 'cache_index_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_offset_width' by 2 for port or parameter 'cache_offset_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_address_width' by 21 for port or parameter 'cache_address_width'
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_m_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cpu_s_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_m_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'uart_m_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'bram_m_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 423.984 ; gain = 49.727
Command: read_checkpoint -auto_incremental -incremental C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_2_wrapper -part xc7z020clg400-1 -directive FewerCarryChains -keep_equivalent_registers -resource_sharing off -no_lc
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3728
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'K_MAX_EP_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:87]
WARNING: [Synth 8-11067] parameter 'K_MAX_SC_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:88]
WARNING: [Synth 8-11067] parameter 'K_MAX_CMD_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:89]
WARNING: [Synth 8-11067] parameter 'K_MAX_LUTRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:90]
WARNING: [Synth 8-11067] parameter 'K_MAX_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:91]
WARNING: [Synth 8-11067] parameter 'K_MIN_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:92]
WARNING: [Synth 8-11067] parameter 'K_MAX_SYNC_RATIO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:93]
WARNING: [Synth 8-11067] parameter 'K_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:94]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:95]
WARNING: [Synth 8-11067] parameter 'K_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:96]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:97]
WARNING: [Synth 8-11067] parameter 'K_AXIS_ARB_TDATA_NUM_BYTES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:98]
WARNING: [Synth 8-11067] parameter 'K_MAX_USER_BITS_PER_BYTE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:99]
WARNING: [Synth 8-11067] parameter 'K_MAX_INFO_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:100]
WARNING: [Synth 8-11067] parameter 'K_MAX_OUTSTANDING_REQ' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:101]
WARNING: [Synth 8-11067] parameter 'K_AXI_SIZE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:102]
WARNING: [Synth 8-11067] parameter 'K_AXI_BURST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:103]
WARNING: [Synth 8-11067] parameter 'K_AXI_RESP_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:104]
WARNING: [Synth 8-11067] parameter 'K_AXI_LAST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:105]
WARNING: [Synth 8-11067] parameter 'K_AXI_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:106]
WARNING: [Synth 8-11067] parameter 'K_AXI_EXCL_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:107]
WARNING: [Synth 8-11067] parameter 'K_AXI_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:108]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:109]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:110]
WARNING: [Synth 8-11067] parameter 'K_AXI_PROT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:111]
WARNING: [Synth 8-11067] parameter 'K_AXI_QOS_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:112]
WARNING: [Synth 8-11067] parameter 'K_AXI_CACHE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:113]
WARNING: [Synth 8-11067] parameter 'K_MAX_ACCEPTANCE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:114]
WARNING: [Synth 8-11067] parameter 'K_MAX_FANOUT' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:115]
WARNING: [Synth 8-11067] parameter 'K_MAX_READ_WATERMARK' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:116]
WARNING: [Synth 8-11067] parameter 'K_MAX_BURST_LENGTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:117]
WARNING: [Synth 8-11067] parameter 'CH_R' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:164]
WARNING: [Synth 8-11067] parameter 'CH_W' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:165]
WARNING: [Synth 8-11067] parameter 'CH_AR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:166]
WARNING: [Synth 8-11067] parameter 'CH_AW' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:167]
WARNING: [Synth 8-11067] parameter 'CH_B' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:168]
WARNING: [Synth 8-11067] parameter 'CLK_DOWN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:170]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC_ALIAS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:171]
WARNING: [Synth 8-11067] parameter 'CLK_ASYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:172]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:173]
WARNING: [Synth 8-11067] parameter 'CLK_UP' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:174]
WARNING: [Synth 8-11067] parameter 'CLKEN_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:176]
WARNING: [Synth 8-11067] parameter 'CLKEN_S' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:177]
WARNING: [Synth 8-11067] parameter 'CLKEN_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:178]
WARNING: [Synth 8-11067] parameter 'CLKEN_S_AND_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:179]
WARNING: [Synth 8-11067] parameter 'ARB_BYPASS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:180]
WARNING: [Synth 8-11067] parameter 'ARB_ROUNDROBIN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:181]
WARNING: [Synth 8-11067] parameter 'ARB_SLAVE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:182]
WARNING: [Synth 8-11067] parameter 'FIFO_LUTRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:183]
WARNING: [Synth 8-11067] parameter 'FIFO_BRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:184]
WARNING: [Synth 8-11067] parameter 'FIFO_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:185]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_MEMORY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:186]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_FG' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:187]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_FIFO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:188]
WARNING: [Synth 8-11067] parameter 'K_T_STRUCT_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:230]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_ADDR_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:232]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_RDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:240]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_WDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:244]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_BRSP_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:247]
WARNING: [Synth 8-11067] parameter 'K_T_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:253]
WARNING: [Synth 8-11067] parameter 'K_T_ADDR_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:256]
WARNING: [Synth 8-11067] parameter 'K_T_DATA_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:259]
WARNING: [Synth 8-11067] parameter 'K_T_BRSP_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:261]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:263]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:265]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:267]
WARNING: [Synth 8-11067] parameter 'K_T_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:270]
WARNING: [Synth 8-11067] parameter 'K_T_SEG_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:304]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:305]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:308]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:310]
WARNING: [Synth 8-11067] parameter 'K_T_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:313]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:341]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:348]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:352]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:357]
WARNING: [Synth 8-11067] parameter 'K_T_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:361]
WARNING: [Synth 8-11067] parameter 'K_MAX_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:362]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:547]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:557]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:561]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:566]
WARNING: [Synth 8-11067] parameter 'K_STATIC_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:574]
WARNING: [Synth 8-11067] parameter 'K_STATIC_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:584]
WARNING: [Synth 8-11067] parameter 'K_STATIC_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:588]
WARNING: [Synth 8-11067] parameter 'K_STATIC_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:593]
WARNING: [Synth 8-11067] parameter 'K_T_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:596]
WARNING: [Synth 8-11067] parameter 'K_MAX_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:597]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_MNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:674]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_SNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:675]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_SCHED_LEN' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:676]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_TKN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:677]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_RTR_ADDR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:678]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_EJECT' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:679]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:680]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:681]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:682]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:683]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:684]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:685]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11014] non-net output port 'upsizer_valid' cannot be initialized at declaration in SystemVerilog mode [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv:2589]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1268.070 ; gain = 411.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'design_2' declared at 'c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:1077' bound to instance 'design_2_i' of component 'design_2' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_2' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:1109]
INFO: [Synth 8-3491] module 'design_2_axi_bram_ctrl_0_0' declared at 'c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/synth/design_2_axi_bram_ctrl_0_0.vhd:59' bound to instance 'axi_bram_ctrl_0' of component 'design_2_axi_bram_ctrl_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:2101]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_bram_ctrl_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/synth/design_2_axi_bram_ctrl_0_0.vhd:108]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/synth/design_2_axi_bram_ctrl_0_0.vhd:263]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-226] default block is never used [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25502]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12168]
INFO: [Synth 8-226] default block is never used [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12207]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-226] default block is never used [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16131]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'design_2_axi_bram_ctrl_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/synth/design_2_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-3491] module 'design_2_axi_full2lite_conver_0_0' declared at 'c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_full2lite_conver_0_0/synth/design_2_axi_full2lite_conver_0_0.vhd:56' bound to instance 'axi_full2lite_conver_0' of component 'design_2_axi_full2lite_conver_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:2148]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_full2lite_conver_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_full2lite_conver_0_0/synth/design_2_axi_full2lite_conver_0_0.vhd:121]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_full2lite_converter' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/axi_full2lite_converter.vhd:6' bound to instance 'U0' of component 'axi_full2lite_converter' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_full2lite_conver_0_0/synth/design_2_axi_full2lite_conver_0_0.vhd:269]
INFO: [Synth 8-638] synthesizing module 'axi_full2lite_converter' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/axi_full2lite_converter.vhd:79]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_full2lite_wr_cntrl' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/axi_full2lite_wr_cntrl.vhd:8' bound to instance 'axi_full2lite_wr_cntrl_inst' of component 'axi_full2lite_wr_cntrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/axi_full2lite_converter.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_full2lite_wr_cntrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/axi_full2lite_wr_cntrl.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'axi_full2lite_wr_cntrl' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/axi_full2lite_wr_cntrl.vhd:51]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_full2lite_rd_cntrl' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/axi_full2lite_rd_cntrl.vhd:8' bound to instance 'axi_full2lite_rd_cntrl_inst' of component 'axi_full2lite_rd_cntrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/axi_full2lite_converter.vhd:205]
INFO: [Synth 8-638] synthesizing module 'axi_full2lite_rd_cntrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/axi_full2lite_rd_cntrl.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'axi_full2lite_rd_cntrl' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/axi_full2lite_rd_cntrl.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'axi_full2lite_converter' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/axi_full2lite_converter.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'design_2_axi_full2lite_conver_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_full2lite_conver_0_0/synth/design_2_axi_full2lite_conver_0_0.vhd:121]
INFO: [Synth 8-3491] module 'design_2_axi_gpio_0_0' declared at 'c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/synth/design_2_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'design_2_axi_gpio_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:2211]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_gpio_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/synth/design_2_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/synth/design_2_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_2_axi_gpio_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/synth/design_2_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_interconnect_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:617]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_F9RV50' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_F9RV50' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1O10UX1' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1O10UX1' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1L7QRZA' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:282]
INFO: [Synth 8-3491] module 'design_2_auto_pc_0' declared at 'c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_auto_pc_0/synth/design_2_auto_pc_0.v:53' bound to instance 'auto_pc' of component 'design_2_auto_pc_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:465]
INFO: [Synth 8-6157] synthesizing module 'design_2_auto_pc_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_auto_pc_0/synth/design_2_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_aw_channel' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_cmd_translator' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_incr_cmd' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_incr_cmd' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wrap_cmd' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wrap_cmd' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_cmd_translator' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-226] default block is never used [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_aw_channel' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_b_channel' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_b_channel' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_ar_channel' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-226] default block is never used [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_ar_channel' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_r_channel' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized1' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_r_channel' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'design_2_auto_pc_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_auto_pc_0/synth/design_2_auto_pc_0.v:53]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1L7QRZA' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:282]
INFO: [Synth 8-3491] module 'design_2_xbar_2' declared at 'c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xbar_2/synth/design_2_xbar_2.v:53' bound to instance 'xbar' of component 'design_2_xbar_2' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:1012]
INFO: [Synth 8-6157] synthesizing module 'design_2_xbar_2' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xbar_2/synth/design_2_xbar_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_crossbar_sasd' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter_sasd' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter_sasd' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_crossbar_sasd' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'design_2_xbar_2' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xbar_2/synth/design_2_xbar_2.v:53]
INFO: [Synth 8-256] done synthesizing module 'design_2_axi_interconnect_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:617]
INFO: [Synth 8-3491] module 'design_2_bram_0_0' declared at 'c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_bram_0_0/synth/design_2_bram_0_0.vhd:56' bound to instance 'bram_0' of component 'design_2_bram_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:2317]
INFO: [Synth 8-638] synthesizing module 'design_2_bram_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_bram_0_0/synth/design_2_bram_0_0.vhd:68]
	Parameter select_app bound to: boot - type: string 
	Parameter address_width bound to: 13 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bram_depth bound to: 8192 - type: integer 
INFO: [Synth 8-3491] module 'bram' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/bram.vhd:10' bound to instance 'U0' of component 'bram' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_bram_0_0/synth/design_2_bram_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'bram' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/bram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'bram' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/bram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'design_2_bram_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_bram_0_0/synth/design_2_bram_0_0.vhd:68]
INFO: [Synth 8-3491] module 'design_2_cpu_0_0' declared at 'c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_cpu_0_0/synth/design_2_cpu_0_0.vhd:56' bound to instance 'cpu_0' of component 'design_2_cpu_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:2327]
INFO: [Synth 8-638] synthesizing module 'design_2_cpu_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_cpu_0_0/synth/design_2_cpu_0_0.vhd:103]
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter cache_enable bound to: True - type: string 
	Parameter cache_way_width bound to: 1 - type: integer 
	Parameter cache_index_width bound to: 6 - type: integer 
	Parameter cache_offset_width bound to: 5 - type: integer 
	Parameter cache_address_width bound to: 32 - type: integer 
	Parameter cache_replace_policy bound to: RR - type: string 
INFO: [Synth 8-3491] module 'cpu' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:8' bound to instance 'U0' of component 'cpu' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_cpu_0_0/synth/design_2_cpu_0_0.vhd:219]
INFO: [Synth 8-638] synthesizing module 'cpu' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:71]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:252]
WARNING: [Synth 8-3919] null assignment ignored
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:253]
WARNING: [Synth 8-3919] null assignment ignored
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:254]
WARNING: [Synth 8-3919] null assignment ignored
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:255]
WARNING: [Synth 8-3919] null assignment ignored
	Parameter memory_type bound to: DUAL_PORT_ - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mlite_cpu' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mlite_cpu.vhd:74' bound to instance 'mlite_cpu_inst' of component 'mlite_cpu' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:291]
INFO: [Synth 8-638] synthesizing module 'mlite_cpu' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mlite_cpu.vhd:96]
INFO: [Synth 8-3491] module 'pc_next' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/pc_next.vhd:16' bound to instance 'u1_pc_next' of component 'pc_next' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mlite_cpu.vhd:185]
INFO: [Synth 8-638] synthesizing module 'pc_next' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/pc_next.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/pc_next.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pc_next' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/pc_next.vhd:29]
INFO: [Synth 8-3491] module 'mem_ctrl' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mem_ctrl.vhd:17' bound to instance 'u2_mem_ctrl' of component 'mem_ctrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mlite_cpu.vhd:197]
INFO: [Synth 8-638] synthesizing module 'mem_ctrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mem_ctrl.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mem_ctrl' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mem_ctrl.vhd:40]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/control.vhd:27' bound to instance 'u3_control' of component 'control' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mlite_cpu.vhd:220]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/control.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/control.vhd:46]
	Parameter memory_type bound to: DUAL_PORT_ - type: string 
INFO: [Synth 8-3491] module 'reg_bank' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/reg_bank.vhd:18' bound to instance 'u4_reg_bank' of component 'reg_bank' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mlite_cpu.vhd:238]
INFO: [Synth 8-638] synthesizing module 'reg_bank' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/reg_bank.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'reg_bank' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/reg_bank.vhd:39]
INFO: [Synth 8-3491] module 'bus_mux' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/bus_mux.vhd:22' bound to instance 'u5_bus_mux' of component 'bus_mux' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mlite_cpu.vhd:252]
INFO: [Synth 8-638] synthesizing module 'bus_mux' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/bus_mux.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/bus_mux.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'bus_mux' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/bus_mux.vhd:43]
	Parameter alu_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/alu.vhd:16' bound to instance 'u6_alu' of component 'alu' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mlite_cpu.vhd:272]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/alu.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/alu.vhd:28]
	Parameter shifter_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'shifter' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/shifter.vhd:17' bound to instance 'u7_shifter' of component 'shifter' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mlite_cpu.vhd:280]
INFO: [Synth 8-638] synthesizing module 'shifter' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/shifter.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'shifter' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/shifter.vhd:25]
	Parameter mult_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'mult' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mult.vhd:45' bound to instance 'u8_mult' of component 'mult' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mlite_cpu.vhd:288]
INFO: [Synth 8-638] synthesizing module 'mult' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mult.vhd:55]
INFO: [Synth 8-3491] module 'ppadder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:6' bound to instance 'partialproductadder' of component 'ppadder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mult.vhd:105]
INFO: [Synth 8-638] synthesizing module 'ppadder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:17]
INFO: [Synth 8-3491] module 'csa' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:125' bound to instance 'CSA1' of component 'csa' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:55]
INFO: [Synth 8-638] synthesizing module 'csa' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:133]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:161]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:153' bound to instance 'UU' of component 'fulladder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'csa' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:133]
INFO: [Synth 8-3491] module 'topadder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:83' bound to instance 'FA' of component 'topadder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:62]
INFO: [Synth 8-638] synthesizing module 'topadder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:90]
INFO: [Synth 8-3491] module 'prefix_adder' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:52' bound to instance 'uut' of component 'prefix_adder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:108]
INFO: [Synth 8-638] synthesizing module 'prefix_adder' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:61]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_0' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:98]
INFO: [Synth 8-638] synthesizing module 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'pg_calculation' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:12]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_1' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:99]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_2' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:100]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_3' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:101]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_4' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:102]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_5' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:103]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_6' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:104]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_7' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:105]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_8' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:106]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_9' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:107]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_10' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:108]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_11' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:109]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_12' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:110]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_13' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:111]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_14' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:112]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G1_15' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:113]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G2_0' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:116]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G2_1' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:117]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G2_2' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:118]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G2_3' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:119]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G2_4' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:120]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G2_5' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:121]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G2_6' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:122]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G2_7' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:123]
INFO: [Synth 8-3491] module 'pg_calculation' declared at 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:5' bound to instance 'G3_0' of component 'pg_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:126]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'carry_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'carry_calculation' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:28]
INFO: [Synth 8-638] synthesizing module 'sum_calculation' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'sum_calculation' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'prefix_adder' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/prefix_adder.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'topadder' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'ppadder' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/ppadder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mult' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mult.vhd:55]
INFO: [Synth 8-638] synthesizing module 'pipeline' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/pipeline.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'pipeline' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/pipeline.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mlite_cpu' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/mlite/mlite_cpu.vhd:96]
	Parameter cpu_addr_width bound to: 32 - type: integer 
	Parameter cpu_data_width bound to: 32 - type: integer 
	Parameter cache_way_width bound to: 1 - type: integer 
	Parameter cache_index_width bound to: 6 - type: integer 
	Parameter cache_offset_width bound to: 5 - type: integer 
	Parameter cache_address_width bound to: 32 - type: integer 
	Parameter cache_replace_policy bound to: RR - type: string 
INFO: [Synth 8-638] synthesizing module 'cache_cntrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cache_cntrl.vhd:45]
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cache_cntrl.vhd:269]
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cache_cntrl.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'cache_cntrl' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cache_cntrl.vhd:45]
	Parameter cpu_addr_width bound to: 32 - type: integer 
	Parameter cpu_data_width bound to: 32 - type: integer 
	Parameter cache_offset_width bound to: 5 - type: integer 
WARNING: [Synth 8-506] null port 'axi_awid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:190]
WARNING: [Synth 8-506] null port 'axi_bid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:209]
INFO: [Synth 8-638] synthesizing module 'cpu_axi_wr_cntrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:58]
WARNING: [Synth 8-506] null port 'axi_awid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:31]
WARNING: [Synth 8-506] null port 'axi_bid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'cpu_axi_wr_cntrl' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:58]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:397]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:416]
	Parameter cpu_addr_width bound to: 32 - type: integer 
	Parameter cpu_data_width bound to: 32 - type: integer 
	Parameter cache_offset_width bound to: 5 - type: integer 
WARNING: [Synth 8-506] null port 'axi_arid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:151]
WARNING: [Synth 8-506] null port 'axi_rid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:164]
INFO: [Synth 8-638] synthesizing module 'cpu_axi_rd_cntrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:53]
WARNING: [Synth 8-506] null port 'axi_arid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:30]
WARNING: [Synth 8-506] null port 'axi_rid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'cpu_axi_rd_cntrl' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:53]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:438]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:451]
INFO: [Synth 8-256] done synthesizing module 'cpu' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_2_cpu_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_cpu_0_0/synth/design_2_cpu_0_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'design_2_crossbar_wrap_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_crossbar_wrap_0_0/synth/design_2_crossbar_wrap_0_0.vhd:219]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter axi_slave_id_width bound to: 0 - type: integer 
	Parameter axi_master_amount bound to: 3 - type: integer 
	Parameter axi_slave_amount bound to: 1 - type: integer 
	Parameter axi_master_base_address bound to: 96'b001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter axi_master_high_address bound to: 96'b001000000000000011111111111111110001000111111111111111111111111100000000000000000001111111111111 
INFO: [Synth 8-638] synthesizing module 'crossbar_wrap' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:183]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:274]
WARNING: [Synth 8-3919] null assignment ignored
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:275]
WARNING: [Synth 8-3919] null assignment ignored
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:276]
WARNING: [Synth 8-3919] null assignment ignored
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:277]
WARNING: [Synth 8-3919] null assignment ignored
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter axi_master_no bound to: 3 - type: integer 
	Parameter axi_slave_id_width bound to: 0 - type: integer 
	Parameter axi_slave_no bound to: 1 - type: integer 
	Parameter axi_master_base_address bound to: 96'b001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter axi_master_high_address bound to: 96'b001000000000000011111111111111110001000111111111111111111111111100000000000000000001111111111111 
WARNING: [Synth 8-506] null port 's_axi_awid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_pack.vhd:31]
WARNING: [Synth 8-506] null port 's_axi_bid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_pack.vhd:48]
WARNING: [Synth 8-506] null port 's_axi_arid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_pack.vhd:52]
WARNING: [Synth 8-506] null port 's_axi_rid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_pack.vhd:64]
INFO: [Synth 8-638] synthesizing module 'crossbar' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:111]
WARNING: [Synth 8-506] null port 's_axi_awid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:30]
WARNING: [Synth 8-506] null port 's_axi_bid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:47]
WARNING: [Synth 8-506] null port 's_axi_arid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:51]
WARNING: [Synth 8-506] null port 's_axi_rid' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:63]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:255]
WARNING: [Synth 8-3919] null assignment ignored
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:256]
WARNING: [Synth 8-3919] null assignment ignored
	Parameter axi_slave_no bound to: 1 - type: integer 
	Parameter axi_master_no bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_axi_wr_cntrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_axi_wr_cntrl.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'crossbar_axi_wr_cntrl' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_axi_wr_cntrl.vhd:31]
	Parameter axi_slave_no bound to: 1 - type: integer 
	Parameter axi_master_no bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_axi_rd_cntrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_axi_rd_cntrl.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'crossbar_axi_rd_cntrl' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_axi_rd_cntrl.vhd:28]
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:341]
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:345]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_base' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'crossbar_base' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 32 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized1' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized1' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 8 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized3' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized3' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 3 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized5' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized5' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 2 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized7' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized7' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized10' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized10' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 3 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized12' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized12' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 32 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
	Parameter width bound to: 0 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'inputs' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:124]
WARNING: [Synth 8-506] null port 'outputs' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:126]
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized14' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
WARNING: [Synth 8-506] null port 'inputs' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:11]
WARNING: [Synth 8-506] null port 'outputs' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:13]
WARNING: [Synth 8-5639] ignoring null variable initialization [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized14' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:507]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:507]
	Parameter width bound to: 2 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized16' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized16' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
	Parameter width bound to: 0 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'inputs' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:124]
WARNING: [Synth 8-506] null port 'outputs' ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:126]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:557]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:557]
	Parameter width bound to: 32 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized18' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized18' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 2 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'crossbar' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar.vhd:111]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:469]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:486]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:490]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:502]
INFO: [Synth 8-256] done synthesizing module 'crossbar_wrap' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'design_2_crossbar_wrap_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_crossbar_wrap_0_0/synth/design_2_crossbar_wrap_0_0.vhd:219]
INFO: [Synth 8-638] synthesizing module 'design_2_proc_sys_reset_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/synth/design_2_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_2_proc_sys_reset_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/synth/design_2_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'design_2_processing_system7_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109424]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109424]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
INFO: [Synth 8-6155] done synthesizing module 'design_2_processing_system7_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_2_smartconnect_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/synth/design_2_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1S8ISXI' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:783]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_one_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_0c5c_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_one_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_0c5c_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_0c5c_psr_aclk_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_0c5c_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_0c5c_psr_aclk_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_0c5c_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_0c5c_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:818]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_0c5c_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:818]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_0c5c_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:818]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_0c5c_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:818]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_0c5c_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:818]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1S8ISXI' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:783]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_8NDKQ5' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:827]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_m00e_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_0c5c_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_m00e_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_0c5c_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_8NDKQ5' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:827]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_m00s2a_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_0c5c_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_m00s2a_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_0c5c_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_s00a2s_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_0c5c_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_s00a2s_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_0c5c_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_17AGKDQ' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:1198]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_s00mmu_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_0c5c_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_s00mmu_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_0c5c_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_s00sic_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_0c5c_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_s00sic_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_0c5c_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_s00tr_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_0c5c_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_s00tr_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_0c5c_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_17AGKDQ' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:1198]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_127TQUS' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:1847]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_sarn_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_0c5c_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_sarn_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_0c5c_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_sawn_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_0c5c_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_sawn_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_0c5c_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_sbn_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_0c5c_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_sbn_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_0c5c_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_srn_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_0c5c_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_srn_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_0c5c_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0c5c_swn_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_0c5c_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c_swn_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_0c5c_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_127TQUS' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:1847]
INFO: [Synth 8-6155] done synthesizing module 'bd_0c5c' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_2_smartconnect_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/synth/design_2_smartconnect_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'design_2_uart_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_uart_0_0/synth/design_2_uart_0_0.vhd:85]
	Parameter log_file bound to: UNUSED - type: string 
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter axi_address_width bound to: 16 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 57100000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart.vhd:49]
WARNING: [Synth 8-614] signal 'aresetn' is read in the process but is not in the sensitivity list [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart.vhd:142]
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 57100000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_core' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'uart_core' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart_core.vhd:22]
	Parameter log_file bound to: UNUSED - type: string 
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter axi_address_width bound to: 16 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_axi_wr_cntrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart_axi_wr_cntrl.vhd:41]
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_fifo' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart_fifo.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'uart_fifo' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart_fifo.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'uart_axi_wr_cntrl' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart_axi_wr_cntrl.vhd:41]
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter axi_address_width bound to: 16 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_axi_rd_cntrl' [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart_axi_rd_cntrl.vhd:32]
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_axi_rd_cntrl' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart_axi_rd_cntrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'uart' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_2_uart_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_uart_0_0/synth/design_2_uart_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.vhd:103]
	Parameter C_INSTANCE bound to: design_2_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_axi_xadc' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_axi_xadc.vhd:235]
	Parameter C_INSTANCE bound to: design_2_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_axi_lite_ipif' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_slave_attachment' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_address_decoder' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized0' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized1' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized1' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized2' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized2' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized3' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized3' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized4' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized4' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized5' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized5' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized6' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized6' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized7' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized7' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized8' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized8' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized9' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized9' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized10' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized10' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized11' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized11' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized12' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized12' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized13' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized13' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized14' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized14' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized15' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized15' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized16' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized16' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized17' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized17' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized18' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized18' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized19' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized19' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized20' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized20' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized21' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized21' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized22' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized22' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized23' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized23' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized24' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized24' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized25' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized25' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_address_decoder' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_slave_attachment' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_axi_lite_ipif' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_xadc_core_drp' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_xadc_core_drp.vhd:186]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0011000000000000 
	Parameter INIT_41 bound to: 16'b0010000110100000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_48 bound to: 16'b0100001000000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_xadc_core_drp.vhd:969]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_xadc_core_drp' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_xadc_core_drp.vhd:186]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_soft_reset' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_soft_reset' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_interrupt_control' [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_interrupt_control' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_axi_xadc' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_axi_xadc.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'design_2' (0#1) [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/synth/design_2.vhd:1109]
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (0#1) [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25596]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15506]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19903]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-6014] Unused sequential element axi_finished_read_reg was removed.  [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cache_cntrl.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element axi_finished_write_reg was removed.  [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cache_cntrl.vhd:168]
WARNING: [Synth 8-3848] Net axi_awid in module/entity cpu does not have driver. [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:26]
WARNING: [Synth 8-3848] Net axi_arid in module/entity cpu does not have driver. [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/cpu.vhd:48]
WARNING: [Synth 8-3848] Net s_axi_bid in module/entity crossbar_wrap does not have driver. [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:202]
WARNING: [Synth 8-3848] Net s_axi_rid in module/entity crossbar_wrap does not have driver. [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/crossbar_wrap.vhd:218]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1S8ISXI does not have driver. [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/bd_0c5c.v:799]
WARNING: [Synth 8-3848] Net fifo_level in module/entity uart_axi_wr_cntrl does not have driver. [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart_axi_wr_cntrl.vhd:37]
WARNING: [Synth 8-3848] Net in_fifo in module/entity uart does not have driver. [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart.vhd:124]
WARNING: [Synth 8-3848] Net in_fifo_valid in module/entity uart does not have driver. [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/rtl/platform/uart.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element convst_reg_input_reg was removed.  [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_xadc_core_drp.vhd:498]
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[1] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[2] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[3] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[0] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[1] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[2] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[3] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[4] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[5] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[6] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[9] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[11] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[12] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[13] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[14] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_RdCE[15] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[0] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[1] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[2] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[3] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[4] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[5] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[6] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[9] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[11] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[12] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[13] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[14] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_WrCE[15] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port IPIF_Reg_Interrupts[0] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port IPIF_Reg_Interrupts[1] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port IPIF_Lvl_Interrupts[0] in module design_2_xadc_wiz_0_0_interrupt_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[0] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[15] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[16] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[17] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[18] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[19] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[20] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[21] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[22] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[23] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[24] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[25] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[26] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[27] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[0] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[1] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[2] in module design_2_xadc_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[0] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[5] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[6] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[7] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[0] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[5] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[6] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[7] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Addr[0] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Addr[1] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Addr[9] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Addr[10] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[0] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module design_2_xadc_wiz_0_0_xadc_core_drp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1765.043 ; gain = 908.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1765.043 ; gain = 908.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1765.043 ; gain = 908.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1785.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0_board.xdc] for cell 'design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0_board.xdc] for cell 'design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0.xdc] for cell 'design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0.xdc] for cell 'design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.xdc] for cell 'design_2_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.xdc] for cell 'design_2_i/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1958.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  FDR => FDRE: 31 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1958.625 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1958.625 ; gain = 1102.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1958.625 ; gain = 1102.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/processing_system7_0/inst. (constraint file  C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/proc_sys_reset_0/U0. (constraint file  C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/xadc_wiz_0/U0. (constraint file  C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_gpio_0/U0. (constraint file  C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/crossbar_wrap_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_full2lite_conver_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/xadc_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/bram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/uart_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/cpu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1958.625 ; gain = 1102.152
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
WARNING: [Synth 8-7032] RAM "tag_rows_reg" have possible Byte Write pattern, however the data width (42) is not multiple of supported byte widths of 8 or 9 .
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cpu_axi_wr_cntrl'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_11_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'uart_tx_state_reg' in module 'uart_core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_axi_wr_cntrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_2_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_wait |                              001 |                               00
             state_write |                              010 |                               01
          state_response |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cpu_axi_wr_cntrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_11_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       tx_send_start_bit |                              001 |                               00
            tx_send_data |                              010 |                               01
        tx_send_stop_bit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_tx_state_reg' using encoding 'one-hot' in module 'uart_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_wait |                              001 |                               00
             state_write |                              010 |                               01
          state_response |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_axi_wr_cntrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_2_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1958.625 ; gain = 1102.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 10    
	   2 Input   24 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 17    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 7     
	   3 Input    6 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 32    
	   2 Input    5 Bit       Adders := 26    
	   3 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 48    
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 13    
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 9     
	   3 Input    2 Bit       Adders := 2     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 340   
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	             2178 Bit    Registers := 10    
	              512 Bit    Registers := 2     
	              156 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 6     
	               47 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 33    
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 48    
	                3 Bit    Registers := 58    
	                2 Bit    Registers := 92    
	                1 Bit    Registers := 568   
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
	              32K Bit	(64 X 512 bit)          RAMs := 1     
	               2K Bit	(64 X 42 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 2     
	              256 Bit	(8 X 32 bit)          RAMs := 2     
	               64 Bit	(8 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 6     
	  10 Input  512 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 11    
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   47 Bit        Muxes := 3     
	   2 Input   42 Bit        Muxes := 4     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 87    
	   4 Input   32 Bit        Muxes := 10    
	   7 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 10    
	   3 Input   30 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   4 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 8     
	   5 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 7     
	  64 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 66    
	   3 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 32    
	  10 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 12    
	  28 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 35    
	  28 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 113   
	  10 Input    4 Bit        Muxes := 1     
	  30 Input    4 Bit        Muxes := 2     
	  28 Input    4 Bit        Muxes := 1     
	  29 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 5     
	  30 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 17    
	  28 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 70    
	   9 Input    3 Bit        Muxes := 15    
	   4 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 480   
	   7 Input    2 Bit        Muxes := 2     
	  28 Input    2 Bit        Muxes := 4     
	  30 Input    2 Bit        Muxes := 2     
	  29 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 483   
	  10 Input    1 Bit        Muxes := 13    
	  30 Input    1 Bit        Muxes := 2     
	  28 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 21    
	   3 Input    1 Bit        Muxes := 54    
	   6 Input    1 Bit        Muxes := 86    
	   4 Input    1 Bit        Muxes := 17    
	  12 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 12    
	   9 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6851] RAM (tag_rows_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (tag_rows_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port P[9] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port P[7] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port P[6] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[31] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[30] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[29] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[28] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[27] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[26] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[25] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[24] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[23] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[22] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[21] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[20] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[19] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[18] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[17] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[16] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[15] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[14] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[13] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[12] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[11] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[10] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[9] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[2] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[1] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O1[0] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O2[2] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O2[1] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O2[0] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[31] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[30] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[29] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[28] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[27] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[26] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[25] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[24] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[23] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[22] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[21] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[20] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[19] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[18] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[17] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[16] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[15] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[14] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[13] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[12] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[11] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[10] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[9] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[2] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[1] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O3[0] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O4[2] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O4[1] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O4[0] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O5[2] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O5[1] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O5[0] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O6[2] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O6[1] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O6[0] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O7[2] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O7[1] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O7[0] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O8[2] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O8[1] driven by constant 0
WARNING: [Synth 8-3917] design cache_cntrl__GB0 has port O8[0] driven by constant 0
INFO: [Synth 8-5546] ROM "alu_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "c_alu0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_alu0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awlen[7] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awlen[6] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awlen[5] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awlen[4] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awlen[3] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awsize[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awsize[1] driven by constant 1
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awsize[0] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awburst[1] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awburst[0] driven by constant 1
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awlock driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awcache[3] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awcache[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awcache[1] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awcache[0] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awqos[3] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awqos[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu__GC0 has port axi_awqos[1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/w_fill_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[100] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '47' to '16' bits. [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:4502]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '33' to '2' bits. [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:4502]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "GEN_UA_NARROW.I_UA_NARROW/bytes_per_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_NO_RD_CMD_OPT.GEN_UA_NARROW.I_UA_NARROW/bytes_per_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-6014] Unused sequential element U0/uart_axi_rd_cntrl_inst/uart_fifo_inst/fifo_memory_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module design_2_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module design_2_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module design_2_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module design_2_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module design_2_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:29 . Memory (MB): peak = 1958.625 ; gain = 1102.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram_0      | U0/bram_buff_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                           | RTL Object                                               | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+----------------+
|cache_cntrl__GB0                                                                                                                                                      | block_rows_reg                                           | Implied        | 64 x 512             | RAM64M x 342   | 
|design_2_i/cpu_0                                                                                                                                                      | tag_rows_reg                                             | Implied        | 64 x 42              | RAM64X1S x 42  | 
|mlite_cpu_inst/u4_reg_bank                                                                                                                                            | dual_port_mem.ram_proc2.dual_port_ram1_reg               | Implied        | 32 x 32              | RAM32M x 6     | 
|mlite_cpu_inst/u4_reg_bank                                                                                                                                            | dual_port_mem.ram_proc2.dual_port_ram2_reg               | Implied        | 32 x 32              | RAM32M x 6     | 
|cpu__GC0                                                                                                                                                              | cpu_axi_wr_cntrl_inst/fifo_reg                           | Implied        | 8 x 32               | RAM32M x 6     | 
|cpu__GC0                                                                                                                                                              | cpu_axi_rd_cntrl_inst/fifo_reg                           | Implied        | 8 x 32               | RAM32M x 6     | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 156             | RAM32M x 26    | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 156             | RAM32M x 26    | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 23              | RAM32M x 4     | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 69              | RAM32M x 12    | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 70              | RAM32M x 12    | 
|uart_0                                                                                                                                                                | U0/uart_axi_wr_cntrl_inst/uart_fifo_inst/fifo_memory_reg | Implied        | 8 x 8                | RAM32M x 2     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:02:37 . Memory (MB): peak = 1958.625 ; gain = 1102.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-6208.0/oG. 310.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:35 ; elapsed = 00:04:21 . Memory (MB): peak = 2088.309 ; gain = 1231.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram_0      | U0/bram_buff_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                           | RTL Object                                               | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+----------------+
|cache_cntrl__GB0                                                                                                                                                      | block_rows_reg                                           | Implied        | 64 x 512             | RAM64M x 342   | 
|mlite_cpu_inst/u4_reg_bank                                                                                                                                            | dual_port_mem.ram_proc2.dual_port_ram1_reg               | Implied        | 32 x 32              | RAM32M x 6     | 
|mlite_cpu_inst/u4_reg_bank                                                                                                                                            | dual_port_mem.ram_proc2.dual_port_ram2_reg               | Implied        | 32 x 32              | RAM32M x 6     | 
|design_2_i/cpu_0                                                                                                                                                      | tag_rows_reg                                             | Implied        | 64 x 42              | RAM64X1S x 42  | 
|cpu__GC0                                                                                                                                                              | cpu_axi_wr_cntrl_inst/fifo_reg                           | Implied        | 8 x 32               | RAM32M x 6     | 
|cpu__GC0                                                                                                                                                              | cpu_axi_rd_cntrl_inst/fifo_reg                           | Implied        | 8 x 32               | RAM32M x 6     | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 156             | RAM32M x 26    | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 156             | RAM32M x 26    | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 23              | RAM32M x 4     | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 69              | RAM32M x 12    | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 70              | RAM32M x 12    | 
|uart_0                                                                                                                                                                | U0/uart_axi_wr_cntrl_inst/uart_fifo_inst/fifo_memory_reg | Implied        | 8 x 8                | RAM32M x 2     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_2_i/i_0/bram_0/U0/bram_buff_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_2_i/i_0/bram_0/U0/bram_buff_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:40 ; elapsed = 00:04:38 . Memory (MB): peak = 2088.309 ; gain = 1231.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_2_i/bram_0/U0/bram_buff_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_2_i/bram_0/U0/bram_buff_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:48 ; elapsed = 00:04:46 . Memory (MB): peak = 2088.309 ; gain = 1231.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:48 ; elapsed = 00:04:46 . Memory (MB): peak = 2088.309 ; gain = 1231.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:48 ; elapsed = 00:04:47 . Memory (MB): peak = 2088.309 ; gain = 1231.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:48 ; elapsed = 00:04:47 . Memory (MB): peak = 2088.309 ; gain = 1231.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:49 ; elapsed = 00:04:47 . Memory (MB): peak = 2088.309 ; gain = 1231.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:49 ; elapsed = 00:04:47 . Memory (MB): peak = 2088.309 ; gain = 1231.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_2_cpu_0_0 | U0/gen_cache.cache_cntrl_inst/generate_replace_policy_RR.lfsr_reg[5] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |    61|
|4     |LUT1     |   169|
|5     |LUT2     |   773|
|6     |LUT3     |  1458|
|7     |LUT4     |   787|
|8     |LUT5     |  1649|
|9     |LUT6     |  3344|
|10    |MUXF7    |   158|
|11    |MUXF8    |    43|
|12    |PS7      |     1|
|13    |RAM32M   |    59|
|14    |RAM32X1D |    10|
|15    |RAM64M   |   342|
|16    |RAM64X1S |    42|
|17    |RAMB36E1 |     2|
|19    |SRL16    |     2|
|20    |SRL16E   |    91|
|21    |SRLC32E  |   115|
|22    |XADC     |     1|
|23    |FDCE     |   500|
|24    |FDR      |     8|
|25    |FDRE     |  3355|
|26    |FDSE     |   157|
|27    |OBUF     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:49 ; elapsed = 00:04:47 . Memory (MB): peak = 2088.309 ; gain = 1231.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 344 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:54 ; elapsed = 00:04:25 . Memory (MB): peak = 2088.309 ; gain = 1038.254
Synthesis Optimization Complete : Time (s): cpu = 00:03:49 ; elapsed = 00:04:48 . Memory (MB): peak = 2088.309 ; gain = 1231.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.503 . Memory (MB): peak = 2088.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 728 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2088.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 463 instances were transformed.
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 59 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64M => RAM64M (RAMD64E(x4)): 342 instances
  RAM64X1S => RAM64X1S (RAMS64E): 42 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete, checksum: 9030adc2
INFO: [Common 17-83] Releasing license: Synthesis
812 Infos, 425 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:58 ; elapsed = 00:05:00 . Memory (MB): peak = 2088.309 ; gain = 1643.684
INFO: [Common 17-1381] The checkpoint 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/design_2_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2088.309 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 18:30:12 2023...
