{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640090632862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640090632868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 14:43:52 2021 " "Processing started: Tue Dec 21 14:43:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640090632868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090632868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090632868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640090633420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640090633420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project1-Behavioral " "Found design unit 1: project1-Behavioral" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640090642848 ""} { "Info" "ISGN_ENTITY_NAME" "1 project1 " "Found entity 1: project1" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640090642848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090642848 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl2.vhd " "Can't analyze file -- file Vhdl2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1640090642854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project1 " "Elaborating entity \"project1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640090643166 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld project1.vhd(68) " "VHDL Process Statement warning at project1.vhd(68): inferring latch(es) for signal or variable \"ld\", which holds its previous value in one or more paths through the process" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640090643263 "|project1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD1 project1.vhd(68) " "VHDL Process Statement warning at project1.vhd(68): inferring latch(es) for signal or variable \"BCD1\", which holds its previous value in one or more paths through the process" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640090643263 "|project1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCD project1.vhd(68) " "VHDL Process Statement warning at project1.vhd(68): inferring latch(es) for signal or variable \"BCD\", which holds its previous value in one or more paths through the process" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640090643263 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[0\] project1.vhd(68) " "Inferred latch for \"BCD\[0\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643263 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[1\] project1.vhd(68) " "Inferred latch for \"BCD\[1\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643263 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[2\] project1.vhd(68) " "Inferred latch for \"BCD\[2\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643263 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[3\] project1.vhd(68) " "Inferred latch for \"BCD\[3\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643263 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[4\] project1.vhd(68) " "Inferred latch for \"BCD\[4\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643263 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[5\] project1.vhd(68) " "Inferred latch for \"BCD\[5\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643263 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[6\] project1.vhd(68) " "Inferred latch for \"BCD\[6\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643263 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[0\] project1.vhd(68) " "Inferred latch for \"BCD1\[0\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643263 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[1\] project1.vhd(68) " "Inferred latch for \"BCD1\[1\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643264 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[2\] project1.vhd(68) " "Inferred latch for \"BCD1\[2\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643264 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[3\] project1.vhd(68) " "Inferred latch for \"BCD1\[3\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643264 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[4\] project1.vhd(68) " "Inferred latch for \"BCD1\[4\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643264 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[5\] project1.vhd(68) " "Inferred latch for \"BCD1\[5\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643264 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD1\[6\] project1.vhd(68) " "Inferred latch for \"BCD1\[6\]\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643264 "|project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld project1.vhd(68) " "Inferred latch for \"ld\" at project1.vhd(68)" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090643264 "|project1"}
{ "Warning" "WSGN_SEARCH_FILE" "servo.vhd 2 1 " "Using design file servo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-rtl " "Found design unit 1: servo-rtl" {  } { { "servo.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/servo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640090643309 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "servo.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/servo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640090643309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640090643309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo servo:sel " "Elaborating entity \"servo\" for hierarchy \"servo:sel\"" {  } { { "project1.vhd" "sel" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640090643309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[0\]\$latch " "Latch BCD\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[1\] " "Ports D and ENA on the latch are fed by the same signal n2\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644425 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[1\]\$latch " "Latch BCD\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[2\] " "Ports D and ENA on the latch are fed by the same signal n2\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[2\]\$latch " "Latch BCD\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[2\] " "Ports D and ENA on the latch are fed by the same signal n2\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[3\]\$latch " "Latch BCD\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[1\] " "Ports D and ENA on the latch are fed by the same signal n2\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[4\]\$latch " "Latch BCD\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[2\] " "Ports D and ENA on the latch are fed by the same signal n2\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[5\]\$latch " "Latch BCD\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[1\] " "Ports D and ENA on the latch are fed by the same signal n2\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD\[6\]\$latch " "Latch BCD\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[1\] " "Ports D and ENA on the latch are fed by the same signal n2\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[0\]\$latch " "Latch BCD1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[1\] " "Ports D and ENA on the latch are fed by the same signal n1\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[1\]\$latch " "Latch BCD1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[2\] " "Ports D and ENA on the latch are fed by the same signal n1\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[2\]\$latch " "Latch BCD1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[2\] " "Ports D and ENA on the latch are fed by the same signal n1\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[3\]\$latch " "Latch BCD1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[1\] " "Ports D and ENA on the latch are fed by the same signal n1\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[4\]\$latch " "Latch BCD1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[2\] " "Ports D and ENA on the latch are fed by the same signal n1\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[5\]\$latch " "Latch BCD1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[1\] " "Ports D and ENA on the latch are fed by the same signal n1\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644426 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BCD1\[6\]\$latch " "Latch BCD1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n1\[1\] " "Ports D and ENA on the latch are fed by the same signal n1\[1\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644427 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld " "Latch ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA n2\[4\] " "Ports D and ENA on the latch are fed by the same signal n2\[4\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640090644427 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640090644427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640090644746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640090645661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640090645661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640090645879 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640090645879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640090645879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640090645879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640090645902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 14:44:05 2021 " "Processing ended: Tue Dec 21 14:44:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640090645902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640090645902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640090645902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640090645902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1640090648058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640090648065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 14:44:07 2021 " "Processing started: Tue Dec 21 14:44:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640090648065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640090648065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project1 -c project1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640090648065 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1640090648204 ""}
{ "Info" "0" "" "Project  = project1" {  } {  } 0 0 "Project  = project1" 0 0 "Fitter" 0 0 1640090648205 ""}
{ "Info" "0" "" "Revision = project1" {  } {  } 0 0 "Revision = project1" 0 0 "Fitter" 0 0 1640090648205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640090648285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640090648285 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"project1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640090648294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640090648332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640090648332 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640090648530 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640090648538 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640090648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640090648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640090648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640090648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640090648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640090648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640090648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640090648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640090648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640090648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640090648863 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640090648863 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640090648866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640090648866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640090648866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640090648866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640090648866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640090648866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640090648866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640090648866 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640090648866 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640090648867 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640090648867 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640090648867 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640090648867 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640090648868 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1640090649946 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project1.sdc " "Synopsys Design Constraints File file not found: 'project1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640090649946 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1640090649947 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1640090649950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1640090649970 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1640090649976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640090650139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n1\[3\] " "Destination node n1\[3\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640090650139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n2\[2\] " "Destination node n2\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640090650139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n2\[3\] " "Destination node n2\[3\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640090650139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n2\[4\] " "Destination node n2\[4\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640090650139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n1\[2\] " "Destination node n1\[2\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640090650139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n1\[4\] " "Destination node n1\[4\]" {  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640090650139 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640090650139 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640090650139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux15~0  " "Automatically promoted node Mux15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640090650139 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 127 -1 0 } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640090650139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux7~0  " "Automatically promoted node Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640090650139 ""}  } { { "project1.vhd" "" { Text "E:/folder/Semester 5/Degital System Design/Project/project1/project1.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640090650139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640090650554 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640090650555 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640090650555 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640090650556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640090650556 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640090650556 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640090650557 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640090650557 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640090650594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1640090650594 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640090650594 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640090650719 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640090650722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640090652495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640090652838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640090652890 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640090654692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640090654692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640090655204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "E:/folder/Semester 5/Degital System Design/Project/project1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640090656809 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640090656809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640090657979 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640090657979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640090657981 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640090658251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640090658258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640090658614 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640090658614 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640090659115 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640090659683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/folder/Semester 5/Degital System Design/Project/project1/output_files/project1.fit.smsg " "Generated suppressed messages file E:/folder/Semester 5/Degital System Design/Project/project1/output_files/project1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640090659957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5639 " "Peak virtual memory: 5639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640090660388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 14:44:20 2021 " "Processing ended: Tue Dec 21 14:44:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640090660388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640090660388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640090660388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640090660388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640090662287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640090662294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 14:44:22 2021 " "Processing started: Tue Dec 21 14:44:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640090662294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640090662294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project1 -c project1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640090662294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1640090662595 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1640090664210 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640090664328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640090665150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 14:44:25 2021 " "Processing ended: Tue Dec 21 14:44:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640090665150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640090665150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640090665150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640090665150 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1640090665839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640090667218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640090667224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 14:44:26 2021 " "Processing started: Tue Dec 21 14:44:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640090667224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1640090667224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project1 -c project1 " "Command: quartus_sta project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1640090667224 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1640090667398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1640090667761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1640090667761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090667800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090667800 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1640090668017 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project1.sdc " "Synopsys Design Constraints File file not found: 'project1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1640090668106 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090668106 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640090668107 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name n2\[1\] n2\[1\] " "create_clock -period 1.000 -name n2\[1\] n2\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640090668107 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name n1\[1\] n1\[1\] " "create_clock -period 1.000 -name n1\[1\] n1\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640090668107 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640090668107 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1640090668109 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640090668109 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1640090668110 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1640090668119 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1640090668158 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640090668161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.138 " "Worst-case setup slack is -5.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.138            -213.693 clk  " "   -5.138            -213.693 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.885             -34.035 n2\[1\]  " "   -4.885             -34.035 n2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.669             -17.299 n1\[1\]  " "   -2.669             -17.299 n1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090668163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk  " "    0.347               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 n2\[1\]  " "    0.852               0.000 n2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.464               0.000 n1\[1\]  " "    1.464               0.000 n1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090668167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640090668173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640090668175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -125.061 clk  " "   -3.000            -125.061 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 n1\[1\]  " "    0.362               0.000 n1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 n2\[1\]  " "    0.371               0.000 n2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090668179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090668179 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640090668190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1640090668212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1640090668766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640090668970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640090668987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.706 " "Worst-case setup slack is -4.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.706            -188.910 clk  " "   -4.706            -188.910 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.367             -31.008 n2\[1\]  " "   -4.367             -31.008 n2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.364             -15.270 n1\[1\]  " "   -2.364             -15.270 n1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090669003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769               0.000 n2\[1\]  " "    0.769               0.000 n2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.347               0.000 n1\[1\]  " "    1.347               0.000 n1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090669008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640090669012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640090669016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -125.061 clk  " "   -3.000            -125.061 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 n2\[1\]  " "    0.396               0.000 n2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 n1\[1\]  " "    0.437               0.000 n1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090669020 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640090669031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640090669179 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640090669181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.788 " "Worst-case setup slack is -1.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.788             -43.964 clk  " "   -1.788             -43.964 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769             -11.439 n2\[1\]  " "   -1.769             -11.439 n2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.161              -6.771 n1\[1\]  " "   -1.161              -6.771 n1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090669183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.019 " "Worst-case hold slack is 0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 clk  " "    0.019               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 n2\[1\]  " "    0.396               0.000 n2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 n1\[1\]  " "    0.575               0.000 n1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090669187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640090669201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640090669204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.653 clk  " "   -3.000             -92.653 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 n1\[1\]  " "    0.307               0.000 n1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 n2\[1\]  " "    0.362               0.000 n2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640090669210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640090669210 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640090669892 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640090669892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640090669932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 14:44:29 2021 " "Processing ended: Tue Dec 21 14:44:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640090669932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640090669932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640090669932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640090669932 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640090670566 ""}
