From dd0296443b0d8d613b55142de68f0db554a4f1a2 Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Thu, 7 Nov 2013 13:55:23 -0800
Subject: [PATCH 323/518] MIPS perf: OCTEON: Handle PMU pmu_enable/pmu_diable
 notifications.

Source: Cavium Networks, Inc.
MR: 00000
Type: Integration
Disposition: Merged from Octeon Tree
ChangeID: 8a778e2e1e177da2c3ebc2c7f3b59c84cae5e18c
Description:

Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Corey Minyard <cminyard@mvista.com>
[Original patch taken from Cavium SDK 3.1.1 525]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/mips/cavium-octeon/setup.c | 40 ++++++++++++++++++++++++++++++++++++++++
 1 file changed, 40 insertions(+)

diff --git a/arch/mips/cavium-octeon/setup.c b/arch/mips/cavium-octeon/setup.c
index 5bb691d..ef74dae 100644
--- a/arch/mips/cavium-octeon/setup.c
+++ b/arch/mips/cavium-octeon/setup.c
@@ -37,6 +37,7 @@
 #include <asm/bootinfo.h>
 #include <asm/sections.h>
 #include <asm/time.h>
+#include <asm/perf_event.h>
 
 #include <asm/octeon/octeon.h>
 #include <asm/octeon/octeon-boot-info.h>
@@ -874,6 +875,45 @@ static int __init octeon_l2_cache_lock(void)
 late_initcall(octeon_l2_cache_lock);
 #endif
 
+#ifdef CONFIG_HW_PERF_EVENTS
+static int octeon_mipspmu_notifier(struct notifier_block *nb,
+				   unsigned long action, void *data)
+{
+	u64 cvmctl;
+	switch (action) {
+	case MIPSPMU_ENABLE:
+		cvmctl = read_c0_cvmctl();
+		/*
+		 * Set CvmCtl[DCICLK,DISCE] for more accurate profiling at
+		 * the expense of power consumption.
+		 */
+		cvmctl |= ((1ull << 15) | (1ull << 17));
+		write_c0_cvmctl(cvmctl);
+		break;
+	case MIPSPMU_DISABLE:
+		cvmctl = read_c0_cvmctl();
+		/*
+		 * Clear CvmCtl[DCICLK,DISCE] for lower power consumption.
+		 */
+		cvmctl &= ~((1ull << 15) | (1ull << 17));
+		write_c0_cvmctl(cvmctl);
+		break;
+	default:
+		break;
+	}
+	return NOTIFY_OK;
+}
+static struct notifier_block octeon_mipspmu_nb = {
+	.notifier_call = octeon_mipspmu_notifier
+};
+
+static int __init octeon_setup_mipspmu_notifiers(void)
+{
+	return mipspmu_notifier_register(&octeon_mipspmu_nb);
+}
+late_initcall(octeon_setup_mipspmu_notifiers);
+#endif
+
 /* Exclude a single page from the regions obtained in plat_mem_setup. */
 static __init void memory_exclude_page(u64 addr, u64 *mem, u64 *size)
 {
-- 
1.9.1

