-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity unet_pvm_top_forward_21_Pipeline_VITIS_LOOP_32_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_vec_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_vec_ce0 : OUT STD_LOGIC;
    in_vec_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    sum_sq_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    sum_sq_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of unet_pvm_top_forward_21_Pipeline_VITIS_LOOP_32_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln32_fu_133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln32_reg_468 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_fu_160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_472 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_472_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln35_fu_175_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln35_reg_483 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_456_reg_488 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln32_fu_145_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sum_sq_fu_92 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal sum_sq_3_fu_424_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal d_fu_96 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln32_fu_139_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_d_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal in_vec_ce0_local : STD_LOGIC;
    signal tmp_fu_150_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln35_fu_175_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln35_fu_171_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln35_fu_175_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln7_fu_192_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln35_1_fu_200_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln35_fu_204_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal sum_sq_1_fu_217_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln35_fu_235_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sum_sq_4_fu_238_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_458_fu_244_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_457_fu_227_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_272_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_330_fu_288_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln35_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_2_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_3_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_459_fu_264_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_1_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_1_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_1_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_fu_310_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_2_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_455_fu_209_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln35_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_3_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_1_fu_330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_2_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_4_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln35_2_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_4_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_5_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_3_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln35_1_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_6_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_5_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_sq_3_fu_424_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sum_sq_3_fu_424_p7 : STD_LOGIC_VECTOR (17 downto 0);
    signal sum_sq_3_fu_424_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal sum_sq_3_fu_424_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sum_sq_3_fu_424_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sum_sq_3_fu_424_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component unet_pvm_top_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component unet_pvm_top_sparsemux_7_2_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        def : IN STD_LOGIC_VECTOR (17 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_18s_18s_36_1_1_U634 : component unet_pvm_top_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln35_fu_175_p0,
        din1 => mul_ln35_fu_175_p1,
        dout => mul_ln35_fu_175_p2);

    sparsemux_7_2_18_1_1_U635 : component unet_pvm_top_sparsemux_7_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "00",
        din2_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => sum_sq_3_fu_424_p2,
        din1 => sum_sq_fu_92,
        din2 => sum_sq_4_fu_238_p2,
        def => sum_sq_3_fu_424_p7,
        sel => sum_sq_3_fu_424_p8,
        dout => sum_sq_3_fu_424_p9);

    flow_control_loop_pipe_sequential_init_U : component unet_pvm_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    d_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln32_fu_133_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    d_fu_96 <= add_ln32_fu_139_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    d_fu_96 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    sum_sq_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum_sq_fu_92 <= ap_const_lv18_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    sum_sq_fu_92 <= sum_sq_3_fu_424_p9;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln32_reg_468 <= icmp_ln32_fu_133_p2;
                icmp_ln35_reg_472 <= icmp_ln35_fu_160_p2;
                icmp_ln35_reg_472_pp0_iter1_reg <= icmp_ln35_reg_472;
                mul_ln35_reg_483 <= mul_ln35_fu_175_p2;
                tmp_456_reg_488 <= mul_ln35_fu_175_p2(9 downto 9);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln32_fu_139_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_d_3) + unsigned(ap_const_lv6_1));
    add_ln35_fu_204_p2 <= std_logic_vector(unsigned(mul_ln35_reg_483) + unsigned(sext_ln35_1_fu_200_p1));
    and_ln35_1_fu_324_p2 <= (xor_ln35_1_fu_318_p2 and icmp_ln35_1_fu_282_p2);
    and_ln35_2_fu_338_p2 <= (icmp_ln35_2_fu_298_p2 and and_ln35_fu_258_p2);
    and_ln35_3_fu_362_p2 <= (xor_ln35_3_fu_356_p2 and or_ln35_fu_350_p2);
    and_ln35_4_fu_368_p2 <= (tmp_458_fu_244_p3 and select_ln35_1_fu_330_p3);
    and_ln35_5_fu_386_p2 <= (xor_ln35_4_fu_380_p2 and tmp_455_fu_209_p3);
    and_ln35_6_fu_406_p2 <= (or_ln35_1_fu_392_p2 and icmp_ln35_reg_472_pp0_iter1_reg);
    and_ln35_fu_258_p2 <= (xor_ln35_fu_252_p2 and tmp_457_fu_227_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln32_fu_133_p2)
    begin
        if (((icmp_ln32_fu_133_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_d_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, d_fu_96)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_d_3 <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_d_3 <= d_fu_96;
        end if; 
    end process;

    icmp_ln32_fu_133_p2 <= "1" when (ap_sig_allocacmp_d_3 = ap_const_lv6_20) else "0";
    icmp_ln35_1_fu_282_p2 <= "1" when (tmp_s_fu_272_p4 = ap_const_lv7_7F) else "0";
    icmp_ln35_2_fu_298_p2 <= "1" when (tmp_330_fu_288_p4 = ap_const_lv8_FF) else "0";
    icmp_ln35_3_fu_304_p2 <= "1" when (tmp_330_fu_288_p4 = ap_const_lv8_0) else "0";
    icmp_ln35_fu_160_p2 <= "1" when (tmp_fu_150_p4 = ap_const_lv3_0) else "0";
    in_vec_address0 <= zext_ln32_fu_145_p1(5 - 1 downto 0);
    in_vec_ce0 <= in_vec_ce0_local;

    in_vec_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_vec_ce0_local <= ap_const_logic_1;
        else 
            in_vec_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln35_fu_175_p0 <= sext_ln35_fu_171_p1(18 - 1 downto 0);
    mul_ln35_fu_175_p1 <= sext_ln35_fu_171_p1(18 - 1 downto 0);
    or_ln35_1_fu_392_p2 <= (and_ln35_5_fu_386_p2 or and_ln35_3_fu_362_p2);
    or_ln35_2_fu_374_p2 <= (and_ln35_4_fu_368_p2 or and_ln35_2_fu_338_p2);
    or_ln35_fu_350_p2 <= (xor_ln35_2_fu_344_p2 or tmp_458_fu_244_p3);
    select_ln35_1_fu_330_p3 <= 
        and_ln35_1_fu_324_p2 when (and_ln35_fu_258_p2(0) = '1') else 
        icmp_ln35_2_fu_298_p2;
    select_ln35_fu_310_p3 <= 
        icmp_ln35_2_fu_298_p2 when (and_ln35_fu_258_p2(0) = '1') else 
        icmp_ln35_3_fu_304_p2;
        sext_ln35_1_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln7_fu_192_p3),36));

        sext_ln35_fu_171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in_vec_q0),36));

    shl_ln7_fu_192_p3 <= (sum_sq_fu_92 & ap_const_lv10_0);
    sum_sq_1_fu_217_p4 <= add_ln35_fu_204_p2(27 downto 10);
    sum_sq_3_fu_424_p2 <= 
        ap_const_lv18_1FFFF when (and_ln35_3_fu_362_p2(0) = '1') else 
        ap_const_lv18_20000;
    sum_sq_3_fu_424_p7 <= "XXXXXXXXXXXXXXXXXX";
    sum_sq_3_fu_424_p8 <= (and_ln35_6_fu_406_p2 & xor_ln35_5_fu_411_p2);
    sum_sq_4_fu_238_p2 <= std_logic_vector(unsigned(sum_sq_1_fu_217_p4) + unsigned(zext_ln35_fu_235_p1));
    sum_sq_out <= sum_sq_fu_92;

    sum_sq_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln32_reg_468, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln32_reg_468 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sum_sq_out_ap_vld <= ap_const_logic_1;
        else 
            sum_sq_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_330_fu_288_p4 <= add_ln35_fu_204_p2(35 downto 28);
    tmp_455_fu_209_p3 <= add_ln35_fu_204_p2(35 downto 35);
    tmp_457_fu_227_p3 <= add_ln35_fu_204_p2(27 downto 27);
    tmp_458_fu_244_p3 <= sum_sq_4_fu_238_p2(17 downto 17);
    tmp_459_fu_264_p3 <= add_ln35_fu_204_p2(28 downto 28);
    tmp_fu_150_p4 <= ap_sig_allocacmp_d_3(5 downto 3);
    tmp_s_fu_272_p4 <= add_ln35_fu_204_p2(35 downto 29);
    xor_ln35_1_fu_318_p2 <= (tmp_459_fu_264_p3 xor ap_const_lv1_1);
    xor_ln35_2_fu_344_p2 <= (select_ln35_fu_310_p3 xor ap_const_lv1_1);
    xor_ln35_3_fu_356_p2 <= (tmp_455_fu_209_p3 xor ap_const_lv1_1);
    xor_ln35_4_fu_380_p2 <= (or_ln35_2_fu_374_p2 xor ap_const_lv1_1);
    xor_ln35_5_fu_411_p2 <= (icmp_ln35_reg_472_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln35_fu_252_p2 <= (tmp_458_fu_244_p3 xor ap_const_lv1_1);
    zext_ln32_fu_145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_d_3),64));
    zext_ln35_fu_235_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_456_reg_488),18));
end behav;
