

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Wed Nov 27 00:57:34 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 25/07/2024 GMT
    15                           ; 
    16                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000000                     nvmcon          equ	0
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000F80                     PORTA           equ	3968	;# 
    90   000F81                     PORTB           equ	3969	;# 
    91   000F82                     PORTC           equ	3970	;# 
    92   000F83                     PORTD           equ	3971	;# 
    93   000F84                     PORTE           equ	3972	;# 
    94   000F89                     LATA            equ	3977	;# 
    95   000F8A                     LATB            equ	3978	;# 
    96   000F8B                     LATC            equ	3979	;# 
    97   000F8C                     LATD            equ	3980	;# 
    98   000F8D                     LATE            equ	3981	;# 
    99   000F92                     TRISA           equ	3986	;# 
   100   000F92                     DDRA            equ	3986	;# 
   101   000F93                     TRISB           equ	3987	;# 
   102   000F93                     DDRB            equ	3987	;# 
   103   000F94                     TRISC           equ	3988	;# 
   104   000F94                     DDRC            equ	3988	;# 
   105   000F95                     TRISD           equ	3989	;# 
   106   000F95                     DDRD            equ	3989	;# 
   107   000F96                     TRISE           equ	3990	;# 
   108   000F96                     DDRE            equ	3990	;# 
   109   000F9B                     OSCTUNE         equ	3995	;# 
   110   000F9D                     PIE1            equ	3997	;# 
   111   000F9E                     PIR1            equ	3998	;# 
   112   000F9F                     IPR1            equ	3999	;# 
   113   000FA0                     PIE2            equ	4000	;# 
   114   000FA1                     PIR2            equ	4001	;# 
   115   000FA2                     IPR2            equ	4002	;# 
   116   000FA6                     EECON1          equ	4006	;# 
   117   000FA7                     EECON2          equ	4007	;# 
   118   000FA8                     EEDATA          equ	4008	;# 
   119   000FA9                     EEADR           equ	4009	;# 
   120   000FAB                     RCSTA           equ	4011	;# 
   121   000FAB                     RCSTA1          equ	4011	;# 
   122   000FAC                     TXSTA           equ	4012	;# 
   123   000FAC                     TXSTA1          equ	4012	;# 
   124   000FAD                     TXREG           equ	4013	;# 
   125   000FAD                     TXREG1          equ	4013	;# 
   126   000FAE                     RCREG           equ	4014	;# 
   127   000FAE                     RCREG1          equ	4014	;# 
   128   000FAF                     SPBRG           equ	4015	;# 
   129   000FAF                     SPBRG1          equ	4015	;# 
   130   000FB0                     SPBRGH          equ	4016	;# 
   131   000FB1                     T3CON           equ	4017	;# 
   132   000FB2                     TMR3            equ	4018	;# 
   133   000FB2                     TMR3L           equ	4018	;# 
   134   000FB3                     TMR3H           equ	4019	;# 
   135   000FB4                     CMCON           equ	4020	;# 
   136   000FB5                     CVRCON          equ	4021	;# 
   137   000FB6                     ECCP1AS         equ	4022	;# 
   138   000FB6                     ECCPAS          equ	4022	;# 
   139   000FB7                     PWM1CON         equ	4023	;# 
   140   000FB7                     ECCP1DEL        equ	4023	;# 
   141   000FB8                     BAUDCON         equ	4024	;# 
   142   000FB8                     BAUDCTL         equ	4024	;# 
   143   000FBA                     CCP2CON         equ	4026	;# 
   144   000FBB                     CCPR2           equ	4027	;# 
   145   000FBB                     CCPR2L          equ	4027	;# 
   146   000FBC                     CCPR2H          equ	4028	;# 
   147   000FBD                     CCP1CON         equ	4029	;# 
   148   000FBE                     CCPR1           equ	4030	;# 
   149   000FBE                     CCPR1L          equ	4030	;# 
   150   000FBF                     CCPR1H          equ	4031	;# 
   151   000FC0                     ADCON2          equ	4032	;# 
   152   000FC1                     ADCON1          equ	4033	;# 
   153   000FC2                     ADCON0          equ	4034	;# 
   154   000FC3                     ADRES           equ	4035	;# 
   155   000FC3                     ADRESL          equ	4035	;# 
   156   000FC4                     ADRESH          equ	4036	;# 
   157   000FC5                     SSPCON2         equ	4037	;# 
   158   000FC6                     SSPCON1         equ	4038	;# 
   159   000FC7                     SSPSTAT         equ	4039	;# 
   160   000FC8                     SSPADD          equ	4040	;# 
   161   000FC9                     SSPBUF          equ	4041	;# 
   162   000FCA                     T2CON           equ	4042	;# 
   163   000FCB                     PR2             equ	4043	;# 
   164   000FCB                     MEMCON          equ	4043	;# 
   165   000FCC                     TMR2            equ	4044	;# 
   166   000FCD                     T1CON           equ	4045	;# 
   167   000FCE                     TMR1            equ	4046	;# 
   168   000FCE                     TMR1L           equ	4046	;# 
   169   000FCF                     TMR1H           equ	4047	;# 
   170   000FD0                     RCON            equ	4048	;# 
   171   000FD1                     WDTCON          equ	4049	;# 
   172   000FD2                     HLVDCON         equ	4050	;# 
   173   000FD2                     LVDCON          equ	4050	;# 
   174   000FD3                     OSCCON          equ	4051	;# 
   175   000FD5                     T0CON           equ	4053	;# 
   176   000FD6                     TMR0            equ	4054	;# 
   177   000FD6                     TMR0L           equ	4054	;# 
   178   000FD7                     TMR0H           equ	4055	;# 
   179   000FD8                     STATUS          equ	4056	;# 
   180   000FD9                     FSR2            equ	4057	;# 
   181   000FD9                     FSR2L           equ	4057	;# 
   182   000FDA                     FSR2H           equ	4058	;# 
   183   000FDB                     PLUSW2          equ	4059	;# 
   184   000FDC                     PREINC2         equ	4060	;# 
   185   000FDD                     POSTDEC2        equ	4061	;# 
   186   000FDE                     POSTINC2        equ	4062	;# 
   187   000FDF                     INDF2           equ	4063	;# 
   188   000FE0                     BSR             equ	4064	;# 
   189   000FE1                     FSR1            equ	4065	;# 
   190   000FE1                     FSR1L           equ	4065	;# 
   191   000FE2                     FSR1H           equ	4066	;# 
   192   000FE3                     PLUSW1          equ	4067	;# 
   193   000FE4                     PREINC1         equ	4068	;# 
   194   000FE5                     POSTDEC1        equ	4069	;# 
   195   000FE6                     POSTINC1        equ	4070	;# 
   196   000FE7                     INDF1           equ	4071	;# 
   197   000FE8                     WREG            equ	4072	;# 
   198   000FE9                     FSR0            equ	4073	;# 
   199   000FE9                     FSR0L           equ	4073	;# 
   200   000FEA                     FSR0H           equ	4074	;# 
   201   000FEB                     PLUSW0          equ	4075	;# 
   202   000FEC                     PREINC0         equ	4076	;# 
   203   000FED                     POSTDEC0        equ	4077	;# 
   204   000FEE                     POSTINC0        equ	4078	;# 
   205   000FEF                     INDF0           equ	4079	;# 
   206   000FF0                     INTCON3         equ	4080	;# 
   207   000FF1                     INTCON2         equ	4081	;# 
   208   000FF2                     INTCON          equ	4082	;# 
   209   000FF3                     PROD            equ	4083	;# 
   210   000FF3                     PRODL           equ	4083	;# 
   211   000FF4                     PRODH           equ	4084	;# 
   212   000FF5                     TABLAT          equ	4085	;# 
   213   000FF6                     TBLPTR          equ	4086	;# 
   214   000FF6                     TBLPTRL         equ	4086	;# 
   215   000FF7                     TBLPTRH         equ	4087	;# 
   216   000FF8                     TBLPTRU         equ	4088	;# 
   217   000FF9                     PCLAT           equ	4089	;# 
   218   000FF9                     PC              equ	4089	;# 
   219   000FF9                     PCL             equ	4089	;# 
   220   000FFA                     PCLATH          equ	4090	;# 
   221   000FFB                     PCLATU          equ	4091	;# 
   222   000FFC                     STKPTR          equ	4092	;# 
   223   000FFD                     TOS             equ	4093	;# 
   224   000FFD                     TOSL            equ	4093	;# 
   225   000FFE                     TOSH            equ	4094	;# 
   226   000FFF                     TOSU            equ	4095	;# 
   227   000FBE                     _CCPR1L         set	4030
   228   000FCB                     _PR2            set	4043
   229   000F8B                     _LATC           set	3979
   230   000F94                     _TRISC          set	3988
   231   000FBD                     _CCP1CONbits    set	4029
   232   000FD3                     _OSCCONbits     set	4051
   233   000FCA                     _T2CONbits      set	4042
   234                           
   235                           ; #config settings
   236                           
   237                           	psect	cinit
   238   000638                     __pcinit:
   239                           	callstack 0
   240   000638                     start_initialization:
   241                           	callstack 0
   242   000638                     __initialization:
   243                           	callstack 0
   244   000638                     end_of_initialization:
   245                           	callstack 0
   246   000638                     __end_of__initialization:
   247                           	callstack 0
   248   000638  0100               	movlb	0
   249   00063A  EF01  F003         	goto	_main	;jump to C main() function
   250                           
   251                           	psect	cstackCOMRAM
   252   000000                     __pcstackCOMRAM:
   253                           	callstack 0
   254   000000                     
   255                           ; 1 bytes @ 0x0
   256 ;;
   257 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   258 ;;
   259 ;; *************** function _main *****************
   260 ;; Defined at:
   261 ;;		line 12 in file "test.c"
   262 ;; Parameters:    Size  Location     Type
   263 ;;		None
   264 ;; Auto vars:     Size  Location     Type
   265 ;;		None
   266 ;; Return value:  Size  Location     Type
   267 ;;                  1    wreg      void 
   268 ;; Registers used:
   269 ;;		wreg, status,2
   270 ;; Tracked objects:
   271 ;;		On entry : 0/0
   272 ;;		On exit  : 0/0
   273 ;;		Unchanged: 0/0
   274 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   275 ;;      Params:         0       0       0       0       0       0       0
   276 ;;      Locals:         0       0       0       0       0       0       0
   277 ;;      Temps:          0       0       0       0       0       0       0
   278 ;;      Totals:         0       0       0       0       0       0       0
   279 ;;Total ram usage:        0 bytes
   280 ;; This function calls:
   281 ;;		Nothing
   282 ;; This function is called by:
   283 ;;		Startup code after reset
   284 ;; This function uses a non-reentrant model
   285 ;;
   286                           
   287                           	psect	text0
   288   000602                     __ptext0:
   289                           	callstack 0
   290   000602                     _main:
   291                           	callstack 31
   292   000602                     
   293                           ;test.c: 15:     TRISC = 0;
   294   000602  84CA               	bsf	202,2,c	;volatile
   295   000604                     
   296                           ;test.c: 16:     LATC = 0;
   297   000604  50CA               	movf	202,w,c	;volatile
   298   000606  0BFC               	andlw	-4
   299   000608  0901               	iorlw	1
   300   00060A  6ECA               	movwf	202,c	;volatile
   301   00060C  50D3               	movf	211,w,c	;volatile
   302   00060E  0B8F               	andlw	-113
   303   000610  0910               	iorlw	16
   304   000612  6ED3               	movwf	211,c	;volatile
   305   000614  50BD               	movf	189,w,c	;volatile
   306   000616  0BF0               	andlw	-16
   307   000618  090C               	iorlw	12
   308   00061A  6EBD               	movwf	189,c	;volatile
   309   00061C  6A94               	clrf	148,c	;volatile
   310   00061E  6A8B               	clrf	139,c	;volatile
   311                           
   312                           ;test.c: 37:     PR2 = 0x9b;
   313   000620  0E9B               	movlw	155
   314   000622  6ECB               	movwf	203,c	;volatile
   315                           
   316                           ;test.c: 45:     CCPR1L = 0x0b;
   317   000624  0E0B               	movlw	11
   318   000626  6EBE               	movwf	190,c	;volatile
   319                           
   320                           ;test.c: 46:     CCP1CONbits.DC1B = 0b01;
   321   000628  50BD               	movf	189,w,c	;volatile
   322   00062A  0BCF               	andlw	-49
   323   00062C  0910               	iorlw	16
   324   00062E  6EBD               	movwf	189,c	;volatile
   325   000630                     l19:
   326   000630  EF18  F003         	goto	l19
   327   000634  EF00  F000         	goto	start
   328   000638                     __end_of_main:
   329                           	callstack 0
   330                           
   331                           	psect	smallconst
   332   000600                     __psmallconst:
   333                           	callstack 0
   334   000600  00                 	db	0
   335   000601  00                 	db	0	; dummy byte at the end
   336   000000                     __activetblptr  equ	0
   337                           
   338                           	psect	rparam
   339   000001                     ___rparam_used  equ	1
   340   000000                     ___param_bank   equ	0
   341   000000                     __Lparam        equ	__Lrparam
   342   000000                     __Hparam        equ	__Hrparam
   343                           
   344                           	psect	idloc
   345                           
   346                           ;Config register IDLOC0 @ 0x200000
   347                           ;	unspecified, using default values
   348   200000                     	org	2097152
   349   200000  FF                 	db	255
   350                           
   351                           ;Config register IDLOC1 @ 0x200001
   352                           ;	unspecified, using default values
   353   200001                     	org	2097153
   354   200001  FF                 	db	255
   355                           
   356                           ;Config register IDLOC2 @ 0x200002
   357                           ;	unspecified, using default values
   358   200002                     	org	2097154
   359   200002  FF                 	db	255
   360                           
   361                           ;Config register IDLOC3 @ 0x200003
   362                           ;	unspecified, using default values
   363   200003                     	org	2097155
   364   200003  FF                 	db	255
   365                           
   366                           ;Config register IDLOC4 @ 0x200004
   367                           ;	unspecified, using default values
   368   200004                     	org	2097156
   369   200004  FF                 	db	255
   370                           
   371                           ;Config register IDLOC5 @ 0x200005
   372                           ;	unspecified, using default values
   373   200005                     	org	2097157
   374   200005  FF                 	db	255
   375                           
   376                           ;Config register IDLOC6 @ 0x200006
   377                           ;	unspecified, using default values
   378   200006                     	org	2097158
   379   200006  FF                 	db	255
   380                           
   381                           ;Config register IDLOC7 @ 0x200007
   382                           ;	unspecified, using default values
   383   200007                     	org	2097159
   384   200007  FF                 	db	255
   385                           
   386                           	psect	config
   387                           
   388                           ; Padding undefined space
   389   300000                     	org	3145728
   390   300000  FF                 	db	255
   391                           
   392                           ;Config register CONFIG1H @ 0x300001
   393                           ;	Oscillator Selection bits
   394                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   395                           ;	Fail-Safe Clock Monitor Enable bit
   396                           ;	FCMEN = 0x0, unprogrammed default
   397                           ;	Internal/External Oscillator Switchover bit
   398                           ;	IESO = 0x0, unprogrammed default
   399   300001                     	org	3145729
   400   300001  08                 	db	8
   401                           
   402                           ;Config register CONFIG2L @ 0x300002
   403                           ;	Power-up Timer Enable bit
   404                           ;	PWRT = OFF, PWRT disabled
   405                           ;	Brown-out Reset Enable bits
   406                           ;	BOREN = ON, Brown-out Reset enabled and controlled by software (SBOREN is enabled)
   407                           ;	Brown Out Reset Voltage bits
   408                           ;	BORV = 0x3, unprogrammed default
   409   300002                     	org	3145730
   410   300002  1B                 	db	27
   411                           
   412                           ;Config register CONFIG2H @ 0x300003
   413                           ;	Watchdog Timer Enable bit
   414                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   415                           ;	Watchdog Timer Postscale Select bits
   416                           ;	WDTPS = 0xF, unprogrammed default
   417   300003                     	org	3145731
   418   300003  1E                 	db	30
   419                           
   420                           ; Padding undefined space
   421   300004                     	org	3145732
   422   300004  FF                 	db	255
   423                           
   424                           ;Config register CONFIG3H @ 0x300005
   425                           ;	CCP2 MUX bit
   426                           ;	CCP2MX = 0x1, unprogrammed default
   427                           ;	PORTB A/D Enable bit
   428                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   429                           ;	Low-Power Timer1 Oscillator Enable bit
   430                           ;	LPT1OSC = 0x0, unprogrammed default
   431                           ;	MCLR Pin Enable bit
   432                           ;	MCLRE = 0x1, unprogrammed default
   433   300005                     	org	3145733
   434   300005  81                 	db	129
   435                           
   436                           ;Config register CONFIG4L @ 0x300006
   437                           ;	Stack Full/Underflow Reset Enable bit
   438                           ;	STVREN = 0x1, unprogrammed default
   439                           ;	Single-Supply ICSP Enable bit
   440                           ;	LVP = OFF, Single-Supply ICSP disabled
   441                           ;	Extended Instruction Set Enable bit
   442                           ;	XINST = 0x0, unprogrammed default
   443                           ;	Background Debugger Enable bit
   444                           ;	DEBUG = 0x1, unprogrammed default
   445   300006                     	org	3145734
   446   300006  81                 	db	129
   447                           
   448                           ; Padding undefined space
   449   300007                     	org	3145735
   450   300007  FF                 	db	255
   451                           
   452                           ;Config register CONFIG5L @ 0x300008
   453                           ;	unspecified, using default values
   454                           ;	Code Protection bit
   455                           ;	CP0 = 0x1, unprogrammed default
   456                           ;	Code Protection bit
   457                           ;	CP1 = 0x1, unprogrammed default
   458                           ;	Code Protection bit
   459                           ;	CP2 = 0x1, unprogrammed default
   460                           ;	Code Protection bit
   461                           ;	CP3 = 0x1, unprogrammed default
   462   300008                     	org	3145736
   463   300008  0F                 	db	15
   464                           
   465                           ;Config register CONFIG5H @ 0x300009
   466                           ;	Boot Block Code Protection bit
   467                           ;	CPB = 0x1, unprogrammed default
   468                           ;	Data EEPROM Code Protection bit
   469                           ;	CPD = OFF, Data EEPROM not code-protected
   470   300009                     	org	3145737
   471   300009  C0                 	db	192
   472                           
   473                           ;Config register CONFIG6L @ 0x30000A
   474                           ;	unspecified, using default values
   475                           ;	Write Protection bit
   476                           ;	WRT0 = 0x1, unprogrammed default
   477                           ;	Write Protection bit
   478                           ;	WRT1 = 0x1, unprogrammed default
   479                           ;	Write Protection bit
   480                           ;	WRT2 = 0x1, unprogrammed default
   481                           ;	Write Protection bit
   482                           ;	WRT3 = 0x1, unprogrammed default
   483   30000A                     	org	3145738
   484   30000A  0F                 	db	15
   485                           
   486                           ;Config register CONFIG6H @ 0x30000B
   487                           ;	unspecified, using default values
   488                           ;	Configuration Register Write Protection bit
   489                           ;	WRTC = 0x1, unprogrammed default
   490                           ;	Boot Block Write Protection bit
   491                           ;	WRTB = 0x1, unprogrammed default
   492                           ;	Data EEPROM Write Protection bit
   493                           ;	WRTD = 0x1, unprogrammed default
   494   30000B                     	org	3145739
   495   30000B  E0                 	db	224
   496                           
   497                           ;Config register CONFIG7L @ 0x30000C
   498                           ;	unspecified, using default values
   499                           ;	Table Read Protection bit
   500                           ;	EBTR0 = 0x1, unprogrammed default
   501                           ;	Table Read Protection bit
   502                           ;	EBTR1 = 0x1, unprogrammed default
   503                           ;	Table Read Protection bit
   504                           ;	EBTR2 = 0x1, unprogrammed default
   505                           ;	Table Read Protection bit
   506                           ;	EBTR3 = 0x1, unprogrammed default
   507   30000C                     	org	3145740
   508   30000C  0F                 	db	15
   509                           
   510                           ;Config register CONFIG7H @ 0x30000D
   511                           ;	unspecified, using default values
   512                           ;	Boot Block Table Read Protection bit
   513                           ;	EBTRB = 0x1, unprogrammed default
   514   30000D                     	org	3145741
   515   30000D  40                 	db	64
   516                           tosu	equ	0xFFF
   517                           tosh	equ	0xFFE
   518                           tosl	equ	0xFFD
   519                           stkptr	equ	0xFFC
   520                           pclatu	equ	0xFFB
   521                           pclath	equ	0xFFA
   522                           pcl	equ	0xFF9
   523                           tblptru	equ	0xFF8
   524                           tblptrh	equ	0xFF7
   525                           tblptrl	equ	0xFF6
   526                           tablat	equ	0xFF5
   527                           prodh	equ	0xFF4
   528                           prodl	equ	0xFF3
   529                           indf0	equ	0xFEF
   530                           postinc0	equ	0xFEE
   531                           postdec0	equ	0xFED
   532                           preinc0	equ	0xFEC
   533                           plusw0	equ	0xFEB
   534                           fsr0h	equ	0xFEA
   535                           fsr0l	equ	0xFE9
   536                           wreg	equ	0xFE8
   537                           indf1	equ	0xFE7
   538                           postinc1	equ	0xFE6
   539                           postdec1	equ	0xFE5
   540                           preinc1	equ	0xFE4
   541                           plusw1	equ	0xFE3
   542                           fsr1h	equ	0xFE2
   543                           fsr1l	equ	0xFE1
   544                           bsr	equ	0xFE0
   545                           indf2	equ	0xFDF
   546                           postinc2	equ	0xFDE
   547                           postdec2	equ	0xFDD
   548                           preinc2	equ	0xFDC
   549                           plusw2	equ	0xFDB
   550                           fsr2h	equ	0xFDA
   551                           fsr2l	equ	0xFD9
   552                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM          127      0       0      0.0%
BITBANK0           128      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBIGSFRh          66      0       0      0.0%
BITBIGSFRlh         49      0       0      0.0%
BITBIGSFRll         11      0       0      0.0%
COMRAM             127      0       0      0.0%
BANK0              128      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BIGRAM            1535      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       0      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Wed Nov 27 00:57:34 2024

                     l20 0630                       l19 0630                      l700 0604  
                    l702 061C                      l704 061E                      l698 0602  
                    _PR2 0FCB                     _LATC 0F8B                     _main 0602  
                   start 0000             ___param_bank 0000                    ?_main 0000  
                  _TRISC 0F94          __initialization 0638             __end_of_main 0638  
                 ??_main 0000            __activetblptr 0000                   _CCPR1L 0FBE  
                 isa$std 0001             __mediumconst 0000               __accesstop 0080  
__end_of__initialization 0638            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0600  
                __pcinit 0638                  __ramtop 0600                  __ptext0 0602  
              _T2CONbits 0FCA     end_of_initialization 0638              _CCP1CONbits 0FBD  
    start_initialization 0638              __smallconst 0600                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000               _OSCCONbits 0FD3  
