abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c880.blif
Line 12: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 13: Skipping line ".default_output_required 0.00 0.00 ".
Line 14: Skipping line ".default_input_drive 0.10 0.10 ".
Line 15: Skipping line ".default_output_load 2.00 ".
Line 16: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc880                          :[0m i/o =   60/   26  lat =    0  nd =   224  edge =    542  area =585.00  delay =24.90  lev = 18
--------------- round 1 ---------------
seed = 495845826
maxLevel = 1
[37789] is replaced by one with estimated error 0.00078
error = 0.00078
area = 577
delay = 24.9
#gates = 223
output circuit appNtk/c880_1_0.00078_577_24.9.blif
time = 1069758 us
--------------- round 2 ---------------
seed = 3451569225
maxLevel = 1
[38379] is replaced by one with estimated error 0.00069
error = 0.00069
area = 575
delay = 24.9
#gates = 222
output circuit appNtk/c880_2_0.00069_575_24.9.blif
time = 2450287 us
--------------- round 3 ---------------
seed = 1140837554
maxLevel = 1
[38447] is replaced by zero with estimated error 0.00073
error = 0.00073
area = 574
delay = 24.9
#gates = 221
output circuit appNtk/c880_3_0.00073_574_24.9.blif
time = 3835237 us
--------------- round 4 ---------------
seed = 1954145079
maxLevel = 1
[38864] is replaced by one with estimated error 0.00279
error = 0.00298
area = 568
delay = 24.9
#gates = 218
output circuit appNtk/c880_4_0.00298_568_24.9.blif
time = 5195258 us
--------------- round 5 ---------------
seed = 910232073
maxLevel = 1
[38719] is replaced by one with estimated error 0.00461
error = 0.00484
area = 559
delay = 24.9
#gates = 214
output circuit appNtk/c880_5_0.00484_559_24.9.blif
time = 6528750 us
--------------- round 6 ---------------
seed = 4043678312
maxLevel = 1
[39005] is replaced by one with estimated error 0.01283
error = 0.01426
area = 551
delay = 23.9
#gates = 212
output circuit appNtk/c880_6_0.01426_551_23.9.blif
time = 7798635 us
--------------- round 7 ---------------
seed = 890406840
maxLevel = 1
G449gat is replaced by zero with estimated error 0.0214
error = 0.0214
area = 546
delay = 23.9
#gates = 210
output circuit appNtk/c880_7_0.0214_546_23.9.blif
time = 9048616 us
--------------- round 8 ---------------
seed = 3433614272
maxLevel = 1
G294gat is replaced by zero with estimated error 0.02718
error = 0.02672
area = 542
delay = 23.1
#gates = 208
output circuit appNtk/c880_8_0.02672_542_23.1.blif
time = 10268109 us
--------------- round 9 ---------------
seed = 187293529
maxLevel = 1
G448gat is replaced by zero with estimated error 0.03762
error = 0.03762
area = 534
delay = 23.1
#gates = 205
output circuit appNtk/c880_9_0.03762_534_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 11453748 us
--------------- round 10 ---------------
seed = 2713722823
maxLevel = 1
[38945] is replaced by one with estimated error 0.0433
error = 0.0433
area = 531
delay = 23.1
#gates = 204
output circuit appNtk/c880_10_0.0433_531_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 12634371 us
--------------- round 11 ---------------
seed = 1959621040
maxLevel = 1
[38949] is replaced by one with estimated error 0.04654
error = 0.04654
area = 529
delay = 23.1
#gates = 203
output circuit appNtk/c880_11_0.04654_529_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 13804794 us
--------------- round 12 ---------------
seed = 3900266975
maxLevel = 1
exceed error bound
