[connectivity]
sp=webp_IntraPredLoop2_NoOut_1_1.m_axi_gmem0:DDR[3]
sp=webp_IntraPredLoop2_NoOut_1_1.m_axi_gmem1:DDR[3]
sp=webp_IntraPredLoop2_NoOut_1_1.m_axi_gmem2:DDR[3]
sp=webp_2_ArithmeticCoding_1_1.m_axi_gmem0:DDR[3]
sp=webp_2_ArithmeticCoding_1_1.m_axi_gmem1:DDR[3]
sp=webp_2_ArithmeticCoding_1_1.m_axi_gmem2:DDR[3]

[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraNetDelay_low
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=NoTimingRelaxation
prop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-tns_cleanup}
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
