<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="OWF_test" device="LCMXO3LF-6900C-5BG256C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="r8_falling" top="OSP_Carrier_Basic"/>
        <Source name="../src/test.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../src/osp_djb_basic.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/osp_carrier_basic.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="OSP_Carrier_Basic"/>
        </Source>
        <Source name="../src/primary_pll.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/djb_core.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/car_core.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/djb_clock_sync.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/car_clock_gen.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/djb_sequencer.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/car_sequencer.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/sr8_rising.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/sr8_falling.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/r8_rising.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/r8_falling.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/i2s_dio.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="testbench/djb_clock_sync_tb.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="testbench/djb_sequencer_tb.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="testbench/sr8_rising_tb.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="testbench/djb_core_tb.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="testbench/car_core_tb.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="testbench/all_tb.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="OWF_test.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="OWF_test1.sty"/>
</BaliProject>
