head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.12
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.10
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.8
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.6
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.4
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.1.0.14
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.2.0.2
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.1.0.12
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.10
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.8
	binutils-2_19-branchpoint:1.1
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.6
	binutils-2_18-branchpoint:1.1
	binutils-csl-coldfire-4_1-32:1.1
	binutils-csl-sourcerygxx-4_1-32:1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1
	binutils-csl-coldfire-4_1-30:1.1
	binutils-csl-sourcerygxx-4_1-30:1.1
	binutils-csl-coldfire-4_1-28:1.1
	binutils-csl-sourcerygxx-4_1-29:1.1
	binutils-csl-sourcerygxx-4_1-28:1.1
	binutils-csl-arm-2006q3-27:1.1
	binutils-csl-sourcerygxx-4_1-27:1.1
	binutils-csl-arm-2006q3-26:1.1
	binutils-csl-sourcerygxx-4_1-26:1.1
	binutils-csl-sourcerygxx-4_1-25:1.1
	binutils-csl-sourcerygxx-4_1-24:1.1
	binutils-csl-sourcerygxx-4_1-23:1.1
	binutils-csl-sourcerygxx-4_1-21:1.1
	binutils-csl-arm-2006q3-21:1.1
	binutils-csl-sourcerygxx-4_1-22:1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1
	binutils-csl-sourcerygxx-4_1-20:1.1
	binutils-csl-arm-2006q3-19:1.1
	binutils-csl-sourcerygxx-4_1-19:1.1
	binutils-csl-sourcerygxx-4_1-18:1.1
	binutils-csl-renesas-4_1-9:1.1
	binutils-csl-renesas-4_1-8:1.1
	binutils-csl-renesas-4_1-7:1.1
	binutils-csl-renesas-4_1-6:1.1
	binutils-csl-sourcerygxx-4_1-17:1.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-2_17-branch:1.1.0.4
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.2
	binutils-csl-2_17-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2009.09.03.16.17.36;	author jiez;	state Exp;
branches;
next	1.1;

1.1
date	2005.09.30.15.10.16;	author clm;	state Exp;
branches;
next	;


desc
@@


1.2
log
@	gas/
	* config/bfin-defs.h (IS_GENREG): Define.
	(IS_DAGREG): Define.
	(IS_SYSREG): Define.
	* config/bfin-parse.y (asm_1): Check illegal register move
	instructions.

	gas/testsuite/
	* gas/bfin/expected_move_errors.s,
	gas/bfin/expected_move_errors.l: Add "LC1 = I0;".
	* gas/bfin/move.s, gas/bfin/move.d: Remove "CYCLES = A0.W".

	opcodes/
	* bfin-dis.c (IS_DREG): Define.
	(IS_PREG): Define.
	(IS_AREG): Define.
	(IS_GENREG): Define.
	(IS_DAGREG): Define.
	(IS_SYSREG): Define.
	(decode_REGMV_0): Check illegal register move instructions.
@
text
@	.text
	.global move_register
move_register:
	r7 = A0.X;
	Fp = B3;
	l2 = R5;
	M2 = i2;
	a1.w = usp;
	r0 = astat;
	r1 = sEQstat;
	R2 = SYScfg;
	R3 = reti;
	R4 = RETX;
	r5 = reTN;
	r6 = rETe;
	R7 = RETS;
	R5 = lc0;
	r4 = Lc1;
	r3 = Lt0;
	r2 = LT1;
	r1 = Lb0;
	r0 = LB1;
	R2 = Cycles;
	R3 = Cycles2;
	r1 = emudat;
	Rets = Fp;
	Lt1 = USP;
	ASTAT = P2; 
	A0 = A1;
	a1 = a0;
	a0 = R0;
	A1 = r1;

	R4 = A0 (fu);
	r5 = A1 (ISS2);
	R6 = a0;
	R7 = A1;
	R6 = A0, R7 = a1;
	r1 = a1, r0 = a0 (fu);

	.text
	.global move_conditional
move_conditional:
	if cc R5 = P2;
	if !cc Sp = R0;
	
	.text
	.global move_half_to_full_zero_extend
move_half_to_full_zero_extend:
	R2 = r7.L (Z);
	r0 = R1.L (z);
	
	.text
	.global move_half_to_full_sign_extend
move_half_to_full_sign_extend:
	R5 = R1.L (x);
	r3 = r2.L (X);

	.text
	.global move_register_half
move_register_half:
	A0.X = r5.l;
	a1.X = r2.L;
	r0.l = a0.x;
	R7.l = A1.X;
	A0.L = r3.l;
	a1.l = r4.l;
	A0.h = r6.H;
	A1.H = r5.h;
	r0.l = A0 (iu);
	R1.H = A1 (s2rnd);
	r1.h = a1;
	R2.l = A0, r2.H = A1 (IH);
	R2.l = A0, r2.H = A1;
	r0.H = A1, R0.L = a0 (t);
	r0.H = A1, R0.L = a0 (fu);
	r0.H = A1, R0.L = a0 (is);
	r0.H = A1, R0.L = a0;

	.text
	.global move_byte_zero_extend
move_byte_zero_extend:
	R7 = r2.b (z);
	r0 = R1.B (Z);

	.text
	.global move_byte_sign_extend
move_byte_sign_extend:
	r6 = r1.b (Z);
	R5 = R4.B (z);
@


1.1
log
@	* gas/bfin: New testsuite for bfin.
	* gas/all/gas.exp (bfin-*-*): Expected failure for alternate
	macro syntax.
@
text
@a25 1
	CYCLES = A0.W;
@

