{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 19 12:42:30 2015 " "Info: Processing started: Thu Feb 19 12:42:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_pkg.vhdl 2 0 " "Info: Found 2 design units, including 0 entities, in source file float_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_pkg (ieee_proposed) " "Info: Found design unit 1: float_pkg (ieee_proposed)" {  } { { "float_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg.vhdl" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 float_pkg-body " "Info: Found design unit 2: float_pkg-body" {  } { { "float_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg.vhdl" 1006 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_alg_pkg.vhdl 1 0 " "Info: Found 1 design units, including 0 entities, in source file fixed_alg_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_alg_pkg (ieee_proposed) " "Info: Found design unit 1: fixed_alg_pkg (ieee_proposed)" {  } { { "fixed_alg_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_alg_pkg.vhdl" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_pkg.vhdl 2 0 " "Info: Found 2 design units, including 0 entities, in source file fixed_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg (ieee_proposed) " "Info: Found design unit 1: fixed_pkg (ieee_proposed)" {  } { { "fixed_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg.vhdl" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Info: Found design unit 2: fixed_pkg-body" {  } { { "fixed_pkg.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg.vhdl" 1466 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float_types.vhdl 1 0 " "Info: Found 1 design units, including 0 entities, in source file fixed_float_types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types (ieee_proposed) " "Info: Found design unit 1: fixed_float_types (ieee_proposed)" {  } { { "fixed_float_types.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_float_types.vhdl" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_CLOCK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DE2_CLOCK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Info: Found design unit 1: DE2_CLOCK-a" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Info: Found entity 1: DE2_CLOCK" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MY_PACKAGE.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file MY_PACKAGE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_PACKAGE " "Info: Found design unit 1: MY_PACKAGE" {  } { { "MY_PACKAGE.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/MY_PACKAGE.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY_PACKAGE-body " "Info: Found design unit 2: MY_PACKAGE-body" {  } { { "MY_PACKAGE.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/MY_PACKAGE.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_ERROR_ZERO_OR_MULTIPLE_VISIBLE_TYPES_MATCH_NEAR_IDENTIFIER" "to_float 0 DE2_CLOCK.vhd(318) " "Error (10405): VHDL error at DE2_CLOCK.vhd(318): can't determine type of object at or near identifier \"to_float\" -- found 0 possible types" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 318 0 0 } }  } 0 10405 "VHDL error at %3!s!: can't determine type of object at or near identifier \"%1!s!\" -- found %2!d! possible types" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Allocated 271 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 19 12:42:31 2015 " "Error: Processing ended: Thu Feb 19 12:42:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
