module ram #(parameter RAM_WIDTH = 8,
             parameter RAM_ADDR_BITS = 6,
             parameter DATA_FILE = "data_file.txt",
             parameter INIT_START_ADDR = 0,
             parameter INIT_END_ADDR = 10)
            (clk,
             ram_enable,
             write_enable,
             address,
             input_data,
             output_data);
  input clk, ram_enable, write_enable;
  input [RAM_ADDR_BITS-1:0] address;
  input [RAM_WIDTH-1:0] input_data;
  output reg [RAM_WIDTH-1:0] output_data;
  
  reg [RAM_WIDTH - 1:0] ram_data [(2 ** RAM_ADDR_BITS) - 1:0];
  
  initial begin
    $readmemh(DATA_FILE, ram_data, INIT_START_ADDR, INIT_END_ADDR);
  end
  
  always @(posedge clk) begin
    if (ram_enable) begin
      if (write_enable) begin
        ram_data[address] <= input_data;
      end
      
      output_data <= ram_data[address];
    end
  end
endmodule
