0.6
2018.1
Apr  4 2018
19:30:32
D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q1test.v,1529480327,verilog,,,,Q1test,,,,,,,,
D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q2test.v,1529474931,verilog,,,,Q2test,,,,,,,,
D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q3test.v,1529245828,verilog,,,,Q3test,,,,,,,,
D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q4test.v,1529464996,verilog,,,,Q4test,,,,,,,,
D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q5test.v,1529479184,verilog,,,,Q5test,,,,,,,,
D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q1.v,1529048861,verilog,,D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q1test.v,,Q1,,,,,,,,
D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q2.v,1529465816,verilog,,D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q2test.v,,Q2,,,,,,,,
D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q3.v,1529245791,verilog,,D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q3test.v,,Q3,,,,,,,,
D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q4.v,1529464413,verilog,,D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q4test.v,,Q4,,,,,,,,
D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q5.v,1529479137,verilog,,D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q5test.v,,Q5,,,,,,,,
