

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:54:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Col_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  791957|  791957|  791957|  791957|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop             |  791956|  791956|     71996|          -|          -|    11|    no    |
        | + Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        | + Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        | + Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        | + Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        | + Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        | + Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        | + Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        | + Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        | + Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        | + Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        | + Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 167
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 18 
4 --> 13 5 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 6 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 3 
18 --> 19 33 
19 --> 28 20 
20 --> 21 19 
21 --> 22 20 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 21 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 18 
33 --> 34 48 
34 --> 43 35 
35 --> 36 34 
36 --> 37 35 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 36 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 33 
48 --> 49 63 
49 --> 58 50 
50 --> 51 49 
51 --> 52 50 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 51 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 48 
63 --> 64 78 
64 --> 73 65 
65 --> 66 64 
66 --> 67 65 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 66 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 63 
78 --> 79 93 
79 --> 88 80 
80 --> 81 79 
81 --> 82 80 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 81 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 78 
93 --> 94 108 
94 --> 103 95 
95 --> 96 94 
96 --> 97 95 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 96 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 93 
108 --> 109 123 
109 --> 118 110 
110 --> 111 109 
111 --> 112 110 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 111 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 108 
123 --> 124 138 
124 --> 133 125 
125 --> 126 124 
126 --> 127 125 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 126 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 123 
138 --> 139 153 
139 --> 148 140 
140 --> 141 139 
141 --> 142 140 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 141 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 138 
153 --> 154 2 
154 --> 163 155 
155 --> 156 154 
156 --> 157 155 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 156 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 153 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 168 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 169 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 170 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 171 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Col_Loop_end ]"   --->   Operation 172 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %0 ], [ %add_ln8, %Col_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 173 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %phi_mul, 176" [conv/conv.cpp:8]   --->   Operation 174 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [conv/conv.cpp:8]   --->   Operation 175 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 176 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:8]   --->   Operation 177 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %57, label %Col_Loop_begin" [conv/conv.cpp:8]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 179 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.63ns)   --->   "%add_ln35 = add i11 %phi_mul, 16" [conv/conv.cpp:35]   --->   Operation 180 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (1.63ns)   --->   "%add_ln35_1 = add i11 %phi_mul, 32" [conv/conv.cpp:35]   --->   Operation 181 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (1.63ns)   --->   "%add_ln35_2 = add i11 %phi_mul, 48" [conv/conv.cpp:35]   --->   Operation 182 'add' 'add_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (1.63ns)   --->   "%add_ln35_3 = add i11 %phi_mul, 64" [conv/conv.cpp:35]   --->   Operation 183 'add' 'add_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (1.63ns)   --->   "%add_ln35_4 = add i11 %phi_mul, 80" [conv/conv.cpp:35]   --->   Operation 184 'add' 'add_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (1.63ns)   --->   "%add_ln35_5 = add i11 %phi_mul, 96" [conv/conv.cpp:35]   --->   Operation 185 'add' 'add_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (1.63ns)   --->   "%add_ln35_6 = add i11 %phi_mul, 112" [conv/conv.cpp:35]   --->   Operation 186 'add' 'add_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (1.63ns)   --->   "%add_ln35_7 = add i11 %phi_mul, 128" [conv/conv.cpp:35]   --->   Operation 187 'add' 'add_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (1.63ns)   --->   "%add_ln35_8 = add i11 %phi_mul, 144" [conv/conv.cpp:35]   --->   Operation 188 'add' 'add_ln35_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (1.63ns)   --->   "%add_ln35_9 = add i11 %phi_mul, 160" [conv/conv.cpp:35]   --->   Operation 189 'add' 'add_ln35_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 190 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:14]   --->   Operation 191 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 192 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%f_0_0 = phi i5 [ 0, %Col_Loop_begin ], [ %add_ln14, %Filter2_Loop_end ]" [conv/conv.cpp:14]   --->   Operation 193 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0_0, -16" [conv/conv.cpp:14]   --->   Operation 194 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 195 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.78ns)   --->   "%add_ln14 = add i5 %f_0_0, 1" [conv/conv.cpp:14]   --->   Operation 196 'add' 'add_ln14' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop, label %Filter2_Loop_begin" [conv/conv.cpp:14]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 198 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 199 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0_0 to i64" [conv/conv.cpp:26]   --->   Operation 200 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %f_0_0 to i11" [conv/conv.cpp:35]   --->   Operation 201 'zext' 'zext_ln35' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.63ns)   --->   "%add_ln35_10 = add i11 %phi_mul, %zext_ln35" [conv/conv.cpp:35]   --->   Operation 202 'add' 'add_ln35_10' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i11 %add_ln35_10 to i64" [conv/conv.cpp:35]   --->   Operation 203 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_1" [conv/conv.cpp:35]   --->   Operation 204 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.76ns)   --->   "br label %3" [conv/conv.cpp:18]   --->   Operation 205 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp) nounwind" [conv/conv.cpp:39]   --->   Operation 206 'specregionend' 'empty_4' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 207 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.76ns)   --->   "br label %7" [conv/conv.cpp:14]   --->   Operation 208 'br' <Predicate = (icmp_ln14)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.22>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%wr_0_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %add_ln18, %W_Row_Loop_end ]" [conv/conv.cpp:18]   --->   Operation 209 'phi' 'wr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_1_0, %W_Row_Loop_end ]" [conv/conv.cpp:26]   --->   Operation 210 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0_0 to i4" [conv/conv.cpp:18]   --->   Operation 211 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0_0, -1" [conv/conv.cpp:18]   --->   Operation 212 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 213 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %wr_0_0, 1" [conv/conv.cpp:18]   --->   Operation 214 'add' 'add_ln18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %W_Row_Loop_begin" [conv/conv.cpp:18]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 216 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 217 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i2 %wr_0_0 to i5" [conv/conv.cpp:26]   --->   Operation 218 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_66 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_0, i2 0)" [conv/conv.cpp:26]   --->   Operation 219 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %tmp_66 to i5" [conv/conv.cpp:26]   --->   Operation 220 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_3, %zext_ln26_2" [conv/conv.cpp:26]   --->   Operation 221 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv/conv.cpp:26]   --->   Operation 222 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %r_0" [conv/conv.cpp:26]   --->   Operation 223 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %add_ln26 to i8" [conv/conv.cpp:26]   --->   Operation 224 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (3.49ns)   --->   "%mul_ln26 = mul i8 %zext_ln26_5, 13" [conv/conv.cpp:26]   --->   Operation 225 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (1.76ns)   --->   "br label %4" [conv/conv.cpp:21]   --->   Operation 226 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26" [conv/conv.cpp:31]   --->   Operation 227 'getelementptr' 'conv_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 228 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 228 'load' 'conv_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ %w_sum_0_0, %W_Row_Loop_begin ], [ %w_sum_2_0, %W_Col_Loop_end ]" [conv/conv.cpp:26]   --->   Operation 229 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %W_Col_Loop_end ]" [conv/conv.cpp:21]   --->   Operation 230 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv/conv.cpp:21]   --->   Operation 231 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 232 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv/conv.cpp:21]   --->   Operation 233 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv/conv.cpp:21]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 235 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 236 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i2 %wc_0_0 to i8" [conv/conv.cpp:26]   --->   Operation 237 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i2 %wc_0_0 to i6" [conv/conv.cpp:26]   --->   Operation 238 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i6 %zext_ln26_11, %sext_ln26" [conv/conv.cpp:26]   --->   Operation 239 'add' 'add_ln26_19' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i6 %add_ln26_19 to i4" [conv/conv.cpp:26]   --->   Operation 240 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26, i3 0)" [conv/conv.cpp:26]   --->   Operation 241 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_68 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_19, i1 false)" [conv/conv.cpp:26]   --->   Operation 242 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (1.87ns)   --->   "%sub_ln26_2 = sub i7 %p_shl, %tmp_68" [conv/conv.cpp:26]   --->   Operation 243 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (1.91ns)   --->   "%add_ln26_20 = add i8 %zext_ln26_10, %mul_ln26" [conv/conv.cpp:26]   --->   Operation 244 'add' 'add_ln26_20' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_20, i3 0)" [conv/conv.cpp:26]   --->   Operation 245 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_69 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_20, i1 false)" [conv/conv.cpp:26]   --->   Operation 246 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i9 %tmp_69 to i11" [conv/conv.cpp:26]   --->   Operation 247 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (1.63ns)   --->   "%sub_ln26_3 = sub i11 %p_shl1_cast, %zext_ln26_12" [conv/conv.cpp:26]   --->   Operation 248 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (1.76ns)   --->   "br label %5" [conv/conv.cpp:24]   --->   Operation 249 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind" [conv/conv.cpp:29]   --->   Operation 250 'specregionend' 'empty_8' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "br label %3" [conv/conv.cpp:18]   --->   Operation 251 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_1_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv/conv.cpp:26]   --->   Operation 252 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv/conv.cpp:24]   --->   Operation 253 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0_0, -2" [conv/conv.cpp:24]   --->   Operation 254 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 255 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (1.65ns)   --->   "%add_ln24 = add i3 %ch_0_0, 1" [conv/conv.cpp:24]   --->   Operation 256 'add' 'add_ln24' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %6" [conv/conv.cpp:24]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i3 %ch_0_0 to i7" [conv/conv.cpp:26]   --->   Operation 258 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i3 %ch_0_0 to i11" [conv/conv.cpp:26]   --->   Operation 259 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (1.87ns)   --->   "%add_ln26_23 = add i7 %zext_ln26_13, %sub_ln26_2" [conv/conv.cpp:26]   --->   Operation 260 'add' 'add_ln26_23' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_78_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_23, i4 0)" [conv/conv.cpp:26]   --->   Operation 261 'bitconcatenate' 'tmp_78_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (1.63ns)   --->   "%add_ln26_24 = add i11 %zext_ln35, %tmp_78_cast" [conv/conv.cpp:26]   --->   Operation 262 'add' 'add_ln26_24' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i11 %add_ln26_24 to i64" [conv/conv.cpp:26]   --->   Operation 263 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%conv_weights_addr = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_24" [conv/conv.cpp:26]   --->   Operation 264 'getelementptr' 'conv_weights_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (1.63ns)   --->   "%add_ln26_25 = add i11 %zext_ln26_23, %sub_ln26_3" [conv/conv.cpp:26]   --->   Operation 265 'add' 'add_ln26_25' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i11 %add_ln26_25 to i64" [conv/conv.cpp:26]   --->   Operation 266 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_27" [conv/conv.cpp:26]   --->   Operation 267 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 268 [2/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:26]   --->   Operation 268 'load' 'conv_weights_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 269 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 269 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_12) nounwind" [conv/conv.cpp:28]   --->   Operation 270 'specregionend' 'empty_10' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "br label %4" [conv/conv.cpp:21]   --->   Operation 271 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 272 [1/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:26]   --->   Operation 272 'load' 'conv_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_7 : Operation 273 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 273 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 274 [2/2] (12.3ns)   --->   "%tmp_14 = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:26]   --->   Operation 274 'fmul' 'tmp_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 275 [1/2] (12.3ns)   --->   "%tmp_14 = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:26]   --->   Operation 275 'fmul' 'tmp_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 276 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_14" [conv/conv.cpp:26]   --->   Operation 276 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 277 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_14" [conv/conv.cpp:26]   --->   Operation 277 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 278 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_14" [conv/conv.cpp:26]   --->   Operation 278 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 279 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_14" [conv/conv.cpp:26]   --->   Operation 280 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "br label %5" [conv/conv.cpp:24]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 13.7>
ST_13 : Operation 282 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 282 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 283 [4/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 283 'fadd' 'w_sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 10.5>
ST_14 : Operation 284 [3/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 284 'fadd' 'w_sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 10.5>
ST_15 : Operation 285 [2/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 285 'fadd' 'w_sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 15.9>
ST_16 : Operation 286 [1/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 286 'fadd' 'w_sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 287 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 9.66>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum_s to i32" [conv/conv.cpp:34]   --->   Operation 288 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 289 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 290 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp_4, -1" [conv/conv.cpp:34]   --->   Operation 291 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 292 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 293 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 294 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_5" [conv/conv.cpp:34]   --->   Operation 295 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 296 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %and_ln34, float %w_sum_s, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 296 'select' 'select_ln34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 297 [1/1] (3.25ns)   --->   "store float %select_ln34, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 297 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_s) nounwind" [conv/conv.cpp:38]   --->   Operation 298 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:14]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 3> <Delay = 1.78>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%f_0_1 = phi i5 [ 0, %Col_Loop ], [ %add_ln14_1, %Filter2_Loop_end1 ]" [conv/conv.cpp:14]   --->   Operation 300 'phi' 'f_0_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (1.36ns)   --->   "%icmp_ln14_1 = icmp eq i5 %f_0_1, -16" [conv/conv.cpp:14]   --->   Operation 301 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 302 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (1.78ns)   --->   "%add_ln14_1 = add i5 %f_0_1, 1" [conv/conv.cpp:14]   --->   Operation 303 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_1, label %Col_Loop1, label %Filter2_Loop_begin1" [conv/conv.cpp:14]   --->   Operation 304 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 305 'specloopname' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 306 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %f_0_1 to i64" [conv/conv.cpp:26]   --->   Operation 307 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %f_0_1 to i11" [conv/conv.cpp:35]   --->   Operation 308 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (1.63ns)   --->   "%add_ln35_11 = add i11 %add_ln35, %zext_ln35_2" [conv/conv.cpp:35]   --->   Operation 309 'add' 'add_ln35_11' <Predicate = (!icmp_ln14_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i11 %add_ln35_11 to i64" [conv/conv.cpp:35]   --->   Operation 310 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv.cpp:35]   --->   Operation 311 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (1.76ns)   --->   "br label %8" [conv/conv.cpp:18]   --->   Operation 312 'br' <Predicate = (!icmp_ln14_1)> <Delay = 1.76>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1) nounwind" [conv/conv.cpp:39]   --->   Operation 313 'specregionend' 'empty_12' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 314 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (1.76ns)   --->   "br label %12" [conv/conv.cpp:14]   --->   Operation 315 'br' <Predicate = (icmp_ln14_1)> <Delay = 1.76>

State 19 <SV = 4> <Delay = 5.22>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%wr_0_1 = phi i2 [ 0, %Filter2_Loop_begin1 ], [ %add_ln18_1, %W_Row_Loop_end1 ]" [conv/conv.cpp:18]   --->   Operation 316 'phi' 'wr_0_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%w_sum_0_1 = phi float [ 0.000000e+00, %Filter2_Loop_begin1 ], [ %w_sum_1_1, %W_Row_Loop_end1 ]" [conv/conv.cpp:26]   --->   Operation 317 'phi' 'w_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %wr_0_1 to i4" [conv/conv.cpp:18]   --->   Operation 318 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr_0_1, -1" [conv/conv.cpp:18]   --->   Operation 319 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 320 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (1.56ns)   --->   "%add_ln18_1 = add i2 %wr_0_1, 1" [conv/conv.cpp:18]   --->   Operation 321 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %Filter2_Loop_end1, label %W_Row_Loop_begin1" [conv/conv.cpp:18]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 323 'specloopname' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 324 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i2 %wr_0_1 to i5" [conv/conv.cpp:26]   --->   Operation 325 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_67 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_1, i2 0)" [conv/conv.cpp:26]   --->   Operation 326 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i4 %tmp_67 to i5" [conv/conv.cpp:26]   --->   Operation 327 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i5 %zext_ln26_7, %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 328 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i5 %sub_ln26_1 to i6" [conv/conv.cpp:26]   --->   Operation 329 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %zext_ln18_1, %r_0" [conv/conv.cpp:26]   --->   Operation 330 'add' 'add_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i4 %add_ln26_1 to i8" [conv/conv.cpp:26]   --->   Operation 331 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (3.49ns)   --->   "%mul_ln26_1 = mul i8 %zext_ln26_9, 13" [conv/conv.cpp:26]   --->   Operation 332 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 333 [1/1] (1.76ns)   --->   "br label %9" [conv/conv.cpp:21]   --->   Operation 333 'br' <Predicate = (!icmp_ln18_1)> <Delay = 1.76>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%conv_bias_addr_1 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_1" [conv/conv.cpp:31]   --->   Operation 334 'getelementptr' 'conv_bias_addr_1' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_19 : Operation 335 [2/2] (3.25ns)   --->   "%conv_bias_load_1 = load float* %conv_bias_addr_1, align 4" [conv/conv.cpp:31]   --->   Operation 335 'load' 'conv_bias_load_1' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 20 <SV = 5> <Delay = 5.11>
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_0_1, %W_Row_Loop_begin1 ], [ %w_sum_2_1, %W_Col_Loop_end1 ]" [conv/conv.cpp:26]   --->   Operation 336 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop_begin1 ], [ %add_ln26_11, %W_Col_Loop_end1 ]" [conv/conv.cpp:26]   --->   Operation 337 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv/conv.cpp:21]   --->   Operation 338 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 339 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (1.56ns)   --->   "%add_ln26_11 = add i2 %wc_0_1, 1" [conv/conv.cpp:26]   --->   Operation 340 'add' 'add_ln26_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop_end1, label %W_Col_Loop_begin1" [conv/conv.cpp:21]   --->   Operation 341 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 342 'specloopname' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 343 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i2 %wc_0_1 to i6" [conv/conv.cpp:26]   --->   Operation 344 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_20 : Operation 345 [1/1] (1.78ns)   --->   "%add_ln26_21 = add i6 %zext_ln26_18, %sext_ln26_1" [conv/conv.cpp:26]   --->   Operation 345 'add' 'add_ln26_21' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i6 %add_ln26_21 to i4" [conv/conv.cpp:26]   --->   Operation 346 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%p_shl1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_1, i3 0)" [conv/conv.cpp:26]   --->   Operation 347 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_71 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_21, i1 false)" [conv/conv.cpp:26]   --->   Operation 348 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (1.87ns)   --->   "%sub_ln26_5 = sub i7 %p_shl1, %tmp_71" [conv/conv.cpp:26]   --->   Operation 349 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln21_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i2 %add_ln26_11 to i8" [conv/conv.cpp:26]   --->   Operation 350 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_20 : Operation 351 [1/1] (1.91ns)   --->   "%add_ln26_22 = add i8 %zext_ln26_21, %mul_ln26_1" [conv/conv.cpp:26]   --->   Operation 351 'add' 'add_ln26_22' <Predicate = (!icmp_ln21_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 352 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_22, i3 0)" [conv/conv.cpp:26]   --->   Operation 352 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_20 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_72 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_22, i1 false)" [conv/conv.cpp:26]   --->   Operation 353 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_20 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i9 %tmp_72 to i11" [conv/conv.cpp:26]   --->   Operation 354 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_20 : Operation 355 [1/1] (1.63ns)   --->   "%sub_ln26_6 = sub i11 %p_shl6_cast, %zext_ln26_22" [conv/conv.cpp:26]   --->   Operation 355 'sub' 'sub_ln26_6' <Predicate = (!icmp_ln21_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 356 [1/1] (1.76ns)   --->   "br label %10" [conv/conv.cpp:24]   --->   Operation 356 'br' <Predicate = (!icmp_ln21_1)> <Delay = 1.76>
ST_20 : Operation 357 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_11) nounwind" [conv/conv.cpp:29]   --->   Operation 357 'specregionend' 'empty_16' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_20 : Operation 358 [1/1] (0.00ns)   --->   "br label %8" [conv/conv.cpp:18]   --->   Operation 358 'br' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 6.76>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_1_1, %W_Col_Loop_begin1 ], [ %w_sum_3_1, %11 ]" [conv/conv.cpp:26]   --->   Operation 359 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i3 [ 0, %W_Col_Loop_begin1 ], [ %add_ln24_1, %11 ]" [conv/conv.cpp:24]   --->   Operation 360 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (1.13ns)   --->   "%icmp_ln24_1 = icmp eq i3 %ch_0_1, -2" [conv/conv.cpp:24]   --->   Operation 361 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 362 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 362 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 363 [1/1] (1.65ns)   --->   "%add_ln24_1 = add i3 %ch_0_1, 1" [conv/conv.cpp:24]   --->   Operation 363 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 364 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop_end1, label %11" [conv/conv.cpp:24]   --->   Operation 364 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i3 %ch_0_1 to i7" [conv/conv.cpp:26]   --->   Operation 365 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_21 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i3 %ch_0_1 to i11" [conv/conv.cpp:26]   --->   Operation 366 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_21 : Operation 367 [1/1] (1.87ns)   --->   "%add_ln26_28 = add i7 %zext_ln26_19, %sub_ln26_5" [conv/conv.cpp:26]   --->   Operation 367 'add' 'add_ln26_28' <Predicate = (!icmp_ln24_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_85_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_28, i4 0)" [conv/conv.cpp:26]   --->   Operation 368 'bitconcatenate' 'tmp_85_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_21 : Operation 369 [1/1] (1.63ns)   --->   "%add_ln26_29 = add i11 %zext_ln35_2, %tmp_85_cast" [conv/conv.cpp:26]   --->   Operation 369 'add' 'add_ln26_29' <Predicate = (!icmp_ln24_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i11 %add_ln26_29 to i64" [conv/conv.cpp:26]   --->   Operation 370 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_21 : Operation 371 [1/1] (0.00ns)   --->   "%conv_weights_addr_1 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_39" [conv/conv.cpp:26]   --->   Operation 371 'getelementptr' 'conv_weights_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_21 : Operation 372 [1/1] (1.63ns)   --->   "%add_ln26_30 = add i11 %zext_ln26_36, %sub_ln26_6" [conv/conv.cpp:26]   --->   Operation 372 'add' 'add_ln26_30' <Predicate = (!icmp_ln24_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i11 %add_ln26_30 to i64" [conv/conv.cpp:26]   --->   Operation 373 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_21 : Operation 374 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_40" [conv/conv.cpp:26]   --->   Operation 374 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_21 : Operation 375 [2/2] (3.25ns)   --->   "%conv_weights_load_1 = load float* %conv_weights_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 375 'load' 'conv_weights_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_21 : Operation 376 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 376 'load' 'input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_19) nounwind" [conv/conv.cpp:28]   --->   Operation 377 'specregionend' 'empty_18' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_21 : Operation 378 [1/1] (0.00ns)   --->   "br label %9" [conv/conv.cpp:21]   --->   Operation 378 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>

State 22 <SV = 7> <Delay = 15.6>
ST_22 : Operation 379 [1/2] (3.25ns)   --->   "%conv_weights_load_1 = load float* %conv_weights_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 379 'load' 'conv_weights_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_22 : Operation 380 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 380 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_22 : Operation 381 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_load_1, %input_load_1" [conv/conv.cpp:26]   --->   Operation 381 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 12.3>
ST_23 : Operation 382 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_load_1, %input_load_1" [conv/conv.cpp:26]   --->   Operation 382 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 10.5>
ST_24 : Operation 383 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 383 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 10.5>
ST_25 : Operation 384 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 384 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 10.5>
ST_26 : Operation 385 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 385 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 10.5>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 386 'specloopname' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 387 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 387 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "br label %10" [conv/conv.cpp:24]   --->   Operation 388 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 5> <Delay = 13.7>
ST_28 : Operation 389 [1/2] (3.25ns)   --->   "%conv_bias_load_1 = load float* %conv_bias_addr_1, align 4" [conv/conv.cpp:31]   --->   Operation 389 'load' 'conv_bias_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_28 : Operation 390 [4/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1" [conv/conv.cpp:31]   --->   Operation 390 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 6> <Delay = 10.5>
ST_29 : Operation 391 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1" [conv/conv.cpp:31]   --->   Operation 391 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 7> <Delay = 10.5>
ST_30 : Operation 392 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1" [conv/conv.cpp:31]   --->   Operation 392 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 8> <Delay = 15.9>
ST_31 : Operation 393 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1" [conv/conv.cpp:31]   --->   Operation 393 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 394 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 394 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 9> <Delay = 9.66>
ST_32 : Operation 395 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast float %w_sum_1 to i32" [conv/conv.cpp:34]   --->   Operation 395 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_1, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 396 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1 to i23" [conv/conv.cpp:34]   --->   Operation 397 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 398 [1/1] (1.55ns)   --->   "%icmp_ln34_2 = icmp ne i8 %tmp_9, -1" [conv/conv.cpp:34]   --->   Operation 398 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 399 [1/1] (2.44ns)   --->   "%icmp_ln34_3 = icmp eq i23 %trunc_ln34_1, 0" [conv/conv.cpp:34]   --->   Operation 399 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, %icmp_ln34_2" [conv/conv.cpp:34]   --->   Operation 400 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 401 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 401 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, %tmp_10" [conv/conv.cpp:34]   --->   Operation 402 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 403 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_1 = select i1 %and_ln34_1, float %w_sum_1, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 403 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 404 [1/1] (3.25ns)   --->   "store float %select_ln34_1, float* %conv_out_addr_1, align 4" [conv/conv.cpp:35]   --->   Operation 404 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_32 : Operation 405 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv/conv.cpp:38]   --->   Operation 405 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 406 [1/1] (0.00ns)   --->   "br label %7" [conv/conv.cpp:14]   --->   Operation 406 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 4> <Delay = 1.78>
ST_33 : Operation 407 [1/1] (0.00ns)   --->   "%f_0_2 = phi i5 [ 0, %Col_Loop1 ], [ %add_ln14_2, %Filter2_Loop_end2 ]" [conv/conv.cpp:14]   --->   Operation 407 'phi' 'f_0_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 408 [1/1] (1.36ns)   --->   "%icmp_ln14_2 = icmp eq i5 %f_0_2, -16" [conv/conv.cpp:14]   --->   Operation 408 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 409 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 409 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 410 [1/1] (1.78ns)   --->   "%add_ln14_2 = add i5 %f_0_2, 1" [conv/conv.cpp:14]   --->   Operation 410 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 411 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_2, label %Col_Loop2, label %Filter2_Loop_begin2" [conv/conv.cpp:14]   --->   Operation 411 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 412 'specloopname' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_33 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 413 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_33 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i5 %f_0_2 to i64" [conv/conv.cpp:26]   --->   Operation 414 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_33 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i5 %f_0_2 to i11" [conv/conv.cpp:35]   --->   Operation 415 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_33 : Operation 416 [1/1] (1.63ns)   --->   "%add_ln35_12 = add i11 %add_ln35_1, %zext_ln35_4" [conv/conv.cpp:35]   --->   Operation 416 'add' 'add_ln35_12' <Predicate = (!icmp_ln14_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i11 %add_ln35_12 to i64" [conv/conv.cpp:35]   --->   Operation 417 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_33 : Operation 418 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv/conv.cpp:35]   --->   Operation 418 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_33 : Operation 419 [1/1] (1.76ns)   --->   "br label %13" [conv/conv.cpp:18]   --->   Operation 419 'br' <Predicate = (!icmp_ln14_2)> <Delay = 1.76>
ST_33 : Operation 420 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv/conv.cpp:39]   --->   Operation 420 'specregionend' 'empty_20' <Predicate = (icmp_ln14_2)> <Delay = 0.00>
ST_33 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 421 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln14_2)> <Delay = 0.00>
ST_33 : Operation 422 [1/1] (1.76ns)   --->   "br label %17" [conv/conv.cpp:14]   --->   Operation 422 'br' <Predicate = (icmp_ln14_2)> <Delay = 1.76>

State 34 <SV = 5> <Delay = 5.22>
ST_34 : Operation 423 [1/1] (0.00ns)   --->   "%wr_0_2 = phi i2 [ 0, %Filter2_Loop_begin2 ], [ %add_ln18_2, %W_Row_Loop_end2 ]" [conv/conv.cpp:18]   --->   Operation 423 'phi' 'wr_0_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 424 [1/1] (0.00ns)   --->   "%w_sum_0_2 = phi float [ 0.000000e+00, %Filter2_Loop_begin2 ], [ %w_sum_1_2, %W_Row_Loop_end2 ]" [conv/conv.cpp:26]   --->   Operation 424 'phi' 'w_sum_0_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %wr_0_2 to i4" [conv/conv.cpp:18]   --->   Operation 425 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 426 [1/1] (0.95ns)   --->   "%icmp_ln18_2 = icmp eq i2 %wr_0_2, -1" [conv/conv.cpp:18]   --->   Operation 426 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 427 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 427 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 428 [1/1] (1.56ns)   --->   "%add_ln18_2 = add i2 %wr_0_2, 1" [conv/conv.cpp:18]   --->   Operation 428 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 429 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_2, label %Filter2_Loop_end2, label %W_Row_Loop_begin2" [conv/conv.cpp:18]   --->   Operation 429 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 430 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 430 'specloopname' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_34 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 431 'specregionbegin' 'tmp_18' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_34 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i2 %wr_0_2 to i5" [conv/conv.cpp:26]   --->   Operation 432 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_34 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_70 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_2, i2 0)" [conv/conv.cpp:26]   --->   Operation 433 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_34 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i4 %tmp_70 to i5" [conv/conv.cpp:26]   --->   Operation 434 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_34 : Operation 435 [1/1] (1.73ns)   --->   "%sub_ln26_4 = sub i5 %zext_ln26_16, %zext_ln26_15" [conv/conv.cpp:26]   --->   Operation 435 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i5 %sub_ln26_4 to i6" [conv/conv.cpp:26]   --->   Operation 436 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_34 : Operation 437 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %zext_ln18_2, %r_0" [conv/conv.cpp:26]   --->   Operation 437 'add' 'add_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i4 %add_ln26_2 to i8" [conv/conv.cpp:26]   --->   Operation 438 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_34 : Operation 439 [1/1] (3.49ns)   --->   "%mul_ln26_2 = mul i8 %zext_ln26_17, 13" [conv/conv.cpp:26]   --->   Operation 439 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 440 [1/1] (1.76ns)   --->   "br label %14" [conv/conv.cpp:21]   --->   Operation 440 'br' <Predicate = (!icmp_ln18_2)> <Delay = 1.76>
ST_34 : Operation 441 [1/1] (0.00ns)   --->   "%conv_bias_addr_2 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_4" [conv/conv.cpp:31]   --->   Operation 441 'getelementptr' 'conv_bias_addr_2' <Predicate = (icmp_ln18_2)> <Delay = 0.00>
ST_34 : Operation 442 [2/2] (3.25ns)   --->   "%conv_bias_load_2 = load float* %conv_bias_addr_2, align 4" [conv/conv.cpp:31]   --->   Operation 442 'load' 'conv_bias_load_2' <Predicate = (icmp_ln18_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 35 <SV = 6> <Delay = 5.20>
ST_35 : Operation 443 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_0_2, %W_Row_Loop_begin2 ], [ %w_sum_2_2, %W_Col_Loop_end2 ]" [conv/conv.cpp:26]   --->   Operation 443 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 444 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop_begin2 ], [ %add_ln21_1, %W_Col_Loop_end2 ]" [conv/conv.cpp:21]   --->   Operation 444 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_2 to i3" [conv/conv.cpp:21]   --->   Operation 445 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 446 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv/conv.cpp:21]   --->   Operation 446 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 447 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 447 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 448 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_2, 1" [conv/conv.cpp:21]   --->   Operation 448 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 449 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end2, label %W_Col_Loop_begin2" [conv/conv.cpp:21]   --->   Operation 449 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 450 'specloopname' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_35 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 451 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_35 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i2 %wc_0_2 to i6" [conv/conv.cpp:26]   --->   Operation 452 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_35 : Operation 453 [1/1] (1.78ns)   --->   "%add_ln26_26 = add i6 %zext_ln26_33, %sext_ln26_2" [conv/conv.cpp:26]   --->   Operation 453 'add' 'add_ln26_26' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i6 %add_ln26_26 to i4" [conv/conv.cpp:26]   --->   Operation 454 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_35 : Operation 455 [1/1] (0.00ns)   --->   "%p_shl2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_2, i3 0)" [conv/conv.cpp:26]   --->   Operation 455 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_35 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_74 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_26, i1 false)" [conv/conv.cpp:26]   --->   Operation 456 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_35 : Operation 457 [1/1] (1.87ns)   --->   "%sub_ln26_8 = sub i7 %p_shl2, %tmp_74" [conv/conv.cpp:26]   --->   Operation 457 'sub' 'sub_ln26_8' <Predicate = (!icmp_ln21_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 458 [1/1] (1.65ns)   --->   "%add_ln26_12 = add i3 %zext_ln21, 2" [conv/conv.cpp:26]   --->   Operation 458 'add' 'add_ln26_12' <Predicate = (!icmp_ln21_2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i3 %add_ln26_12 to i8" [conv/conv.cpp:26]   --->   Operation 459 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_35 : Operation 460 [1/1] (1.91ns)   --->   "%add_ln26_27 = add i8 %zext_ln26_34, %mul_ln26_2" [conv/conv.cpp:26]   --->   Operation 460 'add' 'add_ln26_27' <Predicate = (!icmp_ln21_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 461 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_27, i3 0)" [conv/conv.cpp:26]   --->   Operation 461 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_35 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_75 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_27, i1 false)" [conv/conv.cpp:26]   --->   Operation 462 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_35 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i9 %tmp_75 to i11" [conv/conv.cpp:26]   --->   Operation 463 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_35 : Operation 464 [1/1] (1.63ns)   --->   "%sub_ln26_9 = sub i11 %p_shl10_cast, %zext_ln26_35" [conv/conv.cpp:26]   --->   Operation 464 'sub' 'sub_ln26_9' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 465 [1/1] (1.76ns)   --->   "br label %15" [conv/conv.cpp:24]   --->   Operation 465 'br' <Predicate = (!icmp_ln21_2)> <Delay = 1.76>
ST_35 : Operation 466 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_18) nounwind" [conv/conv.cpp:29]   --->   Operation 466 'specregionend' 'empty_24' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_35 : Operation 467 [1/1] (0.00ns)   --->   "br label %13" [conv/conv.cpp:18]   --->   Operation 467 'br' <Predicate = (icmp_ln21_2)> <Delay = 0.00>

State 36 <SV = 7> <Delay = 6.76>
ST_36 : Operation 468 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_1_2, %W_Col_Loop_begin2 ], [ %w_sum_3_2, %16 ]" [conv/conv.cpp:26]   --->   Operation 468 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 469 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i3 [ 0, %W_Col_Loop_begin2 ], [ %add_ln24_2, %16 ]" [conv/conv.cpp:24]   --->   Operation 469 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 470 [1/1] (1.13ns)   --->   "%icmp_ln24_2 = icmp eq i3 %ch_0_2, -2" [conv/conv.cpp:24]   --->   Operation 470 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 471 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 471 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 472 [1/1] (1.65ns)   --->   "%add_ln24_2 = add i3 %ch_0_2, 1" [conv/conv.cpp:24]   --->   Operation 472 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 473 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end2, label %16" [conv/conv.cpp:24]   --->   Operation 473 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i3 %ch_0_2 to i7" [conv/conv.cpp:26]   --->   Operation 474 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_36 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i3 %ch_0_2 to i11" [conv/conv.cpp:26]   --->   Operation 475 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_36 : Operation 476 [1/1] (1.87ns)   --->   "%add_ln26_33 = add i7 %zext_ln26_25, %sub_ln26_8" [conv/conv.cpp:26]   --->   Operation 476 'add' 'add_ln26_33' <Predicate = (!icmp_ln24_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_92_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_33, i4 0)" [conv/conv.cpp:26]   --->   Operation 477 'bitconcatenate' 'tmp_92_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_36 : Operation 478 [1/1] (1.63ns)   --->   "%add_ln26_34 = add i11 %zext_ln35_4, %tmp_92_cast" [conv/conv.cpp:26]   --->   Operation 478 'add' 'add_ln26_34' <Predicate = (!icmp_ln24_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i11 %add_ln26_34 to i64" [conv/conv.cpp:26]   --->   Operation 479 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_36 : Operation 480 [1/1] (0.00ns)   --->   "%conv_weights_addr_2 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_52" [conv/conv.cpp:26]   --->   Operation 480 'getelementptr' 'conv_weights_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_36 : Operation 481 [1/1] (1.63ns)   --->   "%add_ln26_35 = add i11 %zext_ln26_51, %sub_ln26_9" [conv/conv.cpp:26]   --->   Operation 481 'add' 'add_ln26_35' <Predicate = (!icmp_ln24_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i11 %add_ln26_35 to i64" [conv/conv.cpp:26]   --->   Operation 482 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_36 : Operation 483 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_53" [conv/conv.cpp:26]   --->   Operation 483 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_36 : Operation 484 [2/2] (3.25ns)   --->   "%conv_weights_load_2 = load float* %conv_weights_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 484 'load' 'conv_weights_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_36 : Operation 485 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 485 'load' 'input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_36 : Operation 486 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_25) nounwind" [conv/conv.cpp:28]   --->   Operation 486 'specregionend' 'empty_26' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_36 : Operation 487 [1/1] (0.00ns)   --->   "br label %14" [conv/conv.cpp:21]   --->   Operation 487 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 37 <SV = 8> <Delay = 15.6>
ST_37 : Operation 488 [1/2] (3.25ns)   --->   "%conv_weights_load_2 = load float* %conv_weights_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 488 'load' 'conv_weights_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_37 : Operation 489 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 489 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_37 : Operation 490 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_load_2, %input_load_2" [conv/conv.cpp:26]   --->   Operation 490 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 12.3>
ST_38 : Operation 491 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_load_2, %input_load_2" [conv/conv.cpp:26]   --->   Operation 491 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 10.5>
ST_39 : Operation 492 [4/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 492 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 11> <Delay = 10.5>
ST_40 : Operation 493 [3/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 493 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 12> <Delay = 10.5>
ST_41 : Operation 494 [2/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 494 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 13> <Delay = 10.5>
ST_42 : Operation 495 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 495 'specloopname' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 496 [1/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 496 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 497 [1/1] (0.00ns)   --->   "br label %15" [conv/conv.cpp:24]   --->   Operation 497 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 6> <Delay = 13.7>
ST_43 : Operation 498 [1/2] (3.25ns)   --->   "%conv_bias_load_2 = load float* %conv_bias_addr_2, align 4" [conv/conv.cpp:31]   --->   Operation 498 'load' 'conv_bias_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_43 : Operation 499 [4/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2" [conv/conv.cpp:31]   --->   Operation 499 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 7> <Delay = 10.5>
ST_44 : Operation 500 [3/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2" [conv/conv.cpp:31]   --->   Operation 500 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 8> <Delay = 10.5>
ST_45 : Operation 501 [2/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2" [conv/conv.cpp:31]   --->   Operation 501 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 9> <Delay = 15.9>
ST_46 : Operation 502 [1/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2" [conv/conv.cpp:31]   --->   Operation 502 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 503 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 503 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 10> <Delay = 9.66>
ST_47 : Operation 504 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast float %w_sum_2 to i32" [conv/conv.cpp:34]   --->   Operation 504 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_2, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 505 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2 to i23" [conv/conv.cpp:34]   --->   Operation 506 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 507 [1/1] (1.55ns)   --->   "%icmp_ln34_4 = icmp ne i8 %tmp_16, -1" [conv/conv.cpp:34]   --->   Operation 507 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 508 [1/1] (2.44ns)   --->   "%icmp_ln34_5 = icmp eq i23 %trunc_ln34_2, 0" [conv/conv.cpp:34]   --->   Operation 508 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, %icmp_ln34_4" [conv/conv.cpp:34]   --->   Operation 509 'or' 'or_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 510 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 510 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, %tmp_17" [conv/conv.cpp:34]   --->   Operation 511 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 512 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %and_ln34_2, float %w_sum_2, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 512 'select' 'select_ln34_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 513 [1/1] (3.25ns)   --->   "store float %select_ln34_2, float* %conv_out_addr_2, align 4" [conv/conv.cpp:35]   --->   Operation 513 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_47 : Operation 514 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_8) nounwind" [conv/conv.cpp:38]   --->   Operation 514 'specregionend' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 515 [1/1] (0.00ns)   --->   "br label %12" [conv/conv.cpp:14]   --->   Operation 515 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 5> <Delay = 1.78>
ST_48 : Operation 516 [1/1] (0.00ns)   --->   "%f_0_3 = phi i5 [ 0, %Col_Loop2 ], [ %add_ln14_3, %Filter2_Loop_end3 ]" [conv/conv.cpp:14]   --->   Operation 516 'phi' 'f_0_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 517 [1/1] (1.36ns)   --->   "%icmp_ln14_3 = icmp eq i5 %f_0_3, -16" [conv/conv.cpp:14]   --->   Operation 517 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 518 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 518 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 519 [1/1] (1.78ns)   --->   "%add_ln14_3 = add i5 %f_0_3, 1" [conv/conv.cpp:14]   --->   Operation 519 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 520 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_3, label %Col_Loop3, label %Filter2_Loop_begin3" [conv/conv.cpp:14]   --->   Operation 520 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 521 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 521 'specloopname' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_48 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 522 'specregionbegin' 'tmp_15' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_48 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i5 %f_0_3 to i64" [conv/conv.cpp:26]   --->   Operation 523 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_48 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i5 %f_0_3 to i11" [conv/conv.cpp:35]   --->   Operation 524 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_48 : Operation 525 [1/1] (1.63ns)   --->   "%add_ln35_13 = add i11 %add_ln35_2, %zext_ln35_6" [conv/conv.cpp:35]   --->   Operation 525 'add' 'add_ln35_13' <Predicate = (!icmp_ln14_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i11 %add_ln35_13 to i64" [conv/conv.cpp:35]   --->   Operation 526 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_48 : Operation 527 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv/conv.cpp:35]   --->   Operation 527 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_48 : Operation 528 [1/1] (1.76ns)   --->   "br label %18" [conv/conv.cpp:18]   --->   Operation 528 'br' <Predicate = (!icmp_ln14_3)> <Delay = 1.76>
ST_48 : Operation 529 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_7) nounwind" [conv/conv.cpp:39]   --->   Operation 529 'specregionend' 'empty_28' <Predicate = (icmp_ln14_3)> <Delay = 0.00>
ST_48 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 530 'specregionbegin' 'tmp_13' <Predicate = (icmp_ln14_3)> <Delay = 0.00>
ST_48 : Operation 531 [1/1] (1.76ns)   --->   "br label %22" [conv/conv.cpp:14]   --->   Operation 531 'br' <Predicate = (icmp_ln14_3)> <Delay = 1.76>

State 49 <SV = 6> <Delay = 5.22>
ST_49 : Operation 532 [1/1] (0.00ns)   --->   "%wr_0_3 = phi i2 [ 0, %Filter2_Loop_begin3 ], [ %add_ln18_3, %W_Row_Loop_end3 ]" [conv/conv.cpp:18]   --->   Operation 532 'phi' 'wr_0_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 533 [1/1] (0.00ns)   --->   "%w_sum_0_3 = phi float [ 0.000000e+00, %Filter2_Loop_begin3 ], [ %w_sum_1_3, %W_Row_Loop_end3 ]" [conv/conv.cpp:26]   --->   Operation 533 'phi' 'w_sum_0_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i2 %wr_0_3 to i4" [conv/conv.cpp:18]   --->   Operation 534 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 535 [1/1] (0.95ns)   --->   "%icmp_ln18_3 = icmp eq i2 %wr_0_3, -1" [conv/conv.cpp:18]   --->   Operation 535 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 536 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 536 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 537 [1/1] (1.56ns)   --->   "%add_ln18_3 = add i2 %wr_0_3, 1" [conv/conv.cpp:18]   --->   Operation 537 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 538 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_3, label %Filter2_Loop_end3, label %W_Row_Loop_begin3" [conv/conv.cpp:18]   --->   Operation 538 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 539 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 539 'specloopname' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_49 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 540 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_49 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i2 %wr_0_3 to i5" [conv/conv.cpp:26]   --->   Operation 541 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_49 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_73 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_3, i2 0)" [conv/conv.cpp:26]   --->   Operation 542 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_49 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i4 %tmp_73 to i5" [conv/conv.cpp:26]   --->   Operation 543 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_49 : Operation 544 [1/1] (1.73ns)   --->   "%sub_ln26_7 = sub i5 %zext_ln26_29, %zext_ln26_28" [conv/conv.cpp:26]   --->   Operation 544 'sub' 'sub_ln26_7' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i5 %sub_ln26_7 to i6" [conv/conv.cpp:26]   --->   Operation 545 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_49 : Operation 546 [1/1] (1.73ns)   --->   "%add_ln26_3 = add i4 %zext_ln18_3, %r_0" [conv/conv.cpp:26]   --->   Operation 546 'add' 'add_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i4 %add_ln26_3 to i8" [conv/conv.cpp:26]   --->   Operation 547 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_49 : Operation 548 [1/1] (3.49ns)   --->   "%mul_ln26_3 = mul i8 %zext_ln26_30, 13" [conv/conv.cpp:26]   --->   Operation 548 'mul' 'mul_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 549 [1/1] (1.76ns)   --->   "br label %19" [conv/conv.cpp:21]   --->   Operation 549 'br' <Predicate = (!icmp_ln18_3)> <Delay = 1.76>
ST_49 : Operation 550 [1/1] (0.00ns)   --->   "%conv_bias_addr_3 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_8" [conv/conv.cpp:31]   --->   Operation 550 'getelementptr' 'conv_bias_addr_3' <Predicate = (icmp_ln18_3)> <Delay = 0.00>
ST_49 : Operation 551 [2/2] (3.25ns)   --->   "%conv_bias_load_3 = load float* %conv_bias_addr_3, align 4" [conv/conv.cpp:31]   --->   Operation 551 'load' 'conv_bias_load_3' <Predicate = (icmp_ln18_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 50 <SV = 7> <Delay = 5.20>
ST_50 : Operation 552 [1/1] (0.00ns)   --->   "%w_sum_1_3 = phi float [ %w_sum_0_3, %W_Row_Loop_begin3 ], [ %w_sum_2_3, %W_Col_Loop_end3 ]" [conv/conv.cpp:26]   --->   Operation 552 'phi' 'w_sum_1_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 553 [1/1] (0.00ns)   --->   "%wc_0_3 = phi i2 [ 0, %W_Row_Loop_begin3 ], [ %add_ln21_2, %W_Col_Loop_end3 ]" [conv/conv.cpp:21]   --->   Operation 553 'phi' 'wc_0_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_3 to i3" [conv/conv.cpp:21]   --->   Operation 554 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 555 [1/1] (0.95ns)   --->   "%icmp_ln21_3 = icmp eq i2 %wc_0_3, -1" [conv/conv.cpp:21]   --->   Operation 555 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 556 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 556 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 557 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_3, 1" [conv/conv.cpp:21]   --->   Operation 557 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 558 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %W_Row_Loop_end3, label %W_Col_Loop_begin3" [conv/conv.cpp:21]   --->   Operation 558 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 559 'specloopname' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_50 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 560 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_50 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i2 %wc_0_3 to i6" [conv/conv.cpp:26]   --->   Operation 561 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_50 : Operation 562 [1/1] (1.78ns)   --->   "%add_ln26_31 = add i6 %zext_ln26_46, %sext_ln26_3" [conv/conv.cpp:26]   --->   Operation 562 'add' 'add_ln26_31' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = trunc i6 %add_ln26_31 to i4" [conv/conv.cpp:26]   --->   Operation 563 'trunc' 'trunc_ln26_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_50 : Operation 564 [1/1] (0.00ns)   --->   "%p_shl3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_3, i3 0)" [conv/conv.cpp:26]   --->   Operation 564 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_50 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_77 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_31, i1 false)" [conv/conv.cpp:26]   --->   Operation 565 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_50 : Operation 566 [1/1] (1.87ns)   --->   "%sub_ln26_11 = sub i7 %p_shl3, %tmp_77" [conv/conv.cpp:26]   --->   Operation 566 'sub' 'sub_ln26_11' <Predicate = (!icmp_ln21_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 567 [1/1] (1.65ns)   --->   "%add_ln26_13 = add i3 %zext_ln21_1, 3" [conv/conv.cpp:26]   --->   Operation 567 'add' 'add_ln26_13' <Predicate = (!icmp_ln21_3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i3 %add_ln26_13 to i8" [conv/conv.cpp:26]   --->   Operation 568 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_50 : Operation 569 [1/1] (1.91ns)   --->   "%add_ln26_32 = add i8 %zext_ln26_47, %mul_ln26_3" [conv/conv.cpp:26]   --->   Operation 569 'add' 'add_ln26_32' <Predicate = (!icmp_ln21_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 570 [1/1] (0.00ns)   --->   "%p_shl14_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_32, i3 0)" [conv/conv.cpp:26]   --->   Operation 570 'bitconcatenate' 'p_shl14_cast' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_50 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_78 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_32, i1 false)" [conv/conv.cpp:26]   --->   Operation 571 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_50 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i9 %tmp_78 to i11" [conv/conv.cpp:26]   --->   Operation 572 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_50 : Operation 573 [1/1] (1.63ns)   --->   "%sub_ln26_12 = sub i11 %p_shl14_cast, %zext_ln26_48" [conv/conv.cpp:26]   --->   Operation 573 'sub' 'sub_ln26_12' <Predicate = (!icmp_ln21_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 574 [1/1] (1.76ns)   --->   "br label %20" [conv/conv.cpp:24]   --->   Operation 574 'br' <Predicate = (!icmp_ln21_3)> <Delay = 1.76>
ST_50 : Operation 575 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_24) nounwind" [conv/conv.cpp:29]   --->   Operation 575 'specregionend' 'empty_32' <Predicate = (icmp_ln21_3)> <Delay = 0.00>
ST_50 : Operation 576 [1/1] (0.00ns)   --->   "br label %18" [conv/conv.cpp:18]   --->   Operation 576 'br' <Predicate = (icmp_ln21_3)> <Delay = 0.00>

State 51 <SV = 8> <Delay = 6.76>
ST_51 : Operation 577 [1/1] (0.00ns)   --->   "%w_sum_2_3 = phi float [ %w_sum_1_3, %W_Col_Loop_begin3 ], [ %w_sum_3_3, %21 ]" [conv/conv.cpp:26]   --->   Operation 577 'phi' 'w_sum_2_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 578 [1/1] (0.00ns)   --->   "%ch_0_3 = phi i3 [ 0, %W_Col_Loop_begin3 ], [ %add_ln24_3, %21 ]" [conv/conv.cpp:24]   --->   Operation 578 'phi' 'ch_0_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 579 [1/1] (1.13ns)   --->   "%icmp_ln24_3 = icmp eq i3 %ch_0_3, -2" [conv/conv.cpp:24]   --->   Operation 579 'icmp' 'icmp_ln24_3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 580 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 580 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 581 [1/1] (1.65ns)   --->   "%add_ln24_3 = add i3 %ch_0_3, 1" [conv/conv.cpp:24]   --->   Operation 581 'add' 'add_ln24_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 582 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_3, label %W_Col_Loop_end3, label %21" [conv/conv.cpp:24]   --->   Operation 582 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i3 %ch_0_3 to i7" [conv/conv.cpp:26]   --->   Operation 583 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_51 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i3 %ch_0_3 to i11" [conv/conv.cpp:26]   --->   Operation 584 'zext' 'zext_ln26_62' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_51 : Operation 585 [1/1] (1.87ns)   --->   "%add_ln26_38 = add i7 %zext_ln26_31, %sub_ln26_11" [conv/conv.cpp:26]   --->   Operation 585 'add' 'add_ln26_38' <Predicate = (!icmp_ln24_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_99_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_38, i4 0)" [conv/conv.cpp:26]   --->   Operation 586 'bitconcatenate' 'tmp_99_cast' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_51 : Operation 587 [1/1] (1.63ns)   --->   "%add_ln26_39 = add i11 %zext_ln35_6, %tmp_99_cast" [conv/conv.cpp:26]   --->   Operation 587 'add' 'add_ln26_39' <Predicate = (!icmp_ln24_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln26_65 = zext i11 %add_ln26_39 to i64" [conv/conv.cpp:26]   --->   Operation 588 'zext' 'zext_ln26_65' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_51 : Operation 589 [1/1] (0.00ns)   --->   "%conv_weights_addr_3 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_65" [conv/conv.cpp:26]   --->   Operation 589 'getelementptr' 'conv_weights_addr_3' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_51 : Operation 590 [1/1] (1.63ns)   --->   "%add_ln26_40 = add i11 %zext_ln26_62, %sub_ln26_12" [conv/conv.cpp:26]   --->   Operation 590 'add' 'add_ln26_40' <Predicate = (!icmp_ln24_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln26_66 = zext i11 %add_ln26_40 to i64" [conv/conv.cpp:26]   --->   Operation 591 'zext' 'zext_ln26_66' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_51 : Operation 592 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_66" [conv/conv.cpp:26]   --->   Operation 592 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_51 : Operation 593 [2/2] (3.25ns)   --->   "%conv_weights_load_3 = load float* %conv_weights_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 593 'load' 'conv_weights_load_3' <Predicate = (!icmp_ln24_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_51 : Operation 594 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 594 'load' 'input_load_3' <Predicate = (!icmp_ln24_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_51 : Operation 595 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_31) nounwind" [conv/conv.cpp:28]   --->   Operation 595 'specregionend' 'empty_34' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_51 : Operation 596 [1/1] (0.00ns)   --->   "br label %19" [conv/conv.cpp:21]   --->   Operation 596 'br' <Predicate = (icmp_ln24_3)> <Delay = 0.00>

State 52 <SV = 9> <Delay = 15.6>
ST_52 : Operation 597 [1/2] (3.25ns)   --->   "%conv_weights_load_3 = load float* %conv_weights_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 597 'load' 'conv_weights_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_52 : Operation 598 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 598 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_52 : Operation 599 [2/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_weights_load_3, %input_load_3" [conv/conv.cpp:26]   --->   Operation 599 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 10> <Delay = 12.3>
ST_53 : Operation 600 [1/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_weights_load_3, %input_load_3" [conv/conv.cpp:26]   --->   Operation 600 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 11> <Delay = 10.5>
ST_54 : Operation 601 [4/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 601 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 12> <Delay = 10.5>
ST_55 : Operation 602 [3/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 602 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 13> <Delay = 10.5>
ST_56 : Operation 603 [2/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 603 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 14> <Delay = 10.5>
ST_57 : Operation 604 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 604 'specloopname' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 605 [1/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 605 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 606 [1/1] (0.00ns)   --->   "br label %20" [conv/conv.cpp:24]   --->   Operation 606 'br' <Predicate = true> <Delay = 0.00>

State 58 <SV = 7> <Delay = 13.7>
ST_58 : Operation 607 [1/2] (3.25ns)   --->   "%conv_bias_load_3 = load float* %conv_bias_addr_3, align 4" [conv/conv.cpp:31]   --->   Operation 607 'load' 'conv_bias_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_58 : Operation 608 [4/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3" [conv/conv.cpp:31]   --->   Operation 608 'fadd' 'w_sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 8> <Delay = 10.5>
ST_59 : Operation 609 [3/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3" [conv/conv.cpp:31]   --->   Operation 609 'fadd' 'w_sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 9> <Delay = 10.5>
ST_60 : Operation 610 [2/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3" [conv/conv.cpp:31]   --->   Operation 610 'fadd' 'w_sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 10> <Delay = 15.9>
ST_61 : Operation 611 [1/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3" [conv/conv.cpp:31]   --->   Operation 611 'fadd' 'w_sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 612 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 612 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 11> <Delay = 9.66>
ST_62 : Operation 613 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast float %w_sum_11 to i32" [conv/conv.cpp:34]   --->   Operation 613 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_3, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 614 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3 to i23" [conv/conv.cpp:34]   --->   Operation 615 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 616 [1/1] (1.55ns)   --->   "%icmp_ln34_6 = icmp ne i8 %tmp_22, -1" [conv/conv.cpp:34]   --->   Operation 616 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 617 [1/1] (2.44ns)   --->   "%icmp_ln34_7 = icmp eq i23 %trunc_ln34_3, 0" [conv/conv.cpp:34]   --->   Operation 617 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, %icmp_ln34_6" [conv/conv.cpp:34]   --->   Operation 618 'or' 'or_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 619 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 619 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, %tmp_23" [conv/conv.cpp:34]   --->   Operation 620 'and' 'and_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 621 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %and_ln34_3, float %w_sum_11, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 621 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 622 [1/1] (3.25ns)   --->   "store float %select_ln34_3, float* %conv_out_addr_3, align 4" [conv/conv.cpp:35]   --->   Operation 622 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_62 : Operation 623 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_15) nounwind" [conv/conv.cpp:38]   --->   Operation 623 'specregionend' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 624 [1/1] (0.00ns)   --->   "br label %17" [conv/conv.cpp:14]   --->   Operation 624 'br' <Predicate = true> <Delay = 0.00>

State 63 <SV = 6> <Delay = 1.78>
ST_63 : Operation 625 [1/1] (0.00ns)   --->   "%f_0_4 = phi i5 [ 0, %Col_Loop3 ], [ %add_ln14_4, %Filter2_Loop_end4 ]" [conv/conv.cpp:14]   --->   Operation 625 'phi' 'f_0_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 626 [1/1] (1.36ns)   --->   "%icmp_ln14_4 = icmp eq i5 %f_0_4, -16" [conv/conv.cpp:14]   --->   Operation 626 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 627 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 627 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 628 [1/1] (1.78ns)   --->   "%add_ln14_4 = add i5 %f_0_4, 1" [conv/conv.cpp:14]   --->   Operation 628 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 629 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_4, label %Col_Loop4, label %Filter2_Loop_begin4" [conv/conv.cpp:14]   --->   Operation 629 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 630 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 630 'specloopname' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_63 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 631 'specregionbegin' 'tmp_21' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_63 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i5 %f_0_4 to i64" [conv/conv.cpp:26]   --->   Operation 632 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_63 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i5 %f_0_4 to i11" [conv/conv.cpp:35]   --->   Operation 633 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_63 : Operation 634 [1/1] (1.63ns)   --->   "%add_ln35_14 = add i11 %add_ln35_3, %zext_ln35_8" [conv/conv.cpp:35]   --->   Operation 634 'add' 'add_ln35_14' <Predicate = (!icmp_ln14_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i11 %add_ln35_14 to i64" [conv/conv.cpp:35]   --->   Operation 635 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_63 : Operation 636 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_9" [conv/conv.cpp:35]   --->   Operation 636 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_63 : Operation 637 [1/1] (1.76ns)   --->   "br label %23" [conv/conv.cpp:18]   --->   Operation 637 'br' <Predicate = (!icmp_ln14_4)> <Delay = 1.76>
ST_63 : Operation 638 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_13) nounwind" [conv/conv.cpp:39]   --->   Operation 638 'specregionend' 'empty_36' <Predicate = (icmp_ln14_4)> <Delay = 0.00>
ST_63 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 639 'specregionbegin' 'tmp_20' <Predicate = (icmp_ln14_4)> <Delay = 0.00>
ST_63 : Operation 640 [1/1] (1.76ns)   --->   "br label %27" [conv/conv.cpp:14]   --->   Operation 640 'br' <Predicate = (icmp_ln14_4)> <Delay = 1.76>

State 64 <SV = 7> <Delay = 5.22>
ST_64 : Operation 641 [1/1] (0.00ns)   --->   "%wr_0_4 = phi i2 [ 0, %Filter2_Loop_begin4 ], [ %add_ln18_4, %W_Row_Loop_end4 ]" [conv/conv.cpp:18]   --->   Operation 641 'phi' 'wr_0_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 642 [1/1] (0.00ns)   --->   "%w_sum_0_4 = phi float [ 0.000000e+00, %Filter2_Loop_begin4 ], [ %w_sum_1_4, %W_Row_Loop_end4 ]" [conv/conv.cpp:26]   --->   Operation 642 'phi' 'w_sum_0_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i2 %wr_0_4 to i4" [conv/conv.cpp:18]   --->   Operation 643 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 644 [1/1] (0.95ns)   --->   "%icmp_ln18_4 = icmp eq i2 %wr_0_4, -1" [conv/conv.cpp:18]   --->   Operation 644 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 645 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 645 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 646 [1/1] (1.56ns)   --->   "%add_ln18_4 = add i2 %wr_0_4, 1" [conv/conv.cpp:18]   --->   Operation 646 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 647 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_4, label %Filter2_Loop_end4, label %W_Row_Loop_begin4" [conv/conv.cpp:18]   --->   Operation 647 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 648 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 648 'specloopname' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_64 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 649 'specregionbegin' 'tmp_30' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_64 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i2 %wr_0_4 to i5" [conv/conv.cpp:26]   --->   Operation 650 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_64 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_76 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_4, i2 0)" [conv/conv.cpp:26]   --->   Operation 651 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_64 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i4 %tmp_76 to i5" [conv/conv.cpp:26]   --->   Operation 652 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_64 : Operation 653 [1/1] (1.73ns)   --->   "%sub_ln26_10 = sub i5 %zext_ln26_42, %zext_ln26_41" [conv/conv.cpp:26]   --->   Operation 653 'sub' 'sub_ln26_10' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i5 %sub_ln26_10 to i6" [conv/conv.cpp:26]   --->   Operation 654 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_64 : Operation 655 [1/1] (1.73ns)   --->   "%add_ln26_4 = add i4 %zext_ln18_4, %r_0" [conv/conv.cpp:26]   --->   Operation 655 'add' 'add_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i4 %add_ln26_4 to i8" [conv/conv.cpp:26]   --->   Operation 656 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_64 : Operation 657 [1/1] (3.49ns)   --->   "%mul_ln26_4 = mul i8 %zext_ln26_45, 13" [conv/conv.cpp:26]   --->   Operation 657 'mul' 'mul_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 658 [1/1] (1.76ns)   --->   "br label %24" [conv/conv.cpp:21]   --->   Operation 658 'br' <Predicate = (!icmp_ln18_4)> <Delay = 1.76>
ST_64 : Operation 659 [1/1] (0.00ns)   --->   "%conv_bias_addr_4 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_14" [conv/conv.cpp:31]   --->   Operation 659 'getelementptr' 'conv_bias_addr_4' <Predicate = (icmp_ln18_4)> <Delay = 0.00>
ST_64 : Operation 660 [2/2] (3.25ns)   --->   "%conv_bias_load_4 = load float* %conv_bias_addr_4, align 4" [conv/conv.cpp:31]   --->   Operation 660 'load' 'conv_bias_load_4' <Predicate = (icmp_ln18_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 65 <SV = 8> <Delay = 3.65>
ST_65 : Operation 661 [1/1] (0.00ns)   --->   "%w_sum_1_4 = phi float [ %w_sum_0_4, %W_Row_Loop_begin4 ], [ %w_sum_2_4, %W_Col_Loop_end4 ]" [conv/conv.cpp:26]   --->   Operation 661 'phi' 'w_sum_1_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 662 [1/1] (0.00ns)   --->   "%wc_0_4 = phi i2 [ 0, %W_Row_Loop_begin4 ], [ %add_ln21_3, %W_Col_Loop_end4 ]" [conv/conv.cpp:21]   --->   Operation 662 'phi' 'wc_0_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 663 [1/1] (0.95ns)   --->   "%icmp_ln21_4 = icmp eq i2 %wc_0_4, -1" [conv/conv.cpp:21]   --->   Operation 663 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 664 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 664 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 665 [1/1] (1.56ns)   --->   "%add_ln21_3 = add i2 %wc_0_4, 1" [conv/conv.cpp:21]   --->   Operation 665 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 666 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_4, label %W_Row_Loop_end4, label %W_Col_Loop_begin4" [conv/conv.cpp:21]   --->   Operation 666 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 667 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 667 'specloopname' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 668 'specregionbegin' 'tmp_35' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i2 %wc_0_4 to i6" [conv/conv.cpp:26]   --->   Operation 669 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 670 [1/1] (1.78ns)   --->   "%add_ln26_36 = add i6 %zext_ln26_58, %sext_ln26_4" [conv/conv.cpp:26]   --->   Operation 670 'add' 'add_ln26_36' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = trunc i6 %add_ln26_36 to i4" [conv/conv.cpp:26]   --->   Operation 671 'trunc' 'trunc_ln26_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 672 [1/1] (0.00ns)   --->   "%p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_4, i3 0)" [conv/conv.cpp:26]   --->   Operation 672 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_80 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_36, i1 false)" [conv/conv.cpp:26]   --->   Operation 673 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 674 [1/1] (1.87ns)   --->   "%sub_ln26_14 = sub i7 %p_shl4, %tmp_80" [conv/conv.cpp:26]   --->   Operation 674 'sub' 'sub_ln26_14' <Predicate = (!icmp_ln21_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 675 [1/1] (0.00ns)   --->   "%or_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %wc_0_4)" [conv/conv.cpp:26]   --->   Operation 675 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i3 %or_ln to i8" [conv/conv.cpp:26]   --->   Operation 676 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 677 [1/1] (1.91ns)   --->   "%add_ln26_37 = add i8 %zext_ln26_59, %mul_ln26_4" [conv/conv.cpp:26]   --->   Operation 677 'add' 'add_ln26_37' <Predicate = (!icmp_ln21_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 678 [1/1] (0.00ns)   --->   "%p_shl18_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_37, i3 0)" [conv/conv.cpp:26]   --->   Operation 678 'bitconcatenate' 'p_shl18_cast' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_81 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_37, i1 false)" [conv/conv.cpp:26]   --->   Operation 679 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i9 %tmp_81 to i11" [conv/conv.cpp:26]   --->   Operation 680 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 681 [1/1] (1.63ns)   --->   "%sub_ln26_15 = sub i11 %p_shl18_cast, %zext_ln26_61" [conv/conv.cpp:26]   --->   Operation 681 'sub' 'sub_ln26_15' <Predicate = (!icmp_ln21_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 682 [1/1] (1.76ns)   --->   "br label %25" [conv/conv.cpp:24]   --->   Operation 682 'br' <Predicate = (!icmp_ln21_4)> <Delay = 1.76>
ST_65 : Operation 683 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_30) nounwind" [conv/conv.cpp:29]   --->   Operation 683 'specregionend' 'empty_40' <Predicate = (icmp_ln21_4)> <Delay = 0.00>
ST_65 : Operation 684 [1/1] (0.00ns)   --->   "br label %23" [conv/conv.cpp:18]   --->   Operation 684 'br' <Predicate = (icmp_ln21_4)> <Delay = 0.00>

State 66 <SV = 9> <Delay = 6.76>
ST_66 : Operation 685 [1/1] (0.00ns)   --->   "%w_sum_2_4 = phi float [ %w_sum_1_4, %W_Col_Loop_begin4 ], [ %w_sum_3_4, %26 ]" [conv/conv.cpp:26]   --->   Operation 685 'phi' 'w_sum_2_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 686 [1/1] (0.00ns)   --->   "%ch_0_4 = phi i3 [ 0, %W_Col_Loop_begin4 ], [ %add_ln24_4, %26 ]" [conv/conv.cpp:24]   --->   Operation 686 'phi' 'ch_0_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 687 [1/1] (1.13ns)   --->   "%icmp_ln24_4 = icmp eq i3 %ch_0_4, -2" [conv/conv.cpp:24]   --->   Operation 687 'icmp' 'icmp_ln24_4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 688 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 688 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 689 [1/1] (1.65ns)   --->   "%add_ln24_4 = add i3 %ch_0_4, 1" [conv/conv.cpp:24]   --->   Operation 689 'add' 'add_ln24_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 690 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_4, label %W_Col_Loop_end4, label %26" [conv/conv.cpp:24]   --->   Operation 690 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i3 %ch_0_4 to i7" [conv/conv.cpp:26]   --->   Operation 691 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_66 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln26_73 = zext i3 %ch_0_4 to i11" [conv/conv.cpp:26]   --->   Operation 692 'zext' 'zext_ln26_73' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_66 : Operation 693 [1/1] (1.87ns)   --->   "%add_ln26_43 = add i7 %zext_ln26_37, %sub_ln26_14" [conv/conv.cpp:26]   --->   Operation 693 'add' 'add_ln26_43' <Predicate = (!icmp_ln24_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_106_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_43, i4 0)" [conv/conv.cpp:26]   --->   Operation 694 'bitconcatenate' 'tmp_106_cast' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_66 : Operation 695 [1/1] (1.63ns)   --->   "%add_ln26_44 = add i11 %zext_ln35_8, %tmp_106_cast" [conv/conv.cpp:26]   --->   Operation 695 'add' 'add_ln26_44' <Predicate = (!icmp_ln24_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln26_74 = zext i11 %add_ln26_44 to i64" [conv/conv.cpp:26]   --->   Operation 696 'zext' 'zext_ln26_74' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_66 : Operation 697 [1/1] (0.00ns)   --->   "%conv_weights_addr_4 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_74" [conv/conv.cpp:26]   --->   Operation 697 'getelementptr' 'conv_weights_addr_4' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_66 : Operation 698 [1/1] (1.63ns)   --->   "%add_ln26_45 = add i11 %zext_ln26_73, %sub_ln26_15" [conv/conv.cpp:26]   --->   Operation 698 'add' 'add_ln26_45' <Predicate = (!icmp_ln24_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln26_75 = zext i11 %add_ln26_45 to i64" [conv/conv.cpp:26]   --->   Operation 699 'zext' 'zext_ln26_75' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_66 : Operation 700 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_75" [conv/conv.cpp:26]   --->   Operation 700 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_66 : Operation 701 [2/2] (3.25ns)   --->   "%conv_weights_load_4 = load float* %conv_weights_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 701 'load' 'conv_weights_load_4' <Predicate = (!icmp_ln24_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_66 : Operation 702 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 702 'load' 'input_load_4' <Predicate = (!icmp_ln24_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_66 : Operation 703 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_35) nounwind" [conv/conv.cpp:28]   --->   Operation 703 'specregionend' 'empty_42' <Predicate = (icmp_ln24_4)> <Delay = 0.00>
ST_66 : Operation 704 [1/1] (0.00ns)   --->   "br label %24" [conv/conv.cpp:21]   --->   Operation 704 'br' <Predicate = (icmp_ln24_4)> <Delay = 0.00>

State 67 <SV = 10> <Delay = 15.6>
ST_67 : Operation 705 [1/2] (3.25ns)   --->   "%conv_weights_load_4 = load float* %conv_weights_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 705 'load' 'conv_weights_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_67 : Operation 706 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 706 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_67 : Operation 707 [2/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_weights_load_4, %input_load_4" [conv/conv.cpp:26]   --->   Operation 707 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 11> <Delay = 12.3>
ST_68 : Operation 708 [1/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_weights_load_4, %input_load_4" [conv/conv.cpp:26]   --->   Operation 708 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 12> <Delay = 10.5>
ST_69 : Operation 709 [4/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 709 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 13> <Delay = 10.5>
ST_70 : Operation 710 [3/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 710 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 14> <Delay = 10.5>
ST_71 : Operation 711 [2/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 711 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 15> <Delay = 10.5>
ST_72 : Operation 712 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 712 'specloopname' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 713 [1/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 713 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 714 [1/1] (0.00ns)   --->   "br label %25" [conv/conv.cpp:24]   --->   Operation 714 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 8> <Delay = 13.7>
ST_73 : Operation 715 [1/2] (3.25ns)   --->   "%conv_bias_load_4 = load float* %conv_bias_addr_4, align 4" [conv/conv.cpp:31]   --->   Operation 715 'load' 'conv_bias_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_73 : Operation 716 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4" [conv/conv.cpp:31]   --->   Operation 716 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 9> <Delay = 10.5>
ST_74 : Operation 717 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4" [conv/conv.cpp:31]   --->   Operation 717 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 10> <Delay = 10.5>
ST_75 : Operation 718 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4" [conv/conv.cpp:31]   --->   Operation 718 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 11> <Delay = 15.9>
ST_76 : Operation 719 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4" [conv/conv.cpp:31]   --->   Operation 719 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 720 [2/2] (5.43ns)   --->   "%tmp_29 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 720 'fcmp' 'tmp_29' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 12> <Delay = 9.66>
ST_77 : Operation 721 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast float %w_sum_4 to i32" [conv/conv.cpp:34]   --->   Operation 721 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_4, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 722 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4 to i23" [conv/conv.cpp:34]   --->   Operation 723 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 724 [1/1] (1.55ns)   --->   "%icmp_ln34_8 = icmp ne i8 %tmp_28, -1" [conv/conv.cpp:34]   --->   Operation 724 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 725 [1/1] (2.44ns)   --->   "%icmp_ln34_9 = icmp eq i23 %trunc_ln34_4, 0" [conv/conv.cpp:34]   --->   Operation 725 'icmp' 'icmp_ln34_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, %icmp_ln34_8" [conv/conv.cpp:34]   --->   Operation 726 'or' 'or_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 727 [1/2] (5.43ns)   --->   "%tmp_29 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 727 'fcmp' 'tmp_29' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, %tmp_29" [conv/conv.cpp:34]   --->   Operation 728 'and' 'and_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 729 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_4 = select i1 %and_ln34_4, float %w_sum_4, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 729 'select' 'select_ln34_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 730 [1/1] (3.25ns)   --->   "store float %select_ln34_4, float* %conv_out_addr_4, align 4" [conv/conv.cpp:35]   --->   Operation 730 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_77 : Operation 731 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_21) nounwind" [conv/conv.cpp:38]   --->   Operation 731 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 732 [1/1] (0.00ns)   --->   "br label %22" [conv/conv.cpp:14]   --->   Operation 732 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 7> <Delay = 1.78>
ST_78 : Operation 733 [1/1] (0.00ns)   --->   "%f_0_5 = phi i5 [ 0, %Col_Loop4 ], [ %add_ln14_5, %Filter2_Loop_end5 ]" [conv/conv.cpp:14]   --->   Operation 733 'phi' 'f_0_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 734 [1/1] (1.36ns)   --->   "%icmp_ln14_5 = icmp eq i5 %f_0_5, -16" [conv/conv.cpp:14]   --->   Operation 734 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 735 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 735 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 736 [1/1] (1.78ns)   --->   "%add_ln14_5 = add i5 %f_0_5, 1" [conv/conv.cpp:14]   --->   Operation 736 'add' 'add_ln14_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 737 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_5, label %Col_Loop5, label %Filter2_Loop_begin5" [conv/conv.cpp:14]   --->   Operation 737 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 738 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 738 'specloopname' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_78 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 739 'specregionbegin' 'tmp_27' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_78 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i5 %f_0_5 to i64" [conv/conv.cpp:26]   --->   Operation 740 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_78 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i5 %f_0_5 to i11" [conv/conv.cpp:35]   --->   Operation 741 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_78 : Operation 742 [1/1] (1.63ns)   --->   "%add_ln35_15 = add i11 %add_ln35_4, %zext_ln35_10" [conv/conv.cpp:35]   --->   Operation 742 'add' 'add_ln35_15' <Predicate = (!icmp_ln14_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i11 %add_ln35_15 to i64" [conv/conv.cpp:35]   --->   Operation 743 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_78 : Operation 744 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_11" [conv/conv.cpp:35]   --->   Operation 744 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_78 : Operation 745 [1/1] (1.76ns)   --->   "br label %28" [conv/conv.cpp:18]   --->   Operation 745 'br' <Predicate = (!icmp_ln14_5)> <Delay = 1.76>
ST_78 : Operation 746 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_20) nounwind" [conv/conv.cpp:39]   --->   Operation 746 'specregionend' 'empty_44' <Predicate = (icmp_ln14_5)> <Delay = 0.00>
ST_78 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 747 'specregionbegin' 'tmp_26' <Predicate = (icmp_ln14_5)> <Delay = 0.00>
ST_78 : Operation 748 [1/1] (1.76ns)   --->   "br label %32" [conv/conv.cpp:14]   --->   Operation 748 'br' <Predicate = (icmp_ln14_5)> <Delay = 1.76>

State 79 <SV = 8> <Delay = 5.22>
ST_79 : Operation 749 [1/1] (0.00ns)   --->   "%wr_0_5 = phi i2 [ 0, %Filter2_Loop_begin5 ], [ %add_ln18_5, %W_Row_Loop_end5 ]" [conv/conv.cpp:18]   --->   Operation 749 'phi' 'wr_0_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 750 [1/1] (0.00ns)   --->   "%w_sum_0_5 = phi float [ 0.000000e+00, %Filter2_Loop_begin5 ], [ %w_sum_1_5, %W_Row_Loop_end5 ]" [conv/conv.cpp:26]   --->   Operation 750 'phi' 'w_sum_0_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %wr_0_5 to i4" [conv/conv.cpp:18]   --->   Operation 751 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 752 [1/1] (0.95ns)   --->   "%icmp_ln18_5 = icmp eq i2 %wr_0_5, -1" [conv/conv.cpp:18]   --->   Operation 752 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 753 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 753 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 754 [1/1] (1.56ns)   --->   "%add_ln18_5 = add i2 %wr_0_5, 1" [conv/conv.cpp:18]   --->   Operation 754 'add' 'add_ln18_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 755 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_5, label %Filter2_Loop_end5, label %W_Row_Loop_begin5" [conv/conv.cpp:18]   --->   Operation 755 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 756 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 756 'specloopname' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_79 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 757 'specregionbegin' 'tmp_34' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_79 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i2 %wr_0_5 to i5" [conv/conv.cpp:26]   --->   Operation 758 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_79 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_79 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_5, i2 0)" [conv/conv.cpp:26]   --->   Operation 759 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_79 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i4 %tmp_79 to i5" [conv/conv.cpp:26]   --->   Operation 760 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_79 : Operation 761 [1/1] (1.73ns)   --->   "%sub_ln26_13 = sub i5 %zext_ln26_56, %zext_ln26_54" [conv/conv.cpp:26]   --->   Operation 761 'sub' 'sub_ln26_13' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i5 %sub_ln26_13 to i6" [conv/conv.cpp:26]   --->   Operation 762 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_79 : Operation 763 [1/1] (1.73ns)   --->   "%add_ln26_5 = add i4 %zext_ln18_5, %r_0" [conv/conv.cpp:26]   --->   Operation 763 'add' 'add_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i4 %add_ln26_5 to i8" [conv/conv.cpp:26]   --->   Operation 764 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_79 : Operation 765 [1/1] (3.49ns)   --->   "%mul_ln26_5 = mul i8 %zext_ln26_57, 13" [conv/conv.cpp:26]   --->   Operation 765 'mul' 'mul_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 766 [1/1] (1.76ns)   --->   "br label %29" [conv/conv.cpp:21]   --->   Operation 766 'br' <Predicate = (!icmp_ln18_5)> <Delay = 1.76>
ST_79 : Operation 767 [1/1] (0.00ns)   --->   "%conv_bias_addr_5 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_20" [conv/conv.cpp:31]   --->   Operation 767 'getelementptr' 'conv_bias_addr_5' <Predicate = (icmp_ln18_5)> <Delay = 0.00>
ST_79 : Operation 768 [2/2] (3.25ns)   --->   "%conv_bias_load_5 = load float* %conv_bias_addr_5, align 4" [conv/conv.cpp:31]   --->   Operation 768 'load' 'conv_bias_load_5' <Predicate = (icmp_ln18_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 80 <SV = 9> <Delay = 5.20>
ST_80 : Operation 769 [1/1] (0.00ns)   --->   "%w_sum_1_5 = phi float [ %w_sum_0_5, %W_Row_Loop_begin5 ], [ %w_sum_2_5, %W_Col_Loop_end5 ]" [conv/conv.cpp:26]   --->   Operation 769 'phi' 'w_sum_1_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 770 [1/1] (0.00ns)   --->   "%wc_0_5 = phi i2 [ 0, %W_Row_Loop_begin5 ], [ %add_ln21_4, %W_Col_Loop_end5 ]" [conv/conv.cpp:21]   --->   Operation 770 'phi' 'wc_0_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_5 to i3" [conv/conv.cpp:21]   --->   Operation 771 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 772 [1/1] (0.95ns)   --->   "%icmp_ln21_5 = icmp eq i2 %wc_0_5, -1" [conv/conv.cpp:21]   --->   Operation 772 'icmp' 'icmp_ln21_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 773 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 773 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 774 [1/1] (1.56ns)   --->   "%add_ln21_4 = add i2 %wc_0_5, 1" [conv/conv.cpp:21]   --->   Operation 774 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 775 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_5, label %W_Row_Loop_end5, label %W_Col_Loop_begin5" [conv/conv.cpp:21]   --->   Operation 775 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 776 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 776 'specloopname' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_80 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 777 'specregionbegin' 'tmp_39' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_80 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln26_70 = zext i2 %wc_0_5 to i6" [conv/conv.cpp:26]   --->   Operation 778 'zext' 'zext_ln26_70' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_80 : Operation 779 [1/1] (1.78ns)   --->   "%add_ln26_41 = add i6 %zext_ln26_70, %sext_ln26_5" [conv/conv.cpp:26]   --->   Operation 779 'add' 'add_ln26_41' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln26_5 = trunc i6 %add_ln26_41 to i4" [conv/conv.cpp:26]   --->   Operation 780 'trunc' 'trunc_ln26_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_80 : Operation 781 [1/1] (0.00ns)   --->   "%p_shl5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_5, i3 0)" [conv/conv.cpp:26]   --->   Operation 781 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_80 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_83 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_41, i1 false)" [conv/conv.cpp:26]   --->   Operation 782 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_80 : Operation 783 [1/1] (1.87ns)   --->   "%sub_ln26_17 = sub i7 %p_shl5, %tmp_83" [conv/conv.cpp:26]   --->   Operation 783 'sub' 'sub_ln26_17' <Predicate = (!icmp_ln21_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 784 [1/1] (1.65ns)   --->   "%add_ln26_14 = add i3 %zext_ln21_2, -3" [conv/conv.cpp:26]   --->   Operation 784 'add' 'add_ln26_14' <Predicate = (!icmp_ln21_5)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln26_71 = zext i3 %add_ln26_14 to i8" [conv/conv.cpp:26]   --->   Operation 785 'zext' 'zext_ln26_71' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_80 : Operation 786 [1/1] (1.91ns)   --->   "%add_ln26_42 = add i8 %zext_ln26_71, %mul_ln26_5" [conv/conv.cpp:26]   --->   Operation 786 'add' 'add_ln26_42' <Predicate = (!icmp_ln21_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 787 [1/1] (0.00ns)   --->   "%p_shl22_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_42, i3 0)" [conv/conv.cpp:26]   --->   Operation 787 'bitconcatenate' 'p_shl22_cast' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_80 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_84 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_42, i1 false)" [conv/conv.cpp:26]   --->   Operation 788 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_80 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln26_72 = zext i9 %tmp_84 to i11" [conv/conv.cpp:26]   --->   Operation 789 'zext' 'zext_ln26_72' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_80 : Operation 790 [1/1] (1.63ns)   --->   "%sub_ln26_18 = sub i11 %p_shl22_cast, %zext_ln26_72" [conv/conv.cpp:26]   --->   Operation 790 'sub' 'sub_ln26_18' <Predicate = (!icmp_ln21_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 791 [1/1] (1.76ns)   --->   "br label %30" [conv/conv.cpp:24]   --->   Operation 791 'br' <Predicate = (!icmp_ln21_5)> <Delay = 1.76>
ST_80 : Operation 792 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_34) nounwind" [conv/conv.cpp:29]   --->   Operation 792 'specregionend' 'empty_48' <Predicate = (icmp_ln21_5)> <Delay = 0.00>
ST_80 : Operation 793 [1/1] (0.00ns)   --->   "br label %28" [conv/conv.cpp:18]   --->   Operation 793 'br' <Predicate = (icmp_ln21_5)> <Delay = 0.00>

State 81 <SV = 10> <Delay = 6.76>
ST_81 : Operation 794 [1/1] (0.00ns)   --->   "%w_sum_2_5 = phi float [ %w_sum_1_5, %W_Col_Loop_begin5 ], [ %w_sum_3_5, %31 ]" [conv/conv.cpp:26]   --->   Operation 794 'phi' 'w_sum_2_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 795 [1/1] (0.00ns)   --->   "%ch_0_5 = phi i3 [ 0, %W_Col_Loop_begin5 ], [ %add_ln24_5, %31 ]" [conv/conv.cpp:24]   --->   Operation 795 'phi' 'ch_0_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 796 [1/1] (1.13ns)   --->   "%icmp_ln24_5 = icmp eq i3 %ch_0_5, -2" [conv/conv.cpp:24]   --->   Operation 796 'icmp' 'icmp_ln24_5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 797 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 797 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 798 [1/1] (1.65ns)   --->   "%add_ln24_5 = add i3 %ch_0_5, 1" [conv/conv.cpp:24]   --->   Operation 798 'add' 'add_ln24_5' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 799 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_5, label %W_Col_Loop_end5, label %31" [conv/conv.cpp:24]   --->   Operation 799 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i3 %ch_0_5 to i7" [conv/conv.cpp:26]   --->   Operation 800 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_81 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln26_82 = zext i3 %ch_0_5 to i11" [conv/conv.cpp:26]   --->   Operation 801 'zext' 'zext_ln26_82' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_81 : Operation 802 [1/1] (1.87ns)   --->   "%add_ln26_48 = add i7 %zext_ln26_43, %sub_ln26_17" [conv/conv.cpp:26]   --->   Operation 802 'add' 'add_ln26_48' <Predicate = (!icmp_ln24_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_113_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_48, i4 0)" [conv/conv.cpp:26]   --->   Operation 803 'bitconcatenate' 'tmp_113_cast' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_81 : Operation 804 [1/1] (1.63ns)   --->   "%add_ln26_49 = add i11 %zext_ln35_10, %tmp_113_cast" [conv/conv.cpp:26]   --->   Operation 804 'add' 'add_ln26_49' <Predicate = (!icmp_ln24_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln26_83 = zext i11 %add_ln26_49 to i64" [conv/conv.cpp:26]   --->   Operation 805 'zext' 'zext_ln26_83' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_81 : Operation 806 [1/1] (0.00ns)   --->   "%conv_weights_addr_5 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_83" [conv/conv.cpp:26]   --->   Operation 806 'getelementptr' 'conv_weights_addr_5' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_81 : Operation 807 [1/1] (1.63ns)   --->   "%add_ln26_50 = add i11 %zext_ln26_82, %sub_ln26_18" [conv/conv.cpp:26]   --->   Operation 807 'add' 'add_ln26_50' <Predicate = (!icmp_ln24_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln26_84 = zext i11 %add_ln26_50 to i64" [conv/conv.cpp:26]   --->   Operation 808 'zext' 'zext_ln26_84' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_81 : Operation 809 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_84" [conv/conv.cpp:26]   --->   Operation 809 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_81 : Operation 810 [2/2] (3.25ns)   --->   "%conv_weights_load_5 = load float* %conv_weights_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 810 'load' 'conv_weights_load_5' <Predicate = (!icmp_ln24_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_81 : Operation 811 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 811 'load' 'input_load_5' <Predicate = (!icmp_ln24_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_81 : Operation 812 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_39) nounwind" [conv/conv.cpp:28]   --->   Operation 812 'specregionend' 'empty_50' <Predicate = (icmp_ln24_5)> <Delay = 0.00>
ST_81 : Operation 813 [1/1] (0.00ns)   --->   "br label %29" [conv/conv.cpp:21]   --->   Operation 813 'br' <Predicate = (icmp_ln24_5)> <Delay = 0.00>

State 82 <SV = 11> <Delay = 15.6>
ST_82 : Operation 814 [1/2] (3.25ns)   --->   "%conv_weights_load_5 = load float* %conv_weights_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 814 'load' 'conv_weights_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_82 : Operation 815 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 815 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_82 : Operation 816 [2/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_weights_load_5, %input_load_5" [conv/conv.cpp:26]   --->   Operation 816 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 12> <Delay = 12.3>
ST_83 : Operation 817 [1/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_weights_load_5, %input_load_5" [conv/conv.cpp:26]   --->   Operation 817 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 13> <Delay = 10.5>
ST_84 : Operation 818 [4/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 818 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 14> <Delay = 10.5>
ST_85 : Operation 819 [3/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 819 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 15> <Delay = 10.5>
ST_86 : Operation 820 [2/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 820 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 16> <Delay = 10.5>
ST_87 : Operation 821 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 821 'specloopname' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 822 [1/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 822 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 823 [1/1] (0.00ns)   --->   "br label %30" [conv/conv.cpp:24]   --->   Operation 823 'br' <Predicate = true> <Delay = 0.00>

State 88 <SV = 9> <Delay = 13.7>
ST_88 : Operation 824 [1/2] (3.25ns)   --->   "%conv_bias_load_5 = load float* %conv_bias_addr_5, align 4" [conv/conv.cpp:31]   --->   Operation 824 'load' 'conv_bias_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_88 : Operation 825 [4/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5" [conv/conv.cpp:31]   --->   Operation 825 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 10> <Delay = 10.5>
ST_89 : Operation 826 [3/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5" [conv/conv.cpp:31]   --->   Operation 826 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 11> <Delay = 10.5>
ST_90 : Operation 827 [2/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5" [conv/conv.cpp:31]   --->   Operation 827 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 12> <Delay = 15.9>
ST_91 : Operation 828 [1/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5" [conv/conv.cpp:31]   --->   Operation 828 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 829 [2/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 829 'fcmp' 'tmp_55' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 13> <Delay = 9.66>
ST_92 : Operation 830 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast float %w_sum_5 to i32" [conv/conv.cpp:34]   --->   Operation 830 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_5, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 831 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5 to i23" [conv/conv.cpp:34]   --->   Operation 832 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 833 [1/1] (1.55ns)   --->   "%icmp_ln34_10 = icmp ne i8 %tmp_54, -1" [conv/conv.cpp:34]   --->   Operation 833 'icmp' 'icmp_ln34_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 834 [1/1] (2.44ns)   --->   "%icmp_ln34_11 = icmp eq i23 %trunc_ln34_5, 0" [conv/conv.cpp:34]   --->   Operation 834 'icmp' 'icmp_ln34_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, %icmp_ln34_10" [conv/conv.cpp:34]   --->   Operation 835 'or' 'or_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 836 [1/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 836 'fcmp' 'tmp_55' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, %tmp_55" [conv/conv.cpp:34]   --->   Operation 837 'and' 'and_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 838 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_5 = select i1 %and_ln34_5, float %w_sum_5, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 838 'select' 'select_ln34_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 839 [1/1] (3.25ns)   --->   "store float %select_ln34_5, float* %conv_out_addr_5, align 4" [conv/conv.cpp:35]   --->   Operation 839 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_92 : Operation 840 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_27) nounwind" [conv/conv.cpp:38]   --->   Operation 840 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 841 [1/1] (0.00ns)   --->   "br label %27" [conv/conv.cpp:14]   --->   Operation 841 'br' <Predicate = true> <Delay = 0.00>

State 93 <SV = 8> <Delay = 1.78>
ST_93 : Operation 842 [1/1] (0.00ns)   --->   "%f_0_6 = phi i5 [ 0, %Col_Loop5 ], [ %add_ln14_6, %Filter2_Loop_end6 ]" [conv/conv.cpp:14]   --->   Operation 842 'phi' 'f_0_6' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 843 [1/1] (1.36ns)   --->   "%icmp_ln14_6 = icmp eq i5 %f_0_6, -16" [conv/conv.cpp:14]   --->   Operation 843 'icmp' 'icmp_ln14_6' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 844 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 844 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 845 [1/1] (1.78ns)   --->   "%add_ln14_6 = add i5 %f_0_6, 1" [conv/conv.cpp:14]   --->   Operation 845 'add' 'add_ln14_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 846 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_6, label %Col_Loop6, label %Filter2_Loop_begin6" [conv/conv.cpp:14]   --->   Operation 846 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 847 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 847 'specloopname' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_93 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 848 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_93 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i5 %f_0_6 to i64" [conv/conv.cpp:26]   --->   Operation 849 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_93 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i5 %f_0_6 to i11" [conv/conv.cpp:35]   --->   Operation 850 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_93 : Operation 851 [1/1] (1.63ns)   --->   "%add_ln35_16 = add i11 %add_ln35_5, %zext_ln35_12" [conv/conv.cpp:35]   --->   Operation 851 'add' 'add_ln35_16' <Predicate = (!icmp_ln14_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i11 %add_ln35_16 to i64" [conv/conv.cpp:35]   --->   Operation 852 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_93 : Operation 853 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_13" [conv/conv.cpp:35]   --->   Operation 853 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_93 : Operation 854 [1/1] (1.76ns)   --->   "br label %33" [conv/conv.cpp:18]   --->   Operation 854 'br' <Predicate = (!icmp_ln14_6)> <Delay = 1.76>
ST_93 : Operation 855 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_26) nounwind" [conv/conv.cpp:39]   --->   Operation 855 'specregionend' 'empty_52' <Predicate = (icmp_ln14_6)> <Delay = 0.00>
ST_93 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 856 'specregionbegin' 'tmp_32' <Predicate = (icmp_ln14_6)> <Delay = 0.00>
ST_93 : Operation 857 [1/1] (1.76ns)   --->   "br label %37" [conv/conv.cpp:14]   --->   Operation 857 'br' <Predicate = (icmp_ln14_6)> <Delay = 1.76>

State 94 <SV = 9> <Delay = 5.22>
ST_94 : Operation 858 [1/1] (0.00ns)   --->   "%wr_0_6 = phi i2 [ 0, %Filter2_Loop_begin6 ], [ %add_ln18_6, %W_Row_Loop_end6 ]" [conv/conv.cpp:18]   --->   Operation 858 'phi' 'wr_0_6' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 859 [1/1] (0.00ns)   --->   "%w_sum_0_6 = phi float [ 0.000000e+00, %Filter2_Loop_begin6 ], [ %w_sum_1_6, %W_Row_Loop_end6 ]" [conv/conv.cpp:26]   --->   Operation 859 'phi' 'w_sum_0_6' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i2 %wr_0_6 to i4" [conv/conv.cpp:18]   --->   Operation 860 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 861 [1/1] (0.95ns)   --->   "%icmp_ln18_6 = icmp eq i2 %wr_0_6, -1" [conv/conv.cpp:18]   --->   Operation 861 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 862 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 862 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 863 [1/1] (1.56ns)   --->   "%add_ln18_6 = add i2 %wr_0_6, 1" [conv/conv.cpp:18]   --->   Operation 863 'add' 'add_ln18_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 864 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_6, label %Filter2_Loop_end6, label %W_Row_Loop_begin6" [conv/conv.cpp:18]   --->   Operation 864 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 865 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 865 'specloopname' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_94 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 866 'specregionbegin' 'tmp_38' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_94 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln26_67 = zext i2 %wr_0_6 to i5" [conv/conv.cpp:26]   --->   Operation 867 'zext' 'zext_ln26_67' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_94 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_82 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_6, i2 0)" [conv/conv.cpp:26]   --->   Operation 868 'bitconcatenate' 'tmp_82' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_94 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln26_68 = zext i4 %tmp_82 to i5" [conv/conv.cpp:26]   --->   Operation 869 'zext' 'zext_ln26_68' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_94 : Operation 870 [1/1] (1.73ns)   --->   "%sub_ln26_16 = sub i5 %zext_ln26_68, %zext_ln26_67" [conv/conv.cpp:26]   --->   Operation 870 'sub' 'sub_ln26_16' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i5 %sub_ln26_16 to i6" [conv/conv.cpp:26]   --->   Operation 871 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_94 : Operation 872 [1/1] (1.73ns)   --->   "%add_ln26_6 = add i4 %zext_ln18_6, %r_0" [conv/conv.cpp:26]   --->   Operation 872 'add' 'add_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln26_69 = zext i4 %add_ln26_6 to i8" [conv/conv.cpp:26]   --->   Operation 873 'zext' 'zext_ln26_69' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_94 : Operation 874 [1/1] (3.49ns)   --->   "%mul_ln26_6 = mul i8 %zext_ln26_69, 13" [conv/conv.cpp:26]   --->   Operation 874 'mul' 'mul_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 875 [1/1] (1.76ns)   --->   "br label %34" [conv/conv.cpp:21]   --->   Operation 875 'br' <Predicate = (!icmp_ln18_6)> <Delay = 1.76>
ST_94 : Operation 876 [1/1] (0.00ns)   --->   "%conv_bias_addr_6 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_26" [conv/conv.cpp:31]   --->   Operation 876 'getelementptr' 'conv_bias_addr_6' <Predicate = (icmp_ln18_6)> <Delay = 0.00>
ST_94 : Operation 877 [2/2] (3.25ns)   --->   "%conv_bias_load_6 = load float* %conv_bias_addr_6, align 4" [conv/conv.cpp:31]   --->   Operation 877 'load' 'conv_bias_load_6' <Predicate = (icmp_ln18_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 95 <SV = 10> <Delay = 5.28>
ST_95 : Operation 878 [1/1] (0.00ns)   --->   "%w_sum_1_6 = phi float [ %w_sum_0_6, %W_Row_Loop_begin6 ], [ %w_sum_2_6, %W_Col_Loop_end6 ]" [conv/conv.cpp:26]   --->   Operation 878 'phi' 'w_sum_1_6' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 879 [1/1] (0.00ns)   --->   "%wc_0_6 = phi i2 [ 0, %W_Row_Loop_begin6 ], [ %add_ln21_5, %W_Col_Loop_end6 ]" [conv/conv.cpp:21]   --->   Operation 879 'phi' 'wc_0_6' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i2 %wc_0_6 to i4" [conv/conv.cpp:21]   --->   Operation 880 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 881 [1/1] (0.95ns)   --->   "%icmp_ln21_6 = icmp eq i2 %wc_0_6, -1" [conv/conv.cpp:21]   --->   Operation 881 'icmp' 'icmp_ln21_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 882 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 882 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 883 [1/1] (1.56ns)   --->   "%add_ln21_5 = add i2 %wc_0_6, 1" [conv/conv.cpp:21]   --->   Operation 883 'add' 'add_ln21_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 884 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_6, label %W_Row_Loop_end6, label %W_Col_Loop_begin6" [conv/conv.cpp:21]   --->   Operation 884 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 885 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 885 'specloopname' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_95 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 886 'specregionbegin' 'tmp_43' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_95 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln26_79 = zext i2 %wc_0_6 to i6" [conv/conv.cpp:26]   --->   Operation 887 'zext' 'zext_ln26_79' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_95 : Operation 888 [1/1] (1.78ns)   --->   "%add_ln26_46 = add i6 %zext_ln26_79, %sext_ln26_6" [conv/conv.cpp:26]   --->   Operation 888 'add' 'add_ln26_46' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln26_6 = trunc i6 %add_ln26_46 to i4" [conv/conv.cpp:26]   --->   Operation 889 'trunc' 'trunc_ln26_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_95 : Operation 890 [1/1] (0.00ns)   --->   "%p_shl6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_6, i3 0)" [conv/conv.cpp:26]   --->   Operation 890 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_95 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_86 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_46, i1 false)" [conv/conv.cpp:26]   --->   Operation 891 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_95 : Operation 892 [1/1] (1.87ns)   --->   "%sub_ln26_20 = sub i7 %p_shl6, %tmp_86" [conv/conv.cpp:26]   --->   Operation 892 'sub' 'sub_ln26_20' <Predicate = (!icmp_ln21_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 893 [1/1] (1.73ns)   --->   "%add_ln26_15 = add i4 %zext_ln21_3, 6" [conv/conv.cpp:26]   --->   Operation 893 'add' 'add_ln26_15' <Predicate = (!icmp_ln21_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln26_80 = zext i4 %add_ln26_15 to i8" [conv/conv.cpp:26]   --->   Operation 894 'zext' 'zext_ln26_80' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_95 : Operation 895 [1/1] (1.91ns)   --->   "%add_ln26_47 = add i8 %zext_ln26_80, %mul_ln26_6" [conv/conv.cpp:26]   --->   Operation 895 'add' 'add_ln26_47' <Predicate = (!icmp_ln21_6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 896 [1/1] (0.00ns)   --->   "%p_shl26_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_47, i3 0)" [conv/conv.cpp:26]   --->   Operation 896 'bitconcatenate' 'p_shl26_cast' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_95 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_87 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_47, i1 false)" [conv/conv.cpp:26]   --->   Operation 897 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_95 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln26_81 = zext i9 %tmp_87 to i11" [conv/conv.cpp:26]   --->   Operation 898 'zext' 'zext_ln26_81' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_95 : Operation 899 [1/1] (1.63ns)   --->   "%sub_ln26_21 = sub i11 %p_shl26_cast, %zext_ln26_81" [conv/conv.cpp:26]   --->   Operation 899 'sub' 'sub_ln26_21' <Predicate = (!icmp_ln21_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 900 [1/1] (1.76ns)   --->   "br label %35" [conv/conv.cpp:24]   --->   Operation 900 'br' <Predicate = (!icmp_ln21_6)> <Delay = 1.76>
ST_95 : Operation 901 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_38) nounwind" [conv/conv.cpp:29]   --->   Operation 901 'specregionend' 'empty_56' <Predicate = (icmp_ln21_6)> <Delay = 0.00>
ST_95 : Operation 902 [1/1] (0.00ns)   --->   "br label %33" [conv/conv.cpp:18]   --->   Operation 902 'br' <Predicate = (icmp_ln21_6)> <Delay = 0.00>

State 96 <SV = 11> <Delay = 6.76>
ST_96 : Operation 903 [1/1] (0.00ns)   --->   "%w_sum_2_6 = phi float [ %w_sum_1_6, %W_Col_Loop_begin6 ], [ %w_sum_3_6, %36 ]" [conv/conv.cpp:26]   --->   Operation 903 'phi' 'w_sum_2_6' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 904 [1/1] (0.00ns)   --->   "%ch_0_6 = phi i3 [ 0, %W_Col_Loop_begin6 ], [ %add_ln24_6, %36 ]" [conv/conv.cpp:24]   --->   Operation 904 'phi' 'ch_0_6' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 905 [1/1] (1.13ns)   --->   "%icmp_ln24_6 = icmp eq i3 %ch_0_6, -2" [conv/conv.cpp:24]   --->   Operation 905 'icmp' 'icmp_ln24_6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 906 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 906 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 907 [1/1] (1.65ns)   --->   "%add_ln24_6 = add i3 %ch_0_6, 1" [conv/conv.cpp:24]   --->   Operation 907 'add' 'add_ln24_6' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 908 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_6, label %W_Col_Loop_end6, label %36" [conv/conv.cpp:24]   --->   Operation 908 'br' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i3 %ch_0_6 to i7" [conv/conv.cpp:26]   --->   Operation 909 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_96 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln26_91 = zext i3 %ch_0_6 to i11" [conv/conv.cpp:26]   --->   Operation 910 'zext' 'zext_ln26_91' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_96 : Operation 911 [1/1] (1.87ns)   --->   "%add_ln26_53 = add i7 %zext_ln26_49, %sub_ln26_20" [conv/conv.cpp:26]   --->   Operation 911 'add' 'add_ln26_53' <Predicate = (!icmp_ln24_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_120_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_53, i4 0)" [conv/conv.cpp:26]   --->   Operation 912 'bitconcatenate' 'tmp_120_cast' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_96 : Operation 913 [1/1] (1.63ns)   --->   "%add_ln26_54 = add i11 %zext_ln35_12, %tmp_120_cast" [conv/conv.cpp:26]   --->   Operation 913 'add' 'add_ln26_54' <Predicate = (!icmp_ln24_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln26_92 = zext i11 %add_ln26_54 to i64" [conv/conv.cpp:26]   --->   Operation 914 'zext' 'zext_ln26_92' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_96 : Operation 915 [1/1] (0.00ns)   --->   "%conv_weights_addr_6 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_92" [conv/conv.cpp:26]   --->   Operation 915 'getelementptr' 'conv_weights_addr_6' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_96 : Operation 916 [1/1] (1.63ns)   --->   "%add_ln26_55 = add i11 %zext_ln26_91, %sub_ln26_21" [conv/conv.cpp:26]   --->   Operation 916 'add' 'add_ln26_55' <Predicate = (!icmp_ln24_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln26_93 = zext i11 %add_ln26_55 to i64" [conv/conv.cpp:26]   --->   Operation 917 'zext' 'zext_ln26_93' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_96 : Operation 918 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_93" [conv/conv.cpp:26]   --->   Operation 918 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_96 : Operation 919 [2/2] (3.25ns)   --->   "%conv_weights_load_6 = load float* %conv_weights_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 919 'load' 'conv_weights_load_6' <Predicate = (!icmp_ln24_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_96 : Operation 920 [2/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 920 'load' 'input_load_6' <Predicate = (!icmp_ln24_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_96 : Operation 921 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_43) nounwind" [conv/conv.cpp:28]   --->   Operation 921 'specregionend' 'empty_58' <Predicate = (icmp_ln24_6)> <Delay = 0.00>
ST_96 : Operation 922 [1/1] (0.00ns)   --->   "br label %34" [conv/conv.cpp:21]   --->   Operation 922 'br' <Predicate = (icmp_ln24_6)> <Delay = 0.00>

State 97 <SV = 12> <Delay = 15.6>
ST_97 : Operation 923 [1/2] (3.25ns)   --->   "%conv_weights_load_6 = load float* %conv_weights_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 923 'load' 'conv_weights_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_97 : Operation 924 [1/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 924 'load' 'input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_97 : Operation 925 [2/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_weights_load_6, %input_load_6" [conv/conv.cpp:26]   --->   Operation 925 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 13> <Delay = 12.3>
ST_98 : Operation 926 [1/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_weights_load_6, %input_load_6" [conv/conv.cpp:26]   --->   Operation 926 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 14> <Delay = 10.5>
ST_99 : Operation 927 [4/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 927 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 15> <Delay = 10.5>
ST_100 : Operation 928 [3/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 928 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 16> <Delay = 10.5>
ST_101 : Operation 929 [2/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 929 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 17> <Delay = 10.5>
ST_102 : Operation 930 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 930 'specloopname' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 931 [1/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 931 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 932 [1/1] (0.00ns)   --->   "br label %35" [conv/conv.cpp:24]   --->   Operation 932 'br' <Predicate = true> <Delay = 0.00>

State 103 <SV = 10> <Delay = 13.7>
ST_103 : Operation 933 [1/2] (3.25ns)   --->   "%conv_bias_load_6 = load float* %conv_bias_addr_6, align 4" [conv/conv.cpp:31]   --->   Operation 933 'load' 'conv_bias_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_103 : Operation 934 [4/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6" [conv/conv.cpp:31]   --->   Operation 934 'fadd' 'w_sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 11> <Delay = 10.5>
ST_104 : Operation 935 [3/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6" [conv/conv.cpp:31]   --->   Operation 935 'fadd' 'w_sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 12> <Delay = 10.5>
ST_105 : Operation 936 [2/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6" [conv/conv.cpp:31]   --->   Operation 936 'fadd' 'w_sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 13> <Delay = 15.9>
ST_106 : Operation 937 [1/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6" [conv/conv.cpp:31]   --->   Operation 937 'fadd' 'w_sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 938 [2/2] (5.43ns)   --->   "%tmp_57 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 938 'fcmp' 'tmp_57' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 14> <Delay = 9.66>
ST_107 : Operation 939 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast float %w_sum_6 to i32" [conv/conv.cpp:34]   --->   Operation 939 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_6, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 940 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6 to i23" [conv/conv.cpp:34]   --->   Operation 941 'trunc' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 942 [1/1] (1.55ns)   --->   "%icmp_ln34_12 = icmp ne i8 %tmp_56, -1" [conv/conv.cpp:34]   --->   Operation 942 'icmp' 'icmp_ln34_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 943 [1/1] (2.44ns)   --->   "%icmp_ln34_13 = icmp eq i23 %trunc_ln34_6, 0" [conv/conv.cpp:34]   --->   Operation 943 'icmp' 'icmp_ln34_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, %icmp_ln34_12" [conv/conv.cpp:34]   --->   Operation 944 'or' 'or_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 945 [1/2] (5.43ns)   --->   "%tmp_57 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 945 'fcmp' 'tmp_57' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, %tmp_57" [conv/conv.cpp:34]   --->   Operation 946 'and' 'and_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 947 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %and_ln34_6, float %w_sum_6, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 947 'select' 'select_ln34_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 948 [1/1] (3.25ns)   --->   "store float %select_ln34_6, float* %conv_out_addr_6, align 4" [conv/conv.cpp:35]   --->   Operation 948 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_107 : Operation 949 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_33) nounwind" [conv/conv.cpp:38]   --->   Operation 949 'specregionend' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 950 [1/1] (0.00ns)   --->   "br label %32" [conv/conv.cpp:14]   --->   Operation 950 'br' <Predicate = true> <Delay = 0.00>

State 108 <SV = 9> <Delay = 1.78>
ST_108 : Operation 951 [1/1] (0.00ns)   --->   "%f_0_7 = phi i5 [ 0, %Col_Loop6 ], [ %add_ln14_7, %Filter2_Loop_end7 ]" [conv/conv.cpp:14]   --->   Operation 951 'phi' 'f_0_7' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 952 [1/1] (1.36ns)   --->   "%icmp_ln14_7 = icmp eq i5 %f_0_7, -16" [conv/conv.cpp:14]   --->   Operation 952 'icmp' 'icmp_ln14_7' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 953 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 953 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 954 [1/1] (1.78ns)   --->   "%add_ln14_7 = add i5 %f_0_7, 1" [conv/conv.cpp:14]   --->   Operation 954 'add' 'add_ln14_7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 955 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_7, label %Col_Loop7, label %Filter2_Loop_begin7" [conv/conv.cpp:14]   --->   Operation 955 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 956 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 956 'specloopname' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_108 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 957 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_108 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i5 %f_0_7 to i64" [conv/conv.cpp:26]   --->   Operation 958 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_108 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i5 %f_0_7 to i11" [conv/conv.cpp:35]   --->   Operation 959 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_108 : Operation 960 [1/1] (1.63ns)   --->   "%add_ln35_17 = add i11 %add_ln35_6, %zext_ln35_14" [conv/conv.cpp:35]   --->   Operation 960 'add' 'add_ln35_17' <Predicate = (!icmp_ln14_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i11 %add_ln35_17 to i64" [conv/conv.cpp:35]   --->   Operation 961 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_108 : Operation 962 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_15" [conv/conv.cpp:35]   --->   Operation 962 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_108 : Operation 963 [1/1] (1.76ns)   --->   "br label %38" [conv/conv.cpp:18]   --->   Operation 963 'br' <Predicate = (!icmp_ln14_7)> <Delay = 1.76>
ST_108 : Operation 964 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_32) nounwind" [conv/conv.cpp:39]   --->   Operation 964 'specregionend' 'empty_60' <Predicate = (icmp_ln14_7)> <Delay = 0.00>
ST_108 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 965 'specregionbegin' 'tmp_36' <Predicate = (icmp_ln14_7)> <Delay = 0.00>
ST_108 : Operation 966 [1/1] (1.76ns)   --->   "br label %42" [conv/conv.cpp:14]   --->   Operation 966 'br' <Predicate = (icmp_ln14_7)> <Delay = 1.76>

State 109 <SV = 10> <Delay = 5.22>
ST_109 : Operation 967 [1/1] (0.00ns)   --->   "%wr_0_7 = phi i2 [ 0, %Filter2_Loop_begin7 ], [ %add_ln18_7, %W_Row_Loop_end7 ]" [conv/conv.cpp:18]   --->   Operation 967 'phi' 'wr_0_7' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 968 [1/1] (0.00ns)   --->   "%w_sum_0_7 = phi float [ 0.000000e+00, %Filter2_Loop_begin7 ], [ %w_sum_1_7, %W_Row_Loop_end7 ]" [conv/conv.cpp:26]   --->   Operation 968 'phi' 'w_sum_0_7' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i2 %wr_0_7 to i4" [conv/conv.cpp:18]   --->   Operation 969 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 970 [1/1] (0.95ns)   --->   "%icmp_ln18_7 = icmp eq i2 %wr_0_7, -1" [conv/conv.cpp:18]   --->   Operation 970 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 971 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 971 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 972 [1/1] (1.56ns)   --->   "%add_ln18_7 = add i2 %wr_0_7, 1" [conv/conv.cpp:18]   --->   Operation 972 'add' 'add_ln18_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 973 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_7, label %Filter2_Loop_end7, label %W_Row_Loop_begin7" [conv/conv.cpp:18]   --->   Operation 973 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 974 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 974 'specloopname' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_109 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 975 'specregionbegin' 'tmp_42' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_109 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln26_76 = zext i2 %wr_0_7 to i5" [conv/conv.cpp:26]   --->   Operation 976 'zext' 'zext_ln26_76' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_109 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_85 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_7, i2 0)" [conv/conv.cpp:26]   --->   Operation 977 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_109 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln26_77 = zext i4 %tmp_85 to i5" [conv/conv.cpp:26]   --->   Operation 978 'zext' 'zext_ln26_77' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_109 : Operation 979 [1/1] (1.73ns)   --->   "%sub_ln26_19 = sub i5 %zext_ln26_77, %zext_ln26_76" [conv/conv.cpp:26]   --->   Operation 979 'sub' 'sub_ln26_19' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i5 %sub_ln26_19 to i6" [conv/conv.cpp:26]   --->   Operation 980 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_109 : Operation 981 [1/1] (1.73ns)   --->   "%add_ln26_7 = add i4 %zext_ln18_7, %r_0" [conv/conv.cpp:26]   --->   Operation 981 'add' 'add_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln26_78 = zext i4 %add_ln26_7 to i8" [conv/conv.cpp:26]   --->   Operation 982 'zext' 'zext_ln26_78' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_109 : Operation 983 [1/1] (3.49ns)   --->   "%mul_ln26_7 = mul i8 %zext_ln26_78, 13" [conv/conv.cpp:26]   --->   Operation 983 'mul' 'mul_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 984 [1/1] (1.76ns)   --->   "br label %39" [conv/conv.cpp:21]   --->   Operation 984 'br' <Predicate = (!icmp_ln18_7)> <Delay = 1.76>
ST_109 : Operation 985 [1/1] (0.00ns)   --->   "%conv_bias_addr_7 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_32" [conv/conv.cpp:31]   --->   Operation 985 'getelementptr' 'conv_bias_addr_7' <Predicate = (icmp_ln18_7)> <Delay = 0.00>
ST_109 : Operation 986 [2/2] (3.25ns)   --->   "%conv_bias_load_7 = load float* %conv_bias_addr_7, align 4" [conv/conv.cpp:31]   --->   Operation 986 'load' 'conv_bias_load_7' <Predicate = (icmp_ln18_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 110 <SV = 11> <Delay = 5.28>
ST_110 : Operation 987 [1/1] (0.00ns)   --->   "%w_sum_1_7 = phi float [ %w_sum_0_7, %W_Row_Loop_begin7 ], [ %w_sum_2_7, %W_Col_Loop_end7 ]" [conv/conv.cpp:26]   --->   Operation 987 'phi' 'w_sum_1_7' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 988 [1/1] (0.00ns)   --->   "%wc_0_7 = phi i2 [ 0, %W_Row_Loop_begin7 ], [ %add_ln21_6, %W_Col_Loop_end7 ]" [conv/conv.cpp:21]   --->   Operation 988 'phi' 'wc_0_7' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i2 %wc_0_7 to i4" [conv/conv.cpp:21]   --->   Operation 989 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 990 [1/1] (0.95ns)   --->   "%icmp_ln21_7 = icmp eq i2 %wc_0_7, -1" [conv/conv.cpp:21]   --->   Operation 990 'icmp' 'icmp_ln21_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 991 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 991 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 992 [1/1] (1.56ns)   --->   "%add_ln21_6 = add i2 %wc_0_7, 1" [conv/conv.cpp:21]   --->   Operation 992 'add' 'add_ln21_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 993 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_7, label %W_Row_Loop_end7, label %W_Col_Loop_begin7" [conv/conv.cpp:21]   --->   Operation 993 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 994 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 994 'specloopname' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_110 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 995 'specregionbegin' 'tmp_47' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_110 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln26_88 = zext i2 %wc_0_7 to i6" [conv/conv.cpp:26]   --->   Operation 996 'zext' 'zext_ln26_88' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_110 : Operation 997 [1/1] (1.78ns)   --->   "%add_ln26_51 = add i6 %zext_ln26_88, %sext_ln26_7" [conv/conv.cpp:26]   --->   Operation 997 'add' 'add_ln26_51' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln26_7 = trunc i6 %add_ln26_51 to i4" [conv/conv.cpp:26]   --->   Operation 998 'trunc' 'trunc_ln26_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_110 : Operation 999 [1/1] (0.00ns)   --->   "%p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_7, i3 0)" [conv/conv.cpp:26]   --->   Operation 999 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_110 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_89 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_51, i1 false)" [conv/conv.cpp:26]   --->   Operation 1000 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_110 : Operation 1001 [1/1] (1.87ns)   --->   "%sub_ln26_23 = sub i7 %p_shl7, %tmp_89" [conv/conv.cpp:26]   --->   Operation 1001 'sub' 'sub_ln26_23' <Predicate = (!icmp_ln21_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1002 [1/1] (1.73ns)   --->   "%add_ln26_16 = add i4 %zext_ln21_4, 7" [conv/conv.cpp:26]   --->   Operation 1002 'add' 'add_ln26_16' <Predicate = (!icmp_ln21_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln26_89 = zext i4 %add_ln26_16 to i8" [conv/conv.cpp:26]   --->   Operation 1003 'zext' 'zext_ln26_89' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_110 : Operation 1004 [1/1] (1.91ns)   --->   "%add_ln26_52 = add i8 %zext_ln26_89, %mul_ln26_7" [conv/conv.cpp:26]   --->   Operation 1004 'add' 'add_ln26_52' <Predicate = (!icmp_ln21_7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1005 [1/1] (0.00ns)   --->   "%p_shl30_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_52, i3 0)" [conv/conv.cpp:26]   --->   Operation 1005 'bitconcatenate' 'p_shl30_cast' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_110 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_90 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_52, i1 false)" [conv/conv.cpp:26]   --->   Operation 1006 'bitconcatenate' 'tmp_90' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_110 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln26_90 = zext i9 %tmp_90 to i11" [conv/conv.cpp:26]   --->   Operation 1007 'zext' 'zext_ln26_90' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_110 : Operation 1008 [1/1] (1.63ns)   --->   "%sub_ln26_24 = sub i11 %p_shl30_cast, %zext_ln26_90" [conv/conv.cpp:26]   --->   Operation 1008 'sub' 'sub_ln26_24' <Predicate = (!icmp_ln21_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1009 [1/1] (1.76ns)   --->   "br label %40" [conv/conv.cpp:24]   --->   Operation 1009 'br' <Predicate = (!icmp_ln21_7)> <Delay = 1.76>
ST_110 : Operation 1010 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_42) nounwind" [conv/conv.cpp:29]   --->   Operation 1010 'specregionend' 'empty_64' <Predicate = (icmp_ln21_7)> <Delay = 0.00>
ST_110 : Operation 1011 [1/1] (0.00ns)   --->   "br label %38" [conv/conv.cpp:18]   --->   Operation 1011 'br' <Predicate = (icmp_ln21_7)> <Delay = 0.00>

State 111 <SV = 12> <Delay = 6.76>
ST_111 : Operation 1012 [1/1] (0.00ns)   --->   "%w_sum_2_7 = phi float [ %w_sum_1_7, %W_Col_Loop_begin7 ], [ %w_sum_3_7, %41 ]" [conv/conv.cpp:26]   --->   Operation 1012 'phi' 'w_sum_2_7' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1013 [1/1] (0.00ns)   --->   "%ch_0_7 = phi i3 [ 0, %W_Col_Loop_begin7 ], [ %add_ln24_7, %41 ]" [conv/conv.cpp:24]   --->   Operation 1013 'phi' 'ch_0_7' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1014 [1/1] (1.13ns)   --->   "%icmp_ln24_7 = icmp eq i3 %ch_0_7, -2" [conv/conv.cpp:24]   --->   Operation 1014 'icmp' 'icmp_ln24_7' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1015 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1015 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1016 [1/1] (1.65ns)   --->   "%add_ln24_7 = add i3 %ch_0_7, 1" [conv/conv.cpp:24]   --->   Operation 1016 'add' 'add_ln24_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1017 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_7, label %W_Col_Loop_end7, label %41" [conv/conv.cpp:24]   --->   Operation 1017 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i3 %ch_0_7 to i7" [conv/conv.cpp:26]   --->   Operation 1018 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_111 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln26_100 = zext i3 %ch_0_7 to i11" [conv/conv.cpp:26]   --->   Operation 1019 'zext' 'zext_ln26_100' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_111 : Operation 1020 [1/1] (1.87ns)   --->   "%add_ln26_58 = add i7 %zext_ln26_55, %sub_ln26_23" [conv/conv.cpp:26]   --->   Operation 1020 'add' 'add_ln26_58' <Predicate = (!icmp_ln24_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_127_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_58, i4 0)" [conv/conv.cpp:26]   --->   Operation 1021 'bitconcatenate' 'tmp_127_cast' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_111 : Operation 1022 [1/1] (1.63ns)   --->   "%add_ln26_59 = add i11 %zext_ln35_14, %tmp_127_cast" [conv/conv.cpp:26]   --->   Operation 1022 'add' 'add_ln26_59' <Predicate = (!icmp_ln24_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln26_101 = zext i11 %add_ln26_59 to i64" [conv/conv.cpp:26]   --->   Operation 1023 'zext' 'zext_ln26_101' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_111 : Operation 1024 [1/1] (0.00ns)   --->   "%conv_weights_addr_7 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_101" [conv/conv.cpp:26]   --->   Operation 1024 'getelementptr' 'conv_weights_addr_7' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_111 : Operation 1025 [1/1] (1.63ns)   --->   "%add_ln26_60 = add i11 %zext_ln26_100, %sub_ln26_24" [conv/conv.cpp:26]   --->   Operation 1025 'add' 'add_ln26_60' <Predicate = (!icmp_ln24_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln26_102 = zext i11 %add_ln26_60 to i64" [conv/conv.cpp:26]   --->   Operation 1026 'zext' 'zext_ln26_102' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_111 : Operation 1027 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_102" [conv/conv.cpp:26]   --->   Operation 1027 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_111 : Operation 1028 [2/2] (3.25ns)   --->   "%conv_weights_load_7 = load float* %conv_weights_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 1028 'load' 'conv_weights_load_7' <Predicate = (!icmp_ln24_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_111 : Operation 1029 [2/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 1029 'load' 'input_load_7' <Predicate = (!icmp_ln24_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_111 : Operation 1030 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_47) nounwind" [conv/conv.cpp:28]   --->   Operation 1030 'specregionend' 'empty_66' <Predicate = (icmp_ln24_7)> <Delay = 0.00>
ST_111 : Operation 1031 [1/1] (0.00ns)   --->   "br label %39" [conv/conv.cpp:21]   --->   Operation 1031 'br' <Predicate = (icmp_ln24_7)> <Delay = 0.00>

State 112 <SV = 13> <Delay = 15.6>
ST_112 : Operation 1032 [1/2] (3.25ns)   --->   "%conv_weights_load_7 = load float* %conv_weights_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 1032 'load' 'conv_weights_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_112 : Operation 1033 [1/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 1033 'load' 'input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_112 : Operation 1034 [2/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_weights_load_7, %input_load_7" [conv/conv.cpp:26]   --->   Operation 1034 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 14> <Delay = 12.3>
ST_113 : Operation 1035 [1/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_weights_load_7, %input_load_7" [conv/conv.cpp:26]   --->   Operation 1035 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 15> <Delay = 10.5>
ST_114 : Operation 1036 [4/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 1036 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 16> <Delay = 10.5>
ST_115 : Operation 1037 [3/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 1037 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 17> <Delay = 10.5>
ST_116 : Operation 1038 [2/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 1038 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 18> <Delay = 10.5>
ST_117 : Operation 1039 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1039 'specloopname' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1040 [1/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 1040 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1041 [1/1] (0.00ns)   --->   "br label %40" [conv/conv.cpp:24]   --->   Operation 1041 'br' <Predicate = true> <Delay = 0.00>

State 118 <SV = 11> <Delay = 13.7>
ST_118 : Operation 1042 [1/2] (3.25ns)   --->   "%conv_bias_load_7 = load float* %conv_bias_addr_7, align 4" [conv/conv.cpp:31]   --->   Operation 1042 'load' 'conv_bias_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_118 : Operation 1043 [4/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7" [conv/conv.cpp:31]   --->   Operation 1043 'fadd' 'w_sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 12> <Delay = 10.5>
ST_119 : Operation 1044 [3/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7" [conv/conv.cpp:31]   --->   Operation 1044 'fadd' 'w_sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 13> <Delay = 10.5>
ST_120 : Operation 1045 [2/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7" [conv/conv.cpp:31]   --->   Operation 1045 'fadd' 'w_sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 14> <Delay = 15.9>
ST_121 : Operation 1046 [1/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7" [conv/conv.cpp:31]   --->   Operation 1046 'fadd' 'w_sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1047 [2/2] (5.43ns)   --->   "%tmp_59 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1047 'fcmp' 'tmp_59' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 15> <Delay = 9.66>
ST_122 : Operation 1048 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast float %w_sum_7 to i32" [conv/conv.cpp:34]   --->   Operation 1048 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_7, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1049 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7 to i23" [conv/conv.cpp:34]   --->   Operation 1050 'trunc' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1051 [1/1] (1.55ns)   --->   "%icmp_ln34_14 = icmp ne i8 %tmp_58, -1" [conv/conv.cpp:34]   --->   Operation 1051 'icmp' 'icmp_ln34_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1052 [1/1] (2.44ns)   --->   "%icmp_ln34_15 = icmp eq i23 %trunc_ln34_7, 0" [conv/conv.cpp:34]   --->   Operation 1052 'icmp' 'icmp_ln34_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, %icmp_ln34_14" [conv/conv.cpp:34]   --->   Operation 1053 'or' 'or_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1054 [1/2] (5.43ns)   --->   "%tmp_59 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1054 'fcmp' 'tmp_59' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, %tmp_59" [conv/conv.cpp:34]   --->   Operation 1055 'and' 'and_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1056 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_7 = select i1 %and_ln34_7, float %w_sum_7, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1056 'select' 'select_ln34_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 1057 [1/1] (3.25ns)   --->   "store float %select_ln34_7, float* %conv_out_addr_7, align 4" [conv/conv.cpp:35]   --->   Operation 1057 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_122 : Operation 1058 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_37) nounwind" [conv/conv.cpp:38]   --->   Operation 1058 'specregionend' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1059 [1/1] (0.00ns)   --->   "br label %37" [conv/conv.cpp:14]   --->   Operation 1059 'br' <Predicate = true> <Delay = 0.00>

State 123 <SV = 10> <Delay = 1.78>
ST_123 : Operation 1060 [1/1] (0.00ns)   --->   "%f_0_8 = phi i5 [ 0, %Col_Loop7 ], [ %add_ln14_8, %Filter2_Loop_end8 ]" [conv/conv.cpp:14]   --->   Operation 1060 'phi' 'f_0_8' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1061 [1/1] (1.36ns)   --->   "%icmp_ln14_8 = icmp eq i5 %f_0_8, -16" [conv/conv.cpp:14]   --->   Operation 1061 'icmp' 'icmp_ln14_8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1062 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 1062 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1063 [1/1] (1.78ns)   --->   "%add_ln14_8 = add i5 %f_0_8, 1" [conv/conv.cpp:14]   --->   Operation 1063 'add' 'add_ln14_8' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1064 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_8, label %Col_Loop8, label %Filter2_Loop_begin8" [conv/conv.cpp:14]   --->   Operation 1064 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1065 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1065 'specloopname' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_123 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1066 'specregionbegin' 'tmp_41' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_123 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i5 %f_0_8 to i64" [conv/conv.cpp:26]   --->   Operation 1067 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_123 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i5 %f_0_8 to i11" [conv/conv.cpp:35]   --->   Operation 1068 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_123 : Operation 1069 [1/1] (1.63ns)   --->   "%add_ln35_18 = add i11 %add_ln35_7, %zext_ln35_16" [conv/conv.cpp:35]   --->   Operation 1069 'add' 'add_ln35_18' <Predicate = (!icmp_ln14_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i11 %add_ln35_18 to i64" [conv/conv.cpp:35]   --->   Operation 1070 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_123 : Operation 1071 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_17" [conv/conv.cpp:35]   --->   Operation 1071 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_123 : Operation 1072 [1/1] (1.76ns)   --->   "br label %43" [conv/conv.cpp:18]   --->   Operation 1072 'br' <Predicate = (!icmp_ln14_8)> <Delay = 1.76>
ST_123 : Operation 1073 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_36) nounwind" [conv/conv.cpp:39]   --->   Operation 1073 'specregionend' 'empty_68' <Predicate = (icmp_ln14_8)> <Delay = 0.00>
ST_123 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 1074 'specregionbegin' 'tmp_40' <Predicate = (icmp_ln14_8)> <Delay = 0.00>
ST_123 : Operation 1075 [1/1] (1.76ns)   --->   "br label %47" [conv/conv.cpp:14]   --->   Operation 1075 'br' <Predicate = (icmp_ln14_8)> <Delay = 1.76>

State 124 <SV = 11> <Delay = 5.22>
ST_124 : Operation 1076 [1/1] (0.00ns)   --->   "%wr_0_8 = phi i2 [ 0, %Filter2_Loop_begin8 ], [ %add_ln18_8, %W_Row_Loop_end8 ]" [conv/conv.cpp:18]   --->   Operation 1076 'phi' 'wr_0_8' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1077 [1/1] (0.00ns)   --->   "%w_sum_0_8 = phi float [ 0.000000e+00, %Filter2_Loop_begin8 ], [ %w_sum_1_8, %W_Row_Loop_end8 ]" [conv/conv.cpp:26]   --->   Operation 1077 'phi' 'w_sum_0_8' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i2 %wr_0_8 to i4" [conv/conv.cpp:18]   --->   Operation 1078 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1079 [1/1] (0.95ns)   --->   "%icmp_ln18_8 = icmp eq i2 %wr_0_8, -1" [conv/conv.cpp:18]   --->   Operation 1079 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1080 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1080 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1081 [1/1] (1.56ns)   --->   "%add_ln18_8 = add i2 %wr_0_8, 1" [conv/conv.cpp:18]   --->   Operation 1081 'add' 'add_ln18_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1082 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_8, label %Filter2_Loop_end8, label %W_Row_Loop_begin8" [conv/conv.cpp:18]   --->   Operation 1082 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1083 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1083 'specloopname' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_124 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1084 'specregionbegin' 'tmp_46' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_124 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln26_85 = zext i2 %wr_0_8 to i5" [conv/conv.cpp:26]   --->   Operation 1085 'zext' 'zext_ln26_85' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_124 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_88 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_8, i2 0)" [conv/conv.cpp:26]   --->   Operation 1086 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_124 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln26_86 = zext i4 %tmp_88 to i5" [conv/conv.cpp:26]   --->   Operation 1087 'zext' 'zext_ln26_86' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_124 : Operation 1088 [1/1] (1.73ns)   --->   "%sub_ln26_22 = sub i5 %zext_ln26_86, %zext_ln26_85" [conv/conv.cpp:26]   --->   Operation 1088 'sub' 'sub_ln26_22' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i5 %sub_ln26_22 to i6" [conv/conv.cpp:26]   --->   Operation 1089 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_124 : Operation 1090 [1/1] (1.73ns)   --->   "%add_ln26_8 = add i4 %zext_ln18_8, %r_0" [conv/conv.cpp:26]   --->   Operation 1090 'add' 'add_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln26_87 = zext i4 %add_ln26_8 to i8" [conv/conv.cpp:26]   --->   Operation 1091 'zext' 'zext_ln26_87' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_124 : Operation 1092 [1/1] (3.49ns)   --->   "%mul_ln26_8 = mul i8 %zext_ln26_87, 13" [conv/conv.cpp:26]   --->   Operation 1092 'mul' 'mul_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1093 [1/1] (1.76ns)   --->   "br label %44" [conv/conv.cpp:21]   --->   Operation 1093 'br' <Predicate = (!icmp_ln18_8)> <Delay = 1.76>
ST_124 : Operation 1094 [1/1] (0.00ns)   --->   "%conv_bias_addr_8 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_38" [conv/conv.cpp:31]   --->   Operation 1094 'getelementptr' 'conv_bias_addr_8' <Predicate = (icmp_ln18_8)> <Delay = 0.00>
ST_124 : Operation 1095 [2/2] (3.25ns)   --->   "%conv_bias_load_8 = load float* %conv_bias_addr_8, align 4" [conv/conv.cpp:31]   --->   Operation 1095 'load' 'conv_bias_load_8' <Predicate = (icmp_ln18_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 125 <SV = 12> <Delay = 3.65>
ST_125 : Operation 1096 [1/1] (0.00ns)   --->   "%w_sum_1_8 = phi float [ %w_sum_0_8, %W_Row_Loop_begin8 ], [ %w_sum_2_8, %W_Col_Loop_end8 ]" [conv/conv.cpp:26]   --->   Operation 1096 'phi' 'w_sum_1_8' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1097 [1/1] (0.00ns)   --->   "%wc_0_8 = phi i2 [ 0, %W_Row_Loop_begin8 ], [ %add_ln21_7, %W_Col_Loop_end8 ]" [conv/conv.cpp:21]   --->   Operation 1097 'phi' 'wc_0_8' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1098 [1/1] (0.95ns)   --->   "%icmp_ln21_8 = icmp eq i2 %wc_0_8, -1" [conv/conv.cpp:21]   --->   Operation 1098 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1099 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1099 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1100 [1/1] (1.56ns)   --->   "%add_ln21_7 = add i2 %wc_0_8, 1" [conv/conv.cpp:21]   --->   Operation 1100 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_8, label %W_Row_Loop_end8, label %W_Col_Loop_begin8" [conv/conv.cpp:21]   --->   Operation 1101 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1102 'specloopname' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1103 'specregionbegin' 'tmp_50' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln26_97 = zext i2 %wc_0_8 to i6" [conv/conv.cpp:26]   --->   Operation 1104 'zext' 'zext_ln26_97' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1105 [1/1] (1.78ns)   --->   "%add_ln26_56 = add i6 %zext_ln26_97, %sext_ln26_8" [conv/conv.cpp:26]   --->   Operation 1105 'add' 'add_ln26_56' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1106 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = trunc i6 %add_ln26_56 to i4" [conv/conv.cpp:26]   --->   Operation 1106 'trunc' 'trunc_ln26_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1107 [1/1] (0.00ns)   --->   "%p_shl8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_8, i3 0)" [conv/conv.cpp:26]   --->   Operation 1107 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_92 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_56, i1 false)" [conv/conv.cpp:26]   --->   Operation 1108 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1109 [1/1] (1.87ns)   --->   "%sub_ln26_26 = sub i7 %p_shl8, %tmp_92" [conv/conv.cpp:26]   --->   Operation 1109 'sub' 'sub_ln26_26' <Predicate = (!icmp_ln21_8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1110 [1/1] (0.00ns)   --->   "%or_ln26_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %wc_0_8)" [conv/conv.cpp:26]   --->   Operation 1110 'bitconcatenate' 'or_ln26_1' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln26_98 = zext i4 %or_ln26_1 to i8" [conv/conv.cpp:26]   --->   Operation 1111 'zext' 'zext_ln26_98' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1112 [1/1] (1.91ns)   --->   "%add_ln26_57 = add i8 %zext_ln26_98, %mul_ln26_8" [conv/conv.cpp:26]   --->   Operation 1112 'add' 'add_ln26_57' <Predicate = (!icmp_ln21_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1113 [1/1] (0.00ns)   --->   "%p_shl34_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_57, i3 0)" [conv/conv.cpp:26]   --->   Operation 1113 'bitconcatenate' 'p_shl34_cast' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_93 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_57, i1 false)" [conv/conv.cpp:26]   --->   Operation 1114 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln26_99 = zext i9 %tmp_93 to i11" [conv/conv.cpp:26]   --->   Operation 1115 'zext' 'zext_ln26_99' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1116 [1/1] (1.63ns)   --->   "%sub_ln26_27 = sub i11 %p_shl34_cast, %zext_ln26_99" [conv/conv.cpp:26]   --->   Operation 1116 'sub' 'sub_ln26_27' <Predicate = (!icmp_ln21_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1117 [1/1] (1.76ns)   --->   "br label %45" [conv/conv.cpp:24]   --->   Operation 1117 'br' <Predicate = (!icmp_ln21_8)> <Delay = 1.76>
ST_125 : Operation 1118 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_46) nounwind" [conv/conv.cpp:29]   --->   Operation 1118 'specregionend' 'empty_72' <Predicate = (icmp_ln21_8)> <Delay = 0.00>
ST_125 : Operation 1119 [1/1] (0.00ns)   --->   "br label %43" [conv/conv.cpp:18]   --->   Operation 1119 'br' <Predicate = (icmp_ln21_8)> <Delay = 0.00>

State 126 <SV = 13> <Delay = 6.76>
ST_126 : Operation 1120 [1/1] (0.00ns)   --->   "%w_sum_2_8 = phi float [ %w_sum_1_8, %W_Col_Loop_begin8 ], [ %w_sum_3_8, %46 ]" [conv/conv.cpp:26]   --->   Operation 1120 'phi' 'w_sum_2_8' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1121 [1/1] (0.00ns)   --->   "%ch_0_8 = phi i3 [ 0, %W_Col_Loop_begin8 ], [ %add_ln24_8, %46 ]" [conv/conv.cpp:24]   --->   Operation 1121 'phi' 'ch_0_8' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1122 [1/1] (1.13ns)   --->   "%icmp_ln24_8 = icmp eq i3 %ch_0_8, -2" [conv/conv.cpp:24]   --->   Operation 1122 'icmp' 'icmp_ln24_8' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1123 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1123 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1124 [1/1] (1.65ns)   --->   "%add_ln24_8 = add i3 %ch_0_8, 1" [conv/conv.cpp:24]   --->   Operation 1124 'add' 'add_ln24_8' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_8, label %W_Col_Loop_end8, label %46" [conv/conv.cpp:24]   --->   Operation 1125 'br' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i3 %ch_0_8 to i7" [conv/conv.cpp:26]   --->   Operation 1126 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_126 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln26_109 = zext i3 %ch_0_8 to i11" [conv/conv.cpp:26]   --->   Operation 1127 'zext' 'zext_ln26_109' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_126 : Operation 1128 [1/1] (1.87ns)   --->   "%add_ln26_63 = add i7 %zext_ln26_60, %sub_ln26_26" [conv/conv.cpp:26]   --->   Operation 1128 'add' 'add_ln26_63' <Predicate = (!icmp_ln24_8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_134_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_63, i4 0)" [conv/conv.cpp:26]   --->   Operation 1129 'bitconcatenate' 'tmp_134_cast' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_126 : Operation 1130 [1/1] (1.63ns)   --->   "%add_ln26_64 = add i11 %zext_ln35_16, %tmp_134_cast" [conv/conv.cpp:26]   --->   Operation 1130 'add' 'add_ln26_64' <Predicate = (!icmp_ln24_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln26_110 = zext i11 %add_ln26_64 to i64" [conv/conv.cpp:26]   --->   Operation 1131 'zext' 'zext_ln26_110' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_126 : Operation 1132 [1/1] (0.00ns)   --->   "%conv_weights_addr_8 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_110" [conv/conv.cpp:26]   --->   Operation 1132 'getelementptr' 'conv_weights_addr_8' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_126 : Operation 1133 [1/1] (1.63ns)   --->   "%add_ln26_65 = add i11 %zext_ln26_109, %sub_ln26_27" [conv/conv.cpp:26]   --->   Operation 1133 'add' 'add_ln26_65' <Predicate = (!icmp_ln24_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln26_111 = zext i11 %add_ln26_65 to i64" [conv/conv.cpp:26]   --->   Operation 1134 'zext' 'zext_ln26_111' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_126 : Operation 1135 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_111" [conv/conv.cpp:26]   --->   Operation 1135 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_126 : Operation 1136 [2/2] (3.25ns)   --->   "%conv_weights_load_8 = load float* %conv_weights_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 1136 'load' 'conv_weights_load_8' <Predicate = (!icmp_ln24_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_126 : Operation 1137 [2/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 1137 'load' 'input_load_8' <Predicate = (!icmp_ln24_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_126 : Operation 1138 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_50) nounwind" [conv/conv.cpp:28]   --->   Operation 1138 'specregionend' 'empty_74' <Predicate = (icmp_ln24_8)> <Delay = 0.00>
ST_126 : Operation 1139 [1/1] (0.00ns)   --->   "br label %44" [conv/conv.cpp:21]   --->   Operation 1139 'br' <Predicate = (icmp_ln24_8)> <Delay = 0.00>

State 127 <SV = 14> <Delay = 15.6>
ST_127 : Operation 1140 [1/2] (3.25ns)   --->   "%conv_weights_load_8 = load float* %conv_weights_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 1140 'load' 'conv_weights_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_127 : Operation 1141 [1/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 1141 'load' 'input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_127 : Operation 1142 [2/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_weights_load_8, %input_load_8" [conv/conv.cpp:26]   --->   Operation 1142 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 15> <Delay = 12.3>
ST_128 : Operation 1143 [1/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_weights_load_8, %input_load_8" [conv/conv.cpp:26]   --->   Operation 1143 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 16> <Delay = 10.5>
ST_129 : Operation 1144 [4/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1144 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 17> <Delay = 10.5>
ST_130 : Operation 1145 [3/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1145 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 18> <Delay = 10.5>
ST_131 : Operation 1146 [2/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1146 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 19> <Delay = 10.5>
ST_132 : Operation 1147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1147 'specloopname' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1148 [1/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1148 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1149 [1/1] (0.00ns)   --->   "br label %45" [conv/conv.cpp:24]   --->   Operation 1149 'br' <Predicate = true> <Delay = 0.00>

State 133 <SV = 12> <Delay = 13.7>
ST_133 : Operation 1150 [1/2] (3.25ns)   --->   "%conv_bias_load_8 = load float* %conv_bias_addr_8, align 4" [conv/conv.cpp:31]   --->   Operation 1150 'load' 'conv_bias_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_133 : Operation 1151 [4/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8" [conv/conv.cpp:31]   --->   Operation 1151 'fadd' 'w_sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 13> <Delay = 10.5>
ST_134 : Operation 1152 [3/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8" [conv/conv.cpp:31]   --->   Operation 1152 'fadd' 'w_sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 14> <Delay = 10.5>
ST_135 : Operation 1153 [2/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8" [conv/conv.cpp:31]   --->   Operation 1153 'fadd' 'w_sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 15> <Delay = 15.9>
ST_136 : Operation 1154 [1/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8" [conv/conv.cpp:31]   --->   Operation 1154 'fadd' 'w_sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1155 [2/2] (5.43ns)   --->   "%tmp_61 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1155 'fcmp' 'tmp_61' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 16> <Delay = 9.66>
ST_137 : Operation 1156 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast float %w_sum_8 to i32" [conv/conv.cpp:34]   --->   Operation 1156 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_8, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1157 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8 to i23" [conv/conv.cpp:34]   --->   Operation 1158 'trunc' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1159 [1/1] (1.55ns)   --->   "%icmp_ln34_16 = icmp ne i8 %tmp_60, -1" [conv/conv.cpp:34]   --->   Operation 1159 'icmp' 'icmp_ln34_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1160 [1/1] (2.44ns)   --->   "%icmp_ln34_17 = icmp eq i23 %trunc_ln34_8, 0" [conv/conv.cpp:34]   --->   Operation 1160 'icmp' 'icmp_ln34_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, %icmp_ln34_16" [conv/conv.cpp:34]   --->   Operation 1161 'or' 'or_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1162 [1/2] (5.43ns)   --->   "%tmp_61 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1162 'fcmp' 'tmp_61' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, %tmp_61" [conv/conv.cpp:34]   --->   Operation 1163 'and' 'and_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1164 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_8 = select i1 %and_ln34_8, float %w_sum_8, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1164 'select' 'select_ln34_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 1165 [1/1] (3.25ns)   --->   "store float %select_ln34_8, float* %conv_out_addr_8, align 4" [conv/conv.cpp:35]   --->   Operation 1165 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_137 : Operation 1166 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_41) nounwind" [conv/conv.cpp:38]   --->   Operation 1166 'specregionend' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1167 [1/1] (0.00ns)   --->   "br label %42" [conv/conv.cpp:14]   --->   Operation 1167 'br' <Predicate = true> <Delay = 0.00>

State 138 <SV = 11> <Delay = 1.78>
ST_138 : Operation 1168 [1/1] (0.00ns)   --->   "%f_0_9 = phi i5 [ 0, %Col_Loop8 ], [ %add_ln14_9, %Filter2_Loop_end9 ]" [conv/conv.cpp:14]   --->   Operation 1168 'phi' 'f_0_9' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1169 [1/1] (1.36ns)   --->   "%icmp_ln14_9 = icmp eq i5 %f_0_9, -16" [conv/conv.cpp:14]   --->   Operation 1169 'icmp' 'icmp_ln14_9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1170 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 1170 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1171 [1/1] (1.78ns)   --->   "%add_ln14_9 = add i5 %f_0_9, 1" [conv/conv.cpp:14]   --->   Operation 1171 'add' 'add_ln14_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_9, label %Col_Loop9, label %Filter2_Loop_begin9" [conv/conv.cpp:14]   --->   Operation 1172 'br' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1173 'specloopname' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_138 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1174 'specregionbegin' 'tmp_45' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_138 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i5 %f_0_9 to i64" [conv/conv.cpp:26]   --->   Operation 1175 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_138 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i5 %f_0_9 to i11" [conv/conv.cpp:35]   --->   Operation 1176 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_138 : Operation 1177 [1/1] (1.63ns)   --->   "%add_ln35_19 = add i11 %add_ln35_8, %zext_ln35_18" [conv/conv.cpp:35]   --->   Operation 1177 'add' 'add_ln35_19' <Predicate = (!icmp_ln14_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i11 %add_ln35_19 to i64" [conv/conv.cpp:35]   --->   Operation 1178 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_138 : Operation 1179 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_19" [conv/conv.cpp:35]   --->   Operation 1179 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_138 : Operation 1180 [1/1] (1.76ns)   --->   "br label %48" [conv/conv.cpp:18]   --->   Operation 1180 'br' <Predicate = (!icmp_ln14_9)> <Delay = 1.76>
ST_138 : Operation 1181 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_40) nounwind" [conv/conv.cpp:39]   --->   Operation 1181 'specregionend' 'empty_76' <Predicate = (icmp_ln14_9)> <Delay = 0.00>
ST_138 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 1182 'specregionbegin' 'tmp_44' <Predicate = (icmp_ln14_9)> <Delay = 0.00>
ST_138 : Operation 1183 [1/1] (1.76ns)   --->   "br label %52" [conv/conv.cpp:14]   --->   Operation 1183 'br' <Predicate = (icmp_ln14_9)> <Delay = 1.76>

State 139 <SV = 12> <Delay = 5.22>
ST_139 : Operation 1184 [1/1] (0.00ns)   --->   "%wr_0_9 = phi i2 [ 0, %Filter2_Loop_begin9 ], [ %add_ln18_9, %W_Row_Loop_end9 ]" [conv/conv.cpp:18]   --->   Operation 1184 'phi' 'wr_0_9' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1185 [1/1] (0.00ns)   --->   "%w_sum_0_9 = phi float [ 0.000000e+00, %Filter2_Loop_begin9 ], [ %w_sum_1_9, %W_Row_Loop_end9 ]" [conv/conv.cpp:26]   --->   Operation 1185 'phi' 'w_sum_0_9' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i2 %wr_0_9 to i4" [conv/conv.cpp:18]   --->   Operation 1186 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1187 [1/1] (0.95ns)   --->   "%icmp_ln18_9 = icmp eq i2 %wr_0_9, -1" [conv/conv.cpp:18]   --->   Operation 1187 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1188 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1188 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1189 [1/1] (1.56ns)   --->   "%add_ln18_9 = add i2 %wr_0_9, 1" [conv/conv.cpp:18]   --->   Operation 1189 'add' 'add_ln18_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_9, label %Filter2_Loop_end9, label %W_Row_Loop_begin9" [conv/conv.cpp:18]   --->   Operation 1190 'br' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1191 'specloopname' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_139 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1192 'specregionbegin' 'tmp_49' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_139 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln26_94 = zext i2 %wr_0_9 to i5" [conv/conv.cpp:26]   --->   Operation 1193 'zext' 'zext_ln26_94' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_139 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_91 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_9, i2 0)" [conv/conv.cpp:26]   --->   Operation 1194 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_139 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln26_95 = zext i4 %tmp_91 to i5" [conv/conv.cpp:26]   --->   Operation 1195 'zext' 'zext_ln26_95' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_139 : Operation 1196 [1/1] (1.73ns)   --->   "%sub_ln26_25 = sub i5 %zext_ln26_95, %zext_ln26_94" [conv/conv.cpp:26]   --->   Operation 1196 'sub' 'sub_ln26_25' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i5 %sub_ln26_25 to i6" [conv/conv.cpp:26]   --->   Operation 1197 'sext' 'sext_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_139 : Operation 1198 [1/1] (1.73ns)   --->   "%add_ln26_9 = add i4 %zext_ln18_9, %r_0" [conv/conv.cpp:26]   --->   Operation 1198 'add' 'add_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln26_96 = zext i4 %add_ln26_9 to i8" [conv/conv.cpp:26]   --->   Operation 1199 'zext' 'zext_ln26_96' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_139 : Operation 1200 [1/1] (3.49ns)   --->   "%mul_ln26_9 = mul i8 %zext_ln26_96, 13" [conv/conv.cpp:26]   --->   Operation 1200 'mul' 'mul_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1201 [1/1] (1.76ns)   --->   "br label %49" [conv/conv.cpp:21]   --->   Operation 1201 'br' <Predicate = (!icmp_ln18_9)> <Delay = 1.76>
ST_139 : Operation 1202 [1/1] (0.00ns)   --->   "%conv_bias_addr_9 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_44" [conv/conv.cpp:31]   --->   Operation 1202 'getelementptr' 'conv_bias_addr_9' <Predicate = (icmp_ln18_9)> <Delay = 0.00>
ST_139 : Operation 1203 [2/2] (3.25ns)   --->   "%conv_bias_load_9 = load float* %conv_bias_addr_9, align 4" [conv/conv.cpp:31]   --->   Operation 1203 'load' 'conv_bias_load_9' <Predicate = (icmp_ln18_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 140 <SV = 13> <Delay = 5.28>
ST_140 : Operation 1204 [1/1] (0.00ns)   --->   "%w_sum_1_9 = phi float [ %w_sum_0_9, %W_Row_Loop_begin9 ], [ %w_sum_2_9, %W_Col_Loop_end9 ]" [conv/conv.cpp:26]   --->   Operation 1204 'phi' 'w_sum_1_9' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1205 [1/1] (0.00ns)   --->   "%wc_0_9 = phi i2 [ 0, %W_Row_Loop_begin9 ], [ %add_ln21_8, %W_Col_Loop_end9 ]" [conv/conv.cpp:21]   --->   Operation 1205 'phi' 'wc_0_9' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i2 %wc_0_9 to i4" [conv/conv.cpp:21]   --->   Operation 1206 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1207 [1/1] (0.95ns)   --->   "%icmp_ln21_9 = icmp eq i2 %wc_0_9, -1" [conv/conv.cpp:21]   --->   Operation 1207 'icmp' 'icmp_ln21_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1208 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1208 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1209 [1/1] (1.56ns)   --->   "%add_ln21_8 = add i2 %wc_0_9, 1" [conv/conv.cpp:21]   --->   Operation 1209 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1210 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_9, label %W_Row_Loop_end9, label %W_Col_Loop_begin9" [conv/conv.cpp:21]   --->   Operation 1210 'br' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1211 'specloopname' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_140 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1212 'specregionbegin' 'tmp_52' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_140 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln26_106 = zext i2 %wc_0_9 to i6" [conv/conv.cpp:26]   --->   Operation 1213 'zext' 'zext_ln26_106' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_140 : Operation 1214 [1/1] (1.78ns)   --->   "%add_ln26_61 = add i6 %zext_ln26_106, %sext_ln26_9" [conv/conv.cpp:26]   --->   Operation 1214 'add' 'add_ln26_61' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = trunc i6 %add_ln26_61 to i4" [conv/conv.cpp:26]   --->   Operation 1215 'trunc' 'trunc_ln26_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_140 : Operation 1216 [1/1] (0.00ns)   --->   "%p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_9, i3 0)" [conv/conv.cpp:26]   --->   Operation 1216 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_140 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_95 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_61, i1 false)" [conv/conv.cpp:26]   --->   Operation 1217 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_140 : Operation 1218 [1/1] (1.87ns)   --->   "%sub_ln26_29 = sub i7 %p_shl9, %tmp_95" [conv/conv.cpp:26]   --->   Operation 1218 'sub' 'sub_ln26_29' <Predicate = (!icmp_ln21_9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1219 [1/1] (1.73ns)   --->   "%add_ln26_17 = add i4 %zext_ln21_5, -7" [conv/conv.cpp:26]   --->   Operation 1219 'add' 'add_ln26_17' <Predicate = (!icmp_ln21_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln26_107 = zext i4 %add_ln26_17 to i8" [conv/conv.cpp:26]   --->   Operation 1220 'zext' 'zext_ln26_107' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_140 : Operation 1221 [1/1] (1.91ns)   --->   "%add_ln26_62 = add i8 %zext_ln26_107, %mul_ln26_9" [conv/conv.cpp:26]   --->   Operation 1221 'add' 'add_ln26_62' <Predicate = (!icmp_ln21_9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1222 [1/1] (0.00ns)   --->   "%p_shl38_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_62, i3 0)" [conv/conv.cpp:26]   --->   Operation 1222 'bitconcatenate' 'p_shl38_cast' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_140 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_96 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_62, i1 false)" [conv/conv.cpp:26]   --->   Operation 1223 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_140 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln26_108 = zext i9 %tmp_96 to i11" [conv/conv.cpp:26]   --->   Operation 1224 'zext' 'zext_ln26_108' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_140 : Operation 1225 [1/1] (1.63ns)   --->   "%sub_ln26_30 = sub i11 %p_shl38_cast, %zext_ln26_108" [conv/conv.cpp:26]   --->   Operation 1225 'sub' 'sub_ln26_30' <Predicate = (!icmp_ln21_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1226 [1/1] (1.76ns)   --->   "br label %50" [conv/conv.cpp:24]   --->   Operation 1226 'br' <Predicate = (!icmp_ln21_9)> <Delay = 1.76>
ST_140 : Operation 1227 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_49) nounwind" [conv/conv.cpp:29]   --->   Operation 1227 'specregionend' 'empty_80' <Predicate = (icmp_ln21_9)> <Delay = 0.00>
ST_140 : Operation 1228 [1/1] (0.00ns)   --->   "br label %48" [conv/conv.cpp:18]   --->   Operation 1228 'br' <Predicate = (icmp_ln21_9)> <Delay = 0.00>

State 141 <SV = 14> <Delay = 6.76>
ST_141 : Operation 1229 [1/1] (0.00ns)   --->   "%w_sum_2_9 = phi float [ %w_sum_1_9, %W_Col_Loop_begin9 ], [ %w_sum_3_9, %51 ]" [conv/conv.cpp:26]   --->   Operation 1229 'phi' 'w_sum_2_9' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1230 [1/1] (0.00ns)   --->   "%ch_0_9 = phi i3 [ 0, %W_Col_Loop_begin9 ], [ %add_ln24_9, %51 ]" [conv/conv.cpp:24]   --->   Operation 1230 'phi' 'ch_0_9' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1231 [1/1] (1.13ns)   --->   "%icmp_ln24_9 = icmp eq i3 %ch_0_9, -2" [conv/conv.cpp:24]   --->   Operation 1231 'icmp' 'icmp_ln24_9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1232 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1232 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1233 [1/1] (1.65ns)   --->   "%add_ln24_9 = add i3 %ch_0_9, 1" [conv/conv.cpp:24]   --->   Operation 1233 'add' 'add_ln24_9' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1234 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_9, label %W_Col_Loop_end9, label %51" [conv/conv.cpp:24]   --->   Operation 1234 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i3 %ch_0_9 to i7" [conv/conv.cpp:26]   --->   Operation 1235 'zext' 'zext_ln26_63' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_141 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln26_115 = zext i3 %ch_0_9 to i11" [conv/conv.cpp:26]   --->   Operation 1236 'zext' 'zext_ln26_115' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_141 : Operation 1237 [1/1] (1.87ns)   --->   "%add_ln26_68 = add i7 %zext_ln26_63, %sub_ln26_29" [conv/conv.cpp:26]   --->   Operation 1237 'add' 'add_ln26_68' <Predicate = (!icmp_ln24_9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1238 [1/1] (0.00ns)   --->   "%tmp_140_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_68, i4 0)" [conv/conv.cpp:26]   --->   Operation 1238 'bitconcatenate' 'tmp_140_cast' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_141 : Operation 1239 [1/1] (1.63ns)   --->   "%add_ln26_69 = add i11 %zext_ln35_18, %tmp_140_cast" [conv/conv.cpp:26]   --->   Operation 1239 'add' 'add_ln26_69' <Predicate = (!icmp_ln24_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln26_116 = zext i11 %add_ln26_69 to i64" [conv/conv.cpp:26]   --->   Operation 1240 'zext' 'zext_ln26_116' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_141 : Operation 1241 [1/1] (0.00ns)   --->   "%conv_weights_addr_9 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_116" [conv/conv.cpp:26]   --->   Operation 1241 'getelementptr' 'conv_weights_addr_9' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_141 : Operation 1242 [1/1] (1.63ns)   --->   "%add_ln26_70 = add i11 %zext_ln26_115, %sub_ln26_30" [conv/conv.cpp:26]   --->   Operation 1242 'add' 'add_ln26_70' <Predicate = (!icmp_ln24_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln26_117 = zext i11 %add_ln26_70 to i64" [conv/conv.cpp:26]   --->   Operation 1243 'zext' 'zext_ln26_117' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_141 : Operation 1244 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_117" [conv/conv.cpp:26]   --->   Operation 1244 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_141 : Operation 1245 [2/2] (3.25ns)   --->   "%conv_weights_load_9 = load float* %conv_weights_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 1245 'load' 'conv_weights_load_9' <Predicate = (!icmp_ln24_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_141 : Operation 1246 [2/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 1246 'load' 'input_load_9' <Predicate = (!icmp_ln24_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_141 : Operation 1247 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_52) nounwind" [conv/conv.cpp:28]   --->   Operation 1247 'specregionend' 'empty_82' <Predicate = (icmp_ln24_9)> <Delay = 0.00>
ST_141 : Operation 1248 [1/1] (0.00ns)   --->   "br label %49" [conv/conv.cpp:21]   --->   Operation 1248 'br' <Predicate = (icmp_ln24_9)> <Delay = 0.00>

State 142 <SV = 15> <Delay = 15.6>
ST_142 : Operation 1249 [1/2] (3.25ns)   --->   "%conv_weights_load_9 = load float* %conv_weights_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 1249 'load' 'conv_weights_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_142 : Operation 1250 [1/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 1250 'load' 'input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_142 : Operation 1251 [2/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_weights_load_9, %input_load_9" [conv/conv.cpp:26]   --->   Operation 1251 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 16> <Delay = 12.3>
ST_143 : Operation 1252 [1/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_weights_load_9, %input_load_9" [conv/conv.cpp:26]   --->   Operation 1252 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 17> <Delay = 10.5>
ST_144 : Operation 1253 [4/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1253 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 18> <Delay = 10.5>
ST_145 : Operation 1254 [3/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1254 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 19> <Delay = 10.5>
ST_146 : Operation 1255 [2/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1255 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 20> <Delay = 10.5>
ST_147 : Operation 1256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1256 'specloopname' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1257 [1/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1257 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1258 [1/1] (0.00ns)   --->   "br label %50" [conv/conv.cpp:24]   --->   Operation 1258 'br' <Predicate = true> <Delay = 0.00>

State 148 <SV = 13> <Delay = 13.7>
ST_148 : Operation 1259 [1/2] (3.25ns)   --->   "%conv_bias_load_9 = load float* %conv_bias_addr_9, align 4" [conv/conv.cpp:31]   --->   Operation 1259 'load' 'conv_bias_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_148 : Operation 1260 [4/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9" [conv/conv.cpp:31]   --->   Operation 1260 'fadd' 'w_sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 14> <Delay = 10.5>
ST_149 : Operation 1261 [3/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9" [conv/conv.cpp:31]   --->   Operation 1261 'fadd' 'w_sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 15> <Delay = 10.5>
ST_150 : Operation 1262 [2/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9" [conv/conv.cpp:31]   --->   Operation 1262 'fadd' 'w_sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 16> <Delay = 15.9>
ST_151 : Operation 1263 [1/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9" [conv/conv.cpp:31]   --->   Operation 1263 'fadd' 'w_sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1264 [2/2] (5.43ns)   --->   "%tmp_63 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1264 'fcmp' 'tmp_63' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 17> <Delay = 9.66>
ST_152 : Operation 1265 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast float %w_sum_9 to i32" [conv/conv.cpp:34]   --->   Operation 1265 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_9, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1266 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9 to i23" [conv/conv.cpp:34]   --->   Operation 1267 'trunc' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1268 [1/1] (1.55ns)   --->   "%icmp_ln34_18 = icmp ne i8 %tmp_62, -1" [conv/conv.cpp:34]   --->   Operation 1268 'icmp' 'icmp_ln34_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1269 [1/1] (2.44ns)   --->   "%icmp_ln34_19 = icmp eq i23 %trunc_ln34_9, 0" [conv/conv.cpp:34]   --->   Operation 1269 'icmp' 'icmp_ln34_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, %icmp_ln34_18" [conv/conv.cpp:34]   --->   Operation 1270 'or' 'or_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1271 [1/2] (5.43ns)   --->   "%tmp_63 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1271 'fcmp' 'tmp_63' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, %tmp_63" [conv/conv.cpp:34]   --->   Operation 1272 'and' 'and_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1273 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_9 = select i1 %and_ln34_9, float %w_sum_9, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1273 'select' 'select_ln34_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 1274 [1/1] (3.25ns)   --->   "store float %select_ln34_9, float* %conv_out_addr_9, align 4" [conv/conv.cpp:35]   --->   Operation 1274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_152 : Operation 1275 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_45) nounwind" [conv/conv.cpp:38]   --->   Operation 1275 'specregionend' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1276 [1/1] (0.00ns)   --->   "br label %47" [conv/conv.cpp:14]   --->   Operation 1276 'br' <Predicate = true> <Delay = 0.00>

State 153 <SV = 12> <Delay = 1.78>
ST_153 : Operation 1277 [1/1] (0.00ns)   --->   "%f_0_10 = phi i5 [ 0, %Col_Loop9 ], [ %add_ln14_10, %Filter2_Loop_end10 ]" [conv/conv.cpp:14]   --->   Operation 1277 'phi' 'f_0_10' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1278 [1/1] (1.36ns)   --->   "%icmp_ln14_10 = icmp eq i5 %f_0_10, -16" [conv/conv.cpp:14]   --->   Operation 1278 'icmp' 'icmp_ln14_10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1279 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 1279 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1280 [1/1] (1.78ns)   --->   "%add_ln14_10 = add i5 %f_0_10, 1" [conv/conv.cpp:14]   --->   Operation 1280 'add' 'add_ln14_10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1281 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_10, label %Col_Loop_end, label %Filter2_Loop_begin10" [conv/conv.cpp:14]   --->   Operation 1281 'br' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1282 'specloopname' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_153 : Operation 1283 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1283 'specregionbegin' 'tmp_48' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_153 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i5 %f_0_10 to i64" [conv/conv.cpp:26]   --->   Operation 1284 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_153 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i5 %f_0_10 to i11" [conv/conv.cpp:35]   --->   Operation 1285 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_153 : Operation 1286 [1/1] (1.63ns)   --->   "%add_ln35_20 = add i11 %add_ln35_9, %zext_ln35_20" [conv/conv.cpp:35]   --->   Operation 1286 'add' 'add_ln35_20' <Predicate = (!icmp_ln14_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i11 %add_ln35_20 to i64" [conv/conv.cpp:35]   --->   Operation 1287 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_153 : Operation 1288 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_21" [conv/conv.cpp:35]   --->   Operation 1288 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_153 : Operation 1289 [1/1] (1.76ns)   --->   "br label %53" [conv/conv.cpp:18]   --->   Operation 1289 'br' <Predicate = (!icmp_ln14_10)> <Delay = 1.76>
ST_153 : Operation 1290 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_44) nounwind" [conv/conv.cpp:39]   --->   Operation 1290 'specregionend' 'empty_84' <Predicate = (icmp_ln14_10)> <Delay = 0.00>
ST_153 : Operation 1291 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 1291 'br' <Predicate = (icmp_ln14_10)> <Delay = 0.00>

State 154 <SV = 13> <Delay = 5.22>
ST_154 : Operation 1292 [1/1] (0.00ns)   --->   "%wr_0_10 = phi i2 [ 0, %Filter2_Loop_begin10 ], [ %add_ln18_10, %W_Row_Loop_end10 ]" [conv/conv.cpp:18]   --->   Operation 1292 'phi' 'wr_0_10' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1293 [1/1] (0.00ns)   --->   "%w_sum_0_10 = phi float [ 0.000000e+00, %Filter2_Loop_begin10 ], [ %w_sum_1_10, %W_Row_Loop_end10 ]" [conv/conv.cpp:26]   --->   Operation 1293 'phi' 'w_sum_0_10' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1294 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i2 %wr_0_10 to i4" [conv/conv.cpp:18]   --->   Operation 1294 'zext' 'zext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1295 [1/1] (0.95ns)   --->   "%icmp_ln18_10 = icmp eq i2 %wr_0_10, -1" [conv/conv.cpp:18]   --->   Operation 1295 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1296 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1296 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1297 [1/1] (1.56ns)   --->   "%add_ln18_10 = add i2 %wr_0_10, 1" [conv/conv.cpp:18]   --->   Operation 1297 'add' 'add_ln18_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1298 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_10, label %Filter2_Loop_end10, label %W_Row_Loop_begin10" [conv/conv.cpp:18]   --->   Operation 1298 'br' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1299 'specloopname' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_154 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1300 'specregionbegin' 'tmp_51' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_154 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln26_103 = zext i2 %wr_0_10 to i5" [conv/conv.cpp:26]   --->   Operation 1301 'zext' 'zext_ln26_103' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_154 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_94 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_10, i2 0)" [conv/conv.cpp:26]   --->   Operation 1302 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_154 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln26_104 = zext i4 %tmp_94 to i5" [conv/conv.cpp:26]   --->   Operation 1303 'zext' 'zext_ln26_104' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_154 : Operation 1304 [1/1] (1.73ns)   --->   "%sub_ln26_28 = sub i5 %zext_ln26_104, %zext_ln26_103" [conv/conv.cpp:26]   --->   Operation 1304 'sub' 'sub_ln26_28' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i5 %sub_ln26_28 to i6" [conv/conv.cpp:26]   --->   Operation 1305 'sext' 'sext_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_154 : Operation 1306 [1/1] (1.73ns)   --->   "%add_ln26_10 = add i4 %zext_ln18_10, %r_0" [conv/conv.cpp:26]   --->   Operation 1306 'add' 'add_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln26_105 = zext i4 %add_ln26_10 to i8" [conv/conv.cpp:26]   --->   Operation 1307 'zext' 'zext_ln26_105' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_154 : Operation 1308 [1/1] (3.49ns)   --->   "%mul_ln26_10 = mul i8 %zext_ln26_105, 13" [conv/conv.cpp:26]   --->   Operation 1308 'mul' 'mul_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1309 [1/1] (1.76ns)   --->   "br label %54" [conv/conv.cpp:21]   --->   Operation 1309 'br' <Predicate = (!icmp_ln18_10)> <Delay = 1.76>
ST_154 : Operation 1310 [1/1] (0.00ns)   --->   "%conv_bias_addr_10 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_50" [conv/conv.cpp:31]   --->   Operation 1310 'getelementptr' 'conv_bias_addr_10' <Predicate = (icmp_ln18_10)> <Delay = 0.00>
ST_154 : Operation 1311 [2/2] (3.25ns)   --->   "%conv_bias_load_10 = load float* %conv_bias_addr_10, align 4" [conv/conv.cpp:31]   --->   Operation 1311 'load' 'conv_bias_load_10' <Predicate = (icmp_ln18_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 155 <SV = 14> <Delay = 5.28>
ST_155 : Operation 1312 [1/1] (0.00ns)   --->   "%w_sum_1_10 = phi float [ %w_sum_0_10, %W_Row_Loop_begin10 ], [ %w_sum_2_10, %W_Col_Loop_end10 ]" [conv/conv.cpp:26]   --->   Operation 1312 'phi' 'w_sum_1_10' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1313 [1/1] (0.00ns)   --->   "%wc_0_10 = phi i2 [ 0, %W_Row_Loop_begin10 ], [ %add_ln21_9, %W_Col_Loop_end10 ]" [conv/conv.cpp:21]   --->   Operation 1313 'phi' 'wc_0_10' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i2 %wc_0_10 to i4" [conv/conv.cpp:21]   --->   Operation 1314 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1315 [1/1] (0.95ns)   --->   "%icmp_ln21_10 = icmp eq i2 %wc_0_10, -1" [conv/conv.cpp:21]   --->   Operation 1315 'icmp' 'icmp_ln21_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1316 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1316 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1317 [1/1] (1.56ns)   --->   "%add_ln21_9 = add i2 %wc_0_10, 1" [conv/conv.cpp:21]   --->   Operation 1317 'add' 'add_ln21_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1318 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_10, label %W_Row_Loop_end10, label %W_Col_Loop_begin10" [conv/conv.cpp:21]   --->   Operation 1318 'br' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1319 'specloopname' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_155 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1320 'specregionbegin' 'tmp_53' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_155 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln26_112 = zext i2 %wc_0_10 to i6" [conv/conv.cpp:26]   --->   Operation 1321 'zext' 'zext_ln26_112' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_155 : Operation 1322 [1/1] (1.78ns)   --->   "%add_ln26_66 = add i6 %zext_ln26_112, %sext_ln26_10" [conv/conv.cpp:26]   --->   Operation 1322 'add' 'add_ln26_66' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln26_10 = trunc i6 %add_ln26_66 to i4" [conv/conv.cpp:26]   --->   Operation 1323 'trunc' 'trunc_ln26_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_155 : Operation 1324 [1/1] (0.00ns)   --->   "%p_shl10 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_10, i3 0)" [conv/conv.cpp:26]   --->   Operation 1324 'bitconcatenate' 'p_shl10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_155 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_97 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_66, i1 false)" [conv/conv.cpp:26]   --->   Operation 1325 'bitconcatenate' 'tmp_97' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_155 : Operation 1326 [1/1] (1.87ns)   --->   "%sub_ln26_31 = sub i7 %p_shl10, %tmp_97" [conv/conv.cpp:26]   --->   Operation 1326 'sub' 'sub_ln26_31' <Predicate = (!icmp_ln21_10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1327 [1/1] (1.73ns)   --->   "%add_ln26_18 = add i4 %zext_ln21_6, -6" [conv/conv.cpp:26]   --->   Operation 1327 'add' 'add_ln26_18' <Predicate = (!icmp_ln21_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln26_113 = zext i4 %add_ln26_18 to i8" [conv/conv.cpp:26]   --->   Operation 1328 'zext' 'zext_ln26_113' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_155 : Operation 1329 [1/1] (1.91ns)   --->   "%add_ln26_67 = add i8 %zext_ln26_113, %mul_ln26_10" [conv/conv.cpp:26]   --->   Operation 1329 'add' 'add_ln26_67' <Predicate = (!icmp_ln21_10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1330 [1/1] (0.00ns)   --->   "%p_shl42_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_67, i3 0)" [conv/conv.cpp:26]   --->   Operation 1330 'bitconcatenate' 'p_shl42_cast' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_155 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_98 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_67, i1 false)" [conv/conv.cpp:26]   --->   Operation 1331 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_155 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln26_114 = zext i9 %tmp_98 to i11" [conv/conv.cpp:26]   --->   Operation 1332 'zext' 'zext_ln26_114' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_155 : Operation 1333 [1/1] (1.63ns)   --->   "%sub_ln26_32 = sub i11 %p_shl42_cast, %zext_ln26_114" [conv/conv.cpp:26]   --->   Operation 1333 'sub' 'sub_ln26_32' <Predicate = (!icmp_ln21_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1334 [1/1] (1.76ns)   --->   "br label %55" [conv/conv.cpp:24]   --->   Operation 1334 'br' <Predicate = (!icmp_ln21_10)> <Delay = 1.76>
ST_155 : Operation 1335 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_51) nounwind" [conv/conv.cpp:29]   --->   Operation 1335 'specregionend' 'empty_88' <Predicate = (icmp_ln21_10)> <Delay = 0.00>
ST_155 : Operation 1336 [1/1] (0.00ns)   --->   "br label %53" [conv/conv.cpp:18]   --->   Operation 1336 'br' <Predicate = (icmp_ln21_10)> <Delay = 0.00>

State 156 <SV = 15> <Delay = 6.76>
ST_156 : Operation 1337 [1/1] (0.00ns)   --->   "%w_sum_2_10 = phi float [ %w_sum_1_10, %W_Col_Loop_begin10 ], [ %w_sum_3_s, %56 ]" [conv/conv.cpp:26]   --->   Operation 1337 'phi' 'w_sum_2_10' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1338 [1/1] (0.00ns)   --->   "%ch_0_10 = phi i3 [ 0, %W_Col_Loop_begin10 ], [ %add_ln24_10, %56 ]" [conv/conv.cpp:24]   --->   Operation 1338 'phi' 'ch_0_10' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1339 [1/1] (1.13ns)   --->   "%icmp_ln24_10 = icmp eq i3 %ch_0_10, -2" [conv/conv.cpp:24]   --->   Operation 1339 'icmp' 'icmp_ln24_10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1340 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1340 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1341 [1/1] (1.65ns)   --->   "%add_ln24_10 = add i3 %ch_0_10, 1" [conv/conv.cpp:24]   --->   Operation 1341 'add' 'add_ln24_10' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1342 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_10, label %W_Col_Loop_end10, label %56" [conv/conv.cpp:24]   --->   Operation 1342 'br' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln26_64 = zext i3 %ch_0_10 to i7" [conv/conv.cpp:26]   --->   Operation 1343 'zext' 'zext_ln26_64' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_156 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln26_118 = zext i3 %ch_0_10 to i11" [conv/conv.cpp:26]   --->   Operation 1344 'zext' 'zext_ln26_118' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_156 : Operation 1345 [1/1] (1.87ns)   --->   "%add_ln26_71 = add i7 %zext_ln26_64, %sub_ln26_31" [conv/conv.cpp:26]   --->   Operation 1345 'add' 'add_ln26_71' <Predicate = (!icmp_ln24_10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_142_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_71, i4 0)" [conv/conv.cpp:26]   --->   Operation 1346 'bitconcatenate' 'tmp_142_cast' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_156 : Operation 1347 [1/1] (1.63ns)   --->   "%add_ln26_72 = add i11 %zext_ln35_20, %tmp_142_cast" [conv/conv.cpp:26]   --->   Operation 1347 'add' 'add_ln26_72' <Predicate = (!icmp_ln24_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln26_119 = zext i11 %add_ln26_72 to i64" [conv/conv.cpp:26]   --->   Operation 1348 'zext' 'zext_ln26_119' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_156 : Operation 1349 [1/1] (0.00ns)   --->   "%conv_weights_addr_10 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_119" [conv/conv.cpp:26]   --->   Operation 1349 'getelementptr' 'conv_weights_addr_10' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_156 : Operation 1350 [1/1] (1.63ns)   --->   "%add_ln26_73 = add i11 %zext_ln26_118, %sub_ln26_32" [conv/conv.cpp:26]   --->   Operation 1350 'add' 'add_ln26_73' <Predicate = (!icmp_ln24_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln26_120 = zext i11 %add_ln26_73 to i64" [conv/conv.cpp:26]   --->   Operation 1351 'zext' 'zext_ln26_120' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_156 : Operation 1352 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_120" [conv/conv.cpp:26]   --->   Operation 1352 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_156 : Operation 1353 [2/2] (3.25ns)   --->   "%conv_weights_load_10 = load float* %conv_weights_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 1353 'load' 'conv_weights_load_10' <Predicate = (!icmp_ln24_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_156 : Operation 1354 [2/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 1354 'load' 'input_load_10' <Predicate = (!icmp_ln24_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_156 : Operation 1355 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_53) nounwind" [conv/conv.cpp:28]   --->   Operation 1355 'specregionend' 'empty_90' <Predicate = (icmp_ln24_10)> <Delay = 0.00>
ST_156 : Operation 1356 [1/1] (0.00ns)   --->   "br label %54" [conv/conv.cpp:21]   --->   Operation 1356 'br' <Predicate = (icmp_ln24_10)> <Delay = 0.00>

State 157 <SV = 16> <Delay = 15.6>
ST_157 : Operation 1357 [1/2] (3.25ns)   --->   "%conv_weights_load_10 = load float* %conv_weights_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 1357 'load' 'conv_weights_load_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_157 : Operation 1358 [1/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 1358 'load' 'input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_157 : Operation 1359 [2/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_weights_load_10, %input_load_10" [conv/conv.cpp:26]   --->   Operation 1359 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 17> <Delay = 12.3>
ST_158 : Operation 1360 [1/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_weights_load_10, %input_load_10" [conv/conv.cpp:26]   --->   Operation 1360 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 18> <Delay = 10.5>
ST_159 : Operation 1361 [4/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1361 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 19> <Delay = 10.5>
ST_160 : Operation 1362 [3/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1362 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 20> <Delay = 10.5>
ST_161 : Operation 1363 [2/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1363 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 21> <Delay = 10.5>
ST_162 : Operation 1364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1364 'specloopname' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1365 [1/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1365 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1366 [1/1] (0.00ns)   --->   "br label %55" [conv/conv.cpp:24]   --->   Operation 1366 'br' <Predicate = true> <Delay = 0.00>

State 163 <SV = 14> <Delay = 13.7>
ST_163 : Operation 1367 [1/2] (3.25ns)   --->   "%conv_bias_load_10 = load float* %conv_bias_addr_10, align 4" [conv/conv.cpp:31]   --->   Operation 1367 'load' 'conv_bias_load_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_163 : Operation 1368 [4/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10" [conv/conv.cpp:31]   --->   Operation 1368 'fadd' 'w_sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 15> <Delay = 10.5>
ST_164 : Operation 1369 [3/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10" [conv/conv.cpp:31]   --->   Operation 1369 'fadd' 'w_sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 16> <Delay = 10.5>
ST_165 : Operation 1370 [2/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10" [conv/conv.cpp:31]   --->   Operation 1370 'fadd' 'w_sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 17> <Delay = 15.9>
ST_166 : Operation 1371 [1/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10" [conv/conv.cpp:31]   --->   Operation 1371 'fadd' 'w_sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1372 [2/2] (5.43ns)   --->   "%tmp_65 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1372 'fcmp' 'tmp_65' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 18> <Delay = 9.66>
ST_167 : Operation 1373 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast float %w_sum_10 to i32" [conv/conv.cpp:34]   --->   Operation 1373 'bitcast' 'bitcast_ln34_10' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_10, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1374 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10 to i23" [conv/conv.cpp:34]   --->   Operation 1375 'trunc' 'trunc_ln34_10' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1376 [1/1] (1.55ns)   --->   "%icmp_ln34_20 = icmp ne i8 %tmp_64, -1" [conv/conv.cpp:34]   --->   Operation 1376 'icmp' 'icmp_ln34_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1377 [1/1] (2.44ns)   --->   "%icmp_ln34_21 = icmp eq i23 %trunc_ln34_10, 0" [conv/conv.cpp:34]   --->   Operation 1377 'icmp' 'icmp_ln34_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, %icmp_ln34_20" [conv/conv.cpp:34]   --->   Operation 1378 'or' 'or_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1379 [1/2] (5.43ns)   --->   "%tmp_65 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1379 'fcmp' 'tmp_65' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, %tmp_65" [conv/conv.cpp:34]   --->   Operation 1380 'and' 'and_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1381 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_10 = select i1 %and_ln34_10, float %w_sum_10, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1381 'select' 'select_ln34_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1382 [1/1] (3.25ns)   --->   "store float %select_ln34_10, float* %conv_out_addr_10, align 4" [conv/conv.cpp:35]   --->   Operation 1382 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_167 : Operation 1383 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_48) nounwind" [conv/conv.cpp:38]   --->   Operation 1383 'specregionend' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1384 [1/1] (0.00ns)   --->   "br label %52" [conv/conv.cpp:14]   --->   Operation 1384 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv/conv.cpp:8) [10]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_0', conv/conv.cpp:14) with incoming values : ('add_ln14', conv/conv.cpp:14) [32]  (1.77 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_0', conv/conv.cpp:14) with incoming values : ('add_ln14', conv/conv.cpp:14) [32]  (0 ns)
	'add' operation ('add_ln14', conv/conv.cpp:14) [35]  (1.78 ns)

 <State 4>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_0', conv/conv.cpp:18) with incoming values : ('add_ln18', conv/conv.cpp:18) [47]  (0 ns)
	'add' operation ('add_ln26', conv/conv.cpp:26) [62]  (1.74 ns)
	'mul' operation ('mul_ln26', conv/conv.cpp:26) [64]  (3.49 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	'phi' operation ('wc_0_0', conv/conv.cpp:21) with incoming values : ('add_ln21', conv/conv.cpp:21) [68]  (0 ns)
	'add' operation ('add_ln26_19', conv/conv.cpp:26) [78]  (1.78 ns)
	'sub' operation ('sub_ln26_2', conv/conv.cpp:26) [82]  (1.87 ns)

 <State 6>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_0', conv/conv.cpp:24) with incoming values : ('add_ln24', conv/conv.cpp:24) [91]  (0 ns)
	'add' operation ('add_ln26_23', conv/conv.cpp:26) [100]  (1.87 ns)
	'add' operation ('add_ln26_24', conv/conv.cpp:26) [102]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr', conv/conv.cpp:26) [104]  (0 ns)
	'load' operation ('conv_weights_load', conv/conv.cpp:26) on array 'conv_weights' [108]  (3.25 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load', conv/conv.cpp:26) on array 'conv_weights' [108]  (3.25 ns)
	'fmul' operation ('tmp_14', conv/conv.cpp:26) [110]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_14', conv/conv.cpp:26) [110]  (12.4 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [111]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [111]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [111]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [111]  (10.5 ns)

 <State 13>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load', conv/conv.cpp:31) on array 'conv_bias' [121]  (3.25 ns)
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [122]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [122]  (10.5 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [122]  (10.5 ns)

 <State 16>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [122]  (10.5 ns)
	'fcmp' operation ('tmp_5', conv/conv.cpp:34) [129]  (5.43 ns)

 <State 17>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', conv/conv.cpp:34) [129]  (5.43 ns)
	'and' operation ('and_ln34', conv/conv.cpp:34) [130]  (0 ns)
	'select' operation ('select_ln34', conv/conv.cpp:34) [131]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34', conv/conv.cpp:34 on array 'conv_out' [132]  (3.25 ns)

 <State 18>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_1', conv/conv.cpp:14) with incoming values : ('add_ln14_1', conv/conv.cpp:14) [140]  (0 ns)
	'add' operation ('add_ln14_1', conv/conv.cpp:14) [143]  (1.78 ns)

 <State 19>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_1', conv/conv.cpp:18) with incoming values : ('add_ln18_1', conv/conv.cpp:18) [155]  (0 ns)
	'add' operation ('add_ln26_1', conv/conv.cpp:26) [170]  (1.74 ns)
	'mul' operation ('mul_ln26_1', conv/conv.cpp:26) [172]  (3.49 ns)

 <State 20>: 5.12ns
The critical path consists of the following:
	'phi' operation ('wc_0_1', conv/conv.cpp:26) with incoming values : ('add_ln26_11', conv/conv.cpp:26) [176]  (0 ns)
	'add' operation ('add_ln26_11', conv/conv.cpp:26) [179]  (1.56 ns)
	'add' operation ('add_ln26_22', conv/conv.cpp:26) [191]  (1.92 ns)
	'sub' operation ('sub_ln26_6', conv/conv.cpp:26) [195]  (1.64 ns)

 <State 21>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_1', conv/conv.cpp:24) with incoming values : ('add_ln24_1', conv/conv.cpp:24) [199]  (0 ns)
	'add' operation ('add_ln26_28', conv/conv.cpp:26) [208]  (1.87 ns)
	'add' operation ('add_ln26_29', conv/conv.cpp:26) [210]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_1', conv/conv.cpp:26) [212]  (0 ns)
	'load' operation ('conv_weights_load_1', conv/conv.cpp:26) on array 'conv_weights' [216]  (3.25 ns)

 <State 22>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_1', conv/conv.cpp:26) on array 'conv_weights' [216]  (3.25 ns)
	'fmul' operation ('tmp_1_1', conv/conv.cpp:26) [218]  (12.4 ns)

 <State 23>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv.cpp:26) [218]  (12.4 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [219]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [219]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [219]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [219]  (10.5 ns)

 <State 28>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_1', conv/conv.cpp:31) on array 'conv_bias' [229]  (3.25 ns)
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [230]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [230]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [230]  (10.5 ns)

 <State 31>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [230]  (10.5 ns)
	'fcmp' operation ('tmp_10', conv/conv.cpp:34) [237]  (5.43 ns)

 <State 32>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', conv/conv.cpp:34) [237]  (5.43 ns)
	'and' operation ('and_ln34_1', conv/conv.cpp:34) [238]  (0 ns)
	'select' operation ('select_ln34_1', conv/conv.cpp:34) [239]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_1', conv/conv.cpp:34 on array 'conv_out' [240]  (3.25 ns)

 <State 33>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_2', conv/conv.cpp:14) with incoming values : ('add_ln14_2', conv/conv.cpp:14) [248]  (0 ns)
	'add' operation ('add_ln14_2', conv/conv.cpp:14) [251]  (1.78 ns)

 <State 34>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_2', conv/conv.cpp:18) with incoming values : ('add_ln18_2', conv/conv.cpp:18) [263]  (0 ns)
	'add' operation ('add_ln26_2', conv/conv.cpp:26) [278]  (1.74 ns)
	'mul' operation ('mul_ln26_2', conv/conv.cpp:26) [280]  (3.49 ns)

 <State 35>: 5.2ns
The critical path consists of the following:
	'phi' operation ('wc_0_2', conv/conv.cpp:21) with incoming values : ('add_ln21_1', conv/conv.cpp:21) [284]  (0 ns)
	'add' operation ('add_ln26_12', conv/conv.cpp:26) [299]  (1.65 ns)
	'add' operation ('add_ln26_27', conv/conv.cpp:26) [301]  (1.92 ns)
	'sub' operation ('sub_ln26_9', conv/conv.cpp:26) [305]  (1.64 ns)

 <State 36>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_2', conv/conv.cpp:24) with incoming values : ('add_ln24_2', conv/conv.cpp:24) [309]  (0 ns)
	'add' operation ('add_ln26_33', conv/conv.cpp:26) [318]  (1.87 ns)
	'add' operation ('add_ln26_34', conv/conv.cpp:26) [320]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_2', conv/conv.cpp:26) [322]  (0 ns)
	'load' operation ('conv_weights_load_2', conv/conv.cpp:26) on array 'conv_weights' [326]  (3.25 ns)

 <State 37>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_2', conv/conv.cpp:26) on array 'conv_weights' [326]  (3.25 ns)
	'fmul' operation ('tmp_1_2', conv/conv.cpp:26) [328]  (12.4 ns)

 <State 38>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv.cpp:26) [328]  (12.4 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [329]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [329]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [329]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [329]  (10.5 ns)

 <State 43>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_2', conv/conv.cpp:31) on array 'conv_bias' [339]  (3.25 ns)
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [340]  (10.5 ns)

 <State 44>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [340]  (10.5 ns)

 <State 45>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [340]  (10.5 ns)

 <State 46>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [340]  (10.5 ns)
	'fcmp' operation ('tmp_17', conv/conv.cpp:34) [347]  (5.43 ns)

 <State 47>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', conv/conv.cpp:34) [347]  (5.43 ns)
	'and' operation ('and_ln34_2', conv/conv.cpp:34) [348]  (0 ns)
	'select' operation ('select_ln34_2', conv/conv.cpp:34) [349]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_2', conv/conv.cpp:34 on array 'conv_out' [350]  (3.25 ns)

 <State 48>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_3', conv/conv.cpp:14) with incoming values : ('add_ln14_3', conv/conv.cpp:14) [358]  (0 ns)
	'add' operation ('add_ln14_3', conv/conv.cpp:14) [361]  (1.78 ns)

 <State 49>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_3', conv/conv.cpp:18) with incoming values : ('add_ln18_3', conv/conv.cpp:18) [373]  (0 ns)
	'add' operation ('add_ln26_3', conv/conv.cpp:26) [388]  (1.74 ns)
	'mul' operation ('mul_ln26_3', conv/conv.cpp:26) [390]  (3.49 ns)

 <State 50>: 5.2ns
The critical path consists of the following:
	'phi' operation ('wc_0_3', conv/conv.cpp:21) with incoming values : ('add_ln21_2', conv/conv.cpp:21) [394]  (0 ns)
	'add' operation ('add_ln26_13', conv/conv.cpp:26) [409]  (1.65 ns)
	'add' operation ('add_ln26_32', conv/conv.cpp:26) [411]  (1.92 ns)
	'sub' operation ('sub_ln26_12', conv/conv.cpp:26) [415]  (1.64 ns)

 <State 51>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_3', conv/conv.cpp:24) with incoming values : ('add_ln24_3', conv/conv.cpp:24) [419]  (0 ns)
	'add' operation ('add_ln26_38', conv/conv.cpp:26) [428]  (1.87 ns)
	'add' operation ('add_ln26_39', conv/conv.cpp:26) [430]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_3', conv/conv.cpp:26) [432]  (0 ns)
	'load' operation ('conv_weights_load_3', conv/conv.cpp:26) on array 'conv_weights' [436]  (3.25 ns)

 <State 52>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_3', conv/conv.cpp:26) on array 'conv_weights' [436]  (3.25 ns)
	'fmul' operation ('tmp_1_3', conv/conv.cpp:26) [438]  (12.4 ns)

 <State 53>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3', conv/conv.cpp:26) [438]  (12.4 ns)

 <State 54>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [439]  (10.5 ns)

 <State 55>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [439]  (10.5 ns)

 <State 56>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [439]  (10.5 ns)

 <State 57>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [439]  (10.5 ns)

 <State 58>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_3', conv/conv.cpp:31) on array 'conv_bias' [449]  (3.25 ns)
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [450]  (10.5 ns)

 <State 59>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [450]  (10.5 ns)

 <State 60>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [450]  (10.5 ns)

 <State 61>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [450]  (10.5 ns)
	'fcmp' operation ('tmp_23', conv/conv.cpp:34) [457]  (5.43 ns)

 <State 62>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', conv/conv.cpp:34) [457]  (5.43 ns)
	'and' operation ('and_ln34_3', conv/conv.cpp:34) [458]  (0 ns)
	'select' operation ('select_ln34_3', conv/conv.cpp:34) [459]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_3', conv/conv.cpp:34 on array 'conv_out' [460]  (3.25 ns)

 <State 63>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_4', conv/conv.cpp:14) with incoming values : ('add_ln14_4', conv/conv.cpp:14) [468]  (0 ns)
	'add' operation ('add_ln14_4', conv/conv.cpp:14) [471]  (1.78 ns)

 <State 64>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_4', conv/conv.cpp:18) with incoming values : ('add_ln18_4', conv/conv.cpp:18) [483]  (0 ns)
	'add' operation ('add_ln26_4', conv/conv.cpp:26) [498]  (1.74 ns)
	'mul' operation ('mul_ln26_4', conv/conv.cpp:26) [500]  (3.49 ns)

 <State 65>: 3.65ns
The critical path consists of the following:
	'phi' operation ('wc_0_4', conv/conv.cpp:21) with incoming values : ('add_ln21_3', conv/conv.cpp:21) [504]  (0 ns)
	'add' operation ('add_ln26_36', conv/conv.cpp:26) [513]  (1.78 ns)
	'sub' operation ('sub_ln26_14', conv/conv.cpp:26) [517]  (1.87 ns)

 <State 66>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_4', conv/conv.cpp:24) with incoming values : ('add_ln24_4', conv/conv.cpp:24) [528]  (0 ns)
	'add' operation ('add_ln26_43', conv/conv.cpp:26) [537]  (1.87 ns)
	'add' operation ('add_ln26_44', conv/conv.cpp:26) [539]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_4', conv/conv.cpp:26) [541]  (0 ns)
	'load' operation ('conv_weights_load_4', conv/conv.cpp:26) on array 'conv_weights' [545]  (3.25 ns)

 <State 67>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_4', conv/conv.cpp:26) on array 'conv_weights' [545]  (3.25 ns)
	'fmul' operation ('tmp_1_4', conv/conv.cpp:26) [547]  (12.4 ns)

 <State 68>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4', conv/conv.cpp:26) [547]  (12.4 ns)

 <State 69>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [548]  (10.5 ns)

 <State 70>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [548]  (10.5 ns)

 <State 71>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [548]  (10.5 ns)

 <State 72>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [548]  (10.5 ns)

 <State 73>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_4', conv/conv.cpp:31) on array 'conv_bias' [558]  (3.25 ns)
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [559]  (10.5 ns)

 <State 74>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [559]  (10.5 ns)

 <State 75>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [559]  (10.5 ns)

 <State 76>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [559]  (10.5 ns)
	'fcmp' operation ('tmp_29', conv/conv.cpp:34) [566]  (5.43 ns)

 <State 77>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_29', conv/conv.cpp:34) [566]  (5.43 ns)
	'and' operation ('and_ln34_4', conv/conv.cpp:34) [567]  (0 ns)
	'select' operation ('select_ln34_4', conv/conv.cpp:34) [568]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_4', conv/conv.cpp:34 on array 'conv_out' [569]  (3.25 ns)

 <State 78>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_5', conv/conv.cpp:14) with incoming values : ('add_ln14_5', conv/conv.cpp:14) [577]  (0 ns)
	'add' operation ('add_ln14_5', conv/conv.cpp:14) [580]  (1.78 ns)

 <State 79>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_5', conv/conv.cpp:18) with incoming values : ('add_ln18_5', conv/conv.cpp:18) [592]  (0 ns)
	'add' operation ('add_ln26_5', conv/conv.cpp:26) [607]  (1.74 ns)
	'mul' operation ('mul_ln26_5', conv/conv.cpp:26) [609]  (3.49 ns)

 <State 80>: 5.2ns
The critical path consists of the following:
	'phi' operation ('wc_0_5', conv/conv.cpp:21) with incoming values : ('add_ln21_4', conv/conv.cpp:21) [613]  (0 ns)
	'add' operation ('add_ln26_14', conv/conv.cpp:26) [628]  (1.65 ns)
	'add' operation ('add_ln26_42', conv/conv.cpp:26) [630]  (1.92 ns)
	'sub' operation ('sub_ln26_18', conv/conv.cpp:26) [634]  (1.64 ns)

 <State 81>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_5', conv/conv.cpp:24) with incoming values : ('add_ln24_5', conv/conv.cpp:24) [638]  (0 ns)
	'add' operation ('add_ln26_48', conv/conv.cpp:26) [647]  (1.87 ns)
	'add' operation ('add_ln26_49', conv/conv.cpp:26) [649]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_5', conv/conv.cpp:26) [651]  (0 ns)
	'load' operation ('conv_weights_load_5', conv/conv.cpp:26) on array 'conv_weights' [655]  (3.25 ns)

 <State 82>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_5', conv/conv.cpp:26) on array 'conv_weights' [655]  (3.25 ns)
	'fmul' operation ('tmp_1_5', conv/conv.cpp:26) [657]  (12.4 ns)

 <State 83>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5', conv/conv.cpp:26) [657]  (12.4 ns)

 <State 84>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [658]  (10.5 ns)

 <State 85>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [658]  (10.5 ns)

 <State 86>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [658]  (10.5 ns)

 <State 87>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [658]  (10.5 ns)

 <State 88>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_5', conv/conv.cpp:31) on array 'conv_bias' [668]  (3.25 ns)
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [669]  (10.5 ns)

 <State 89>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [669]  (10.5 ns)

 <State 90>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [669]  (10.5 ns)

 <State 91>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [669]  (10.5 ns)
	'fcmp' operation ('tmp_55', conv/conv.cpp:34) [676]  (5.43 ns)

 <State 92>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_55', conv/conv.cpp:34) [676]  (5.43 ns)
	'and' operation ('and_ln34_5', conv/conv.cpp:34) [677]  (0 ns)
	'select' operation ('select_ln34_5', conv/conv.cpp:34) [678]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_5', conv/conv.cpp:34 on array 'conv_out' [679]  (3.25 ns)

 <State 93>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_6', conv/conv.cpp:14) with incoming values : ('add_ln14_6', conv/conv.cpp:14) [687]  (0 ns)
	'add' operation ('add_ln14_6', conv/conv.cpp:14) [690]  (1.78 ns)

 <State 94>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_6', conv/conv.cpp:18) with incoming values : ('add_ln18_6', conv/conv.cpp:18) [702]  (0 ns)
	'add' operation ('add_ln26_6', conv/conv.cpp:26) [717]  (1.74 ns)
	'mul' operation ('mul_ln26_6', conv/conv.cpp:26) [719]  (3.49 ns)

 <State 95>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_6', conv/conv.cpp:21) with incoming values : ('add_ln21_5', conv/conv.cpp:21) [723]  (0 ns)
	'add' operation ('add_ln26_15', conv/conv.cpp:26) [738]  (1.74 ns)
	'add' operation ('add_ln26_47', conv/conv.cpp:26) [740]  (1.92 ns)
	'sub' operation ('sub_ln26_21', conv/conv.cpp:26) [744]  (1.64 ns)

 <State 96>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_6', conv/conv.cpp:24) with incoming values : ('add_ln24_6', conv/conv.cpp:24) [748]  (0 ns)
	'add' operation ('add_ln26_53', conv/conv.cpp:26) [757]  (1.87 ns)
	'add' operation ('add_ln26_54', conv/conv.cpp:26) [759]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_6', conv/conv.cpp:26) [761]  (0 ns)
	'load' operation ('conv_weights_load_6', conv/conv.cpp:26) on array 'conv_weights' [765]  (3.25 ns)

 <State 97>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_6', conv/conv.cpp:26) on array 'conv_weights' [765]  (3.25 ns)
	'fmul' operation ('tmp_1_6', conv/conv.cpp:26) [767]  (12.4 ns)

 <State 98>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6', conv/conv.cpp:26) [767]  (12.4 ns)

 <State 99>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [768]  (10.5 ns)

 <State 100>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [768]  (10.5 ns)

 <State 101>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [768]  (10.5 ns)

 <State 102>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [768]  (10.5 ns)

 <State 103>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_6', conv/conv.cpp:31) on array 'conv_bias' [778]  (3.25 ns)
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [779]  (10.5 ns)

 <State 104>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [779]  (10.5 ns)

 <State 105>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [779]  (10.5 ns)

 <State 106>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [779]  (10.5 ns)
	'fcmp' operation ('tmp_57', conv/conv.cpp:34) [786]  (5.43 ns)

 <State 107>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_57', conv/conv.cpp:34) [786]  (5.43 ns)
	'and' operation ('and_ln34_6', conv/conv.cpp:34) [787]  (0 ns)
	'select' operation ('select_ln34_6', conv/conv.cpp:34) [788]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_6', conv/conv.cpp:34 on array 'conv_out' [789]  (3.25 ns)

 <State 108>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_7', conv/conv.cpp:14) with incoming values : ('add_ln14_7', conv/conv.cpp:14) [797]  (0 ns)
	'add' operation ('add_ln14_7', conv/conv.cpp:14) [800]  (1.78 ns)

 <State 109>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_7', conv/conv.cpp:18) with incoming values : ('add_ln18_7', conv/conv.cpp:18) [812]  (0 ns)
	'add' operation ('add_ln26_7', conv/conv.cpp:26) [827]  (1.74 ns)
	'mul' operation ('mul_ln26_7', conv/conv.cpp:26) [829]  (3.49 ns)

 <State 110>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_7', conv/conv.cpp:21) with incoming values : ('add_ln21_6', conv/conv.cpp:21) [833]  (0 ns)
	'add' operation ('add_ln26_16', conv/conv.cpp:26) [848]  (1.74 ns)
	'add' operation ('add_ln26_52', conv/conv.cpp:26) [850]  (1.92 ns)
	'sub' operation ('sub_ln26_24', conv/conv.cpp:26) [854]  (1.64 ns)

 <State 111>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_7', conv/conv.cpp:24) with incoming values : ('add_ln24_7', conv/conv.cpp:24) [858]  (0 ns)
	'add' operation ('add_ln26_58', conv/conv.cpp:26) [867]  (1.87 ns)
	'add' operation ('add_ln26_59', conv/conv.cpp:26) [869]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_7', conv/conv.cpp:26) [871]  (0 ns)
	'load' operation ('conv_weights_load_7', conv/conv.cpp:26) on array 'conv_weights' [875]  (3.25 ns)

 <State 112>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_7', conv/conv.cpp:26) on array 'conv_weights' [875]  (3.25 ns)
	'fmul' operation ('tmp_1_7', conv/conv.cpp:26) [877]  (12.4 ns)

 <State 113>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7', conv/conv.cpp:26) [877]  (12.4 ns)

 <State 114>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [878]  (10.5 ns)

 <State 115>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [878]  (10.5 ns)

 <State 116>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [878]  (10.5 ns)

 <State 117>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [878]  (10.5 ns)

 <State 118>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_7', conv/conv.cpp:31) on array 'conv_bias' [888]  (3.25 ns)
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [889]  (10.5 ns)

 <State 119>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [889]  (10.5 ns)

 <State 120>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [889]  (10.5 ns)

 <State 121>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [889]  (10.5 ns)
	'fcmp' operation ('tmp_59', conv/conv.cpp:34) [896]  (5.43 ns)

 <State 122>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_59', conv/conv.cpp:34) [896]  (5.43 ns)
	'and' operation ('and_ln34_7', conv/conv.cpp:34) [897]  (0 ns)
	'select' operation ('select_ln34_7', conv/conv.cpp:34) [898]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_7', conv/conv.cpp:34 on array 'conv_out' [899]  (3.25 ns)

 <State 123>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_8', conv/conv.cpp:14) with incoming values : ('add_ln14_8', conv/conv.cpp:14) [907]  (0 ns)
	'add' operation ('add_ln14_8', conv/conv.cpp:14) [910]  (1.78 ns)

 <State 124>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_8', conv/conv.cpp:18) with incoming values : ('add_ln18_8', conv/conv.cpp:18) [922]  (0 ns)
	'add' operation ('add_ln26_8', conv/conv.cpp:26) [937]  (1.74 ns)
	'mul' operation ('mul_ln26_8', conv/conv.cpp:26) [939]  (3.49 ns)

 <State 125>: 3.65ns
The critical path consists of the following:
	'phi' operation ('wc_0_8', conv/conv.cpp:21) with incoming values : ('add_ln21_7', conv/conv.cpp:21) [943]  (0 ns)
	'add' operation ('add_ln26_56', conv/conv.cpp:26) [952]  (1.78 ns)
	'sub' operation ('sub_ln26_26', conv/conv.cpp:26) [956]  (1.87 ns)

 <State 126>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_8', conv/conv.cpp:24) with incoming values : ('add_ln24_8', conv/conv.cpp:24) [967]  (0 ns)
	'add' operation ('add_ln26_63', conv/conv.cpp:26) [976]  (1.87 ns)
	'add' operation ('add_ln26_64', conv/conv.cpp:26) [978]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_8', conv/conv.cpp:26) [980]  (0 ns)
	'load' operation ('conv_weights_load_8', conv/conv.cpp:26) on array 'conv_weights' [984]  (3.25 ns)

 <State 127>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_8', conv/conv.cpp:26) on array 'conv_weights' [984]  (3.25 ns)
	'fmul' operation ('tmp_1_8', conv/conv.cpp:26) [986]  (12.4 ns)

 <State 128>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8', conv/conv.cpp:26) [986]  (12.4 ns)

 <State 129>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [987]  (10.5 ns)

 <State 130>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [987]  (10.5 ns)

 <State 131>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [987]  (10.5 ns)

 <State 132>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [987]  (10.5 ns)

 <State 133>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_8', conv/conv.cpp:31) on array 'conv_bias' [997]  (3.25 ns)
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [998]  (10.5 ns)

 <State 134>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [998]  (10.5 ns)

 <State 135>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [998]  (10.5 ns)

 <State 136>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [998]  (10.5 ns)
	'fcmp' operation ('tmp_61', conv/conv.cpp:34) [1005]  (5.43 ns)

 <State 137>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_61', conv/conv.cpp:34) [1005]  (5.43 ns)
	'and' operation ('and_ln34_8', conv/conv.cpp:34) [1006]  (0 ns)
	'select' operation ('select_ln34_8', conv/conv.cpp:34) [1007]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_8', conv/conv.cpp:34 on array 'conv_out' [1008]  (3.25 ns)

 <State 138>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_9', conv/conv.cpp:14) with incoming values : ('add_ln14_9', conv/conv.cpp:14) [1016]  (0 ns)
	'add' operation ('add_ln14_9', conv/conv.cpp:14) [1019]  (1.78 ns)

 <State 139>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_9', conv/conv.cpp:18) with incoming values : ('add_ln18_9', conv/conv.cpp:18) [1031]  (0 ns)
	'add' operation ('add_ln26_9', conv/conv.cpp:26) [1046]  (1.74 ns)
	'mul' operation ('mul_ln26_9', conv/conv.cpp:26) [1048]  (3.49 ns)

 <State 140>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_9', conv/conv.cpp:21) with incoming values : ('add_ln21_8', conv/conv.cpp:21) [1052]  (0 ns)
	'add' operation ('add_ln26_17', conv/conv.cpp:26) [1067]  (1.74 ns)
	'add' operation ('add_ln26_62', conv/conv.cpp:26) [1069]  (1.92 ns)
	'sub' operation ('sub_ln26_30', conv/conv.cpp:26) [1073]  (1.64 ns)

 <State 141>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_9', conv/conv.cpp:24) with incoming values : ('add_ln24_9', conv/conv.cpp:24) [1077]  (0 ns)
	'add' operation ('add_ln26_68', conv/conv.cpp:26) [1086]  (1.87 ns)
	'add' operation ('add_ln26_69', conv/conv.cpp:26) [1088]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_9', conv/conv.cpp:26) [1090]  (0 ns)
	'load' operation ('conv_weights_load_9', conv/conv.cpp:26) on array 'conv_weights' [1094]  (3.25 ns)

 <State 142>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_9', conv/conv.cpp:26) on array 'conv_weights' [1094]  (3.25 ns)
	'fmul' operation ('tmp_1_9', conv/conv.cpp:26) [1096]  (12.4 ns)

 <State 143>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9', conv/conv.cpp:26) [1096]  (12.4 ns)

 <State 144>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [1097]  (10.5 ns)

 <State 145>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [1097]  (10.5 ns)

 <State 146>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [1097]  (10.5 ns)

 <State 147>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [1097]  (10.5 ns)

 <State 148>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_9', conv/conv.cpp:31) on array 'conv_bias' [1107]  (3.25 ns)
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [1108]  (10.5 ns)

 <State 149>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [1108]  (10.5 ns)

 <State 150>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [1108]  (10.5 ns)

 <State 151>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [1108]  (10.5 ns)
	'fcmp' operation ('tmp_63', conv/conv.cpp:34) [1115]  (5.43 ns)

 <State 152>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_63', conv/conv.cpp:34) [1115]  (5.43 ns)
	'and' operation ('and_ln34_9', conv/conv.cpp:34) [1116]  (0 ns)
	'select' operation ('select_ln34_9', conv/conv.cpp:34) [1117]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_9', conv/conv.cpp:34 on array 'conv_out' [1118]  (3.25 ns)

 <State 153>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_10', conv/conv.cpp:14) with incoming values : ('add_ln14_10', conv/conv.cpp:14) [1126]  (0 ns)
	'add' operation ('add_ln14_10', conv/conv.cpp:14) [1129]  (1.78 ns)

 <State 154>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_10', conv/conv.cpp:18) with incoming values : ('add_ln18_10', conv/conv.cpp:18) [1141]  (0 ns)
	'add' operation ('add_ln26_10', conv/conv.cpp:26) [1156]  (1.74 ns)
	'mul' operation ('mul_ln26_10', conv/conv.cpp:26) [1158]  (3.49 ns)

 <State 155>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_10', conv/conv.cpp:21) with incoming values : ('add_ln21_9', conv/conv.cpp:21) [1162]  (0 ns)
	'add' operation ('add_ln26_18', conv/conv.cpp:26) [1177]  (1.74 ns)
	'add' operation ('add_ln26_67', conv/conv.cpp:26) [1179]  (1.92 ns)
	'sub' operation ('sub_ln26_32', conv/conv.cpp:26) [1183]  (1.64 ns)

 <State 156>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_10', conv/conv.cpp:24) with incoming values : ('add_ln24_10', conv/conv.cpp:24) [1187]  (0 ns)
	'add' operation ('add_ln26_71', conv/conv.cpp:26) [1196]  (1.87 ns)
	'add' operation ('add_ln26_72', conv/conv.cpp:26) [1198]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_10', conv/conv.cpp:26) [1200]  (0 ns)
	'load' operation ('conv_weights_load_10', conv/conv.cpp:26) on array 'conv_weights' [1204]  (3.25 ns)

 <State 157>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_10', conv/conv.cpp:26) on array 'conv_weights' [1204]  (3.25 ns)
	'fmul' operation ('tmp_1_s', conv/conv.cpp:26) [1206]  (12.4 ns)

 <State 158>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_s', conv/conv.cpp:26) [1206]  (12.4 ns)

 <State 159>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1207]  (10.5 ns)

 <State 160>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1207]  (10.5 ns)

 <State 161>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1207]  (10.5 ns)

 <State 162>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1207]  (10.5 ns)

 <State 163>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_10', conv/conv.cpp:31) on array 'conv_bias' [1217]  (3.25 ns)
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1218]  (10.5 ns)

 <State 164>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1218]  (10.5 ns)

 <State 165>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1218]  (10.5 ns)

 <State 166>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1218]  (10.5 ns)
	'fcmp' operation ('tmp_65', conv/conv.cpp:34) [1225]  (5.43 ns)

 <State 167>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_65', conv/conv.cpp:34) [1225]  (5.43 ns)
	'and' operation ('and_ln34_10', conv/conv.cpp:34) [1226]  (0 ns)
	'select' operation ('select_ln34_10', conv/conv.cpp:34) [1227]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_10', conv/conv.cpp:34 on array 'conv_out' [1228]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
