<paper id="1758995468"><title>Methodology and System for Practical Formal Verification of Reactive Hardware</title><year>1994</year><authors><author org="IBM Science and Technology" id="2126025634">Ilan Beer</author><author org="IBM Science and Technology" id="2953245160">Shoham Ben-David</author><author org="IBM Science and Technology" id="2123926388">Daniel Geist</author><author org="IBM Science and Technology" id="2273591815">Raanan Gewirtzman</author><author org="IBM Science and Technology" id="2478900183">Michael Yoeli</author></authors><n_citation>49</n_citation><doc_type>Conference</doc_type><references><reference>164685601</reference><reference>1501731334</reference><reference>1569068921</reference><reference>1986658425</reference><reference>2009965218</reference><reference>2054554282</reference><reference>2080267935</reference><reference>2093916942</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/3-540-58179-0_53</doi><keywords><keyword weight="0.64942">Functional verification</keyword><keyword weight="0.46775">Software engineering</keyword><keyword weight="0.67378">Intelligent verification</keyword><keyword weight="0.45428">Computer science</keyword><keyword weight="0.62637">Runtime verification</keyword><keyword weight="0.64788">Verification</keyword><keyword weight="0.42852">Theoretical computer science</keyword><keyword weight="0.63572">Formal methods</keyword><keyword weight="0.64381">High-level verification</keyword><keyword weight="0.62494">Formal verification</keyword><keyword weight="0.62625">Software verification</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>Making formal verification a practicality in industrial environments is still difficult. The capacity of most verification tools is too small, their integration in a design process is difficult and the methodology that should guide their usage is unclear.</abstract></paper>