<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: Usart Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structUsart-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Usart Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> hardware registers.  
 <a href="structUsart.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="usart_8h_source.html">usart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="memItemLeft" align="right" valign="top"><a id="a76ed99fe61ef73a9f5e6eee5349bbcc0" name="a76ed99fe61ef73a9f5e6eee5349bbcc0"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_CR</b></td></tr>
<tr class="memdesc:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0000) Control Register <br /></td></tr>
<tr class="separator:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68314d206a9ed9052c3d25e9b2df57d1"><td class="memItemLeft" align="right" valign="top"><a id="a68314d206a9ed9052c3d25e9b2df57d1" name="a68314d206a9ed9052c3d25e9b2df57d1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_MR</b></td></tr>
<tr class="memdesc:a68314d206a9ed9052c3d25e9b2df57d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0004) Mode Register <br /></td></tr>
<tr class="separator:a68314d206a9ed9052c3d25e9b2df57d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="memItemLeft" align="right" valign="top"><a id="a4be2b296e8e8e4f1890bf03dff7cd42b" name="a4be2b296e8e8e4f1890bf03dff7cd42b"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_IER</b></td></tr>
<tr class="memdesc:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0008) Interrupt Enable Register <br /></td></tr>
<tr class="separator:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2ead40324f19b2adba6b11704c2500"><td class="memItemLeft" align="right" valign="top"><a id="a4b2ead40324f19b2adba6b11704c2500" name="a4b2ead40324f19b2adba6b11704c2500"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_IDR</b></td></tr>
<tr class="memdesc:a4b2ead40324f19b2adba6b11704c2500"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x000C) Interrupt Disable Register <br /></td></tr>
<tr class="separator:a4b2ead40324f19b2adba6b11704c2500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201c0492c512c49f2c8ca95376cf2052"><td class="memItemLeft" align="right" valign="top"><a id="a201c0492c512c49f2c8ca95376cf2052" name="a201c0492c512c49f2c8ca95376cf2052"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_IMR</b></td></tr>
<tr class="memdesc:a201c0492c512c49f2c8ca95376cf2052"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0010) Interrupt Mask Register <br /></td></tr>
<tr class="separator:a201c0492c512c49f2c8ca95376cf2052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca111dea2f880adb0d135784c045e85"><td class="memItemLeft" align="right" valign="top"><a id="a8ca111dea2f880adb0d135784c045e85" name="a8ca111dea2f880adb0d135784c045e85"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_CSR</b></td></tr>
<tr class="memdesc:a8ca111dea2f880adb0d135784c045e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0014) Channel Status Register <br /></td></tr>
<tr class="separator:a8ca111dea2f880adb0d135784c045e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d41150cc8cee1e68a5671906d8a314"><td class="memItemLeft" align="right" valign="top"><a id="ac7d41150cc8cee1e68a5671906d8a314" name="ac7d41150cc8cee1e68a5671906d8a314"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_RHR</b></td></tr>
<tr class="memdesc:ac7d41150cc8cee1e68a5671906d8a314"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0018) Receive Holding Register <br /></td></tr>
<tr class="separator:ac7d41150cc8cee1e68a5671906d8a314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="memItemLeft" align="right" valign="top"><a id="a3dc9b6781d4b2baaa4d8f59ad313e06c" name="a3dc9b6781d4b2baaa4d8f59ad313e06c"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_THR</b></td></tr>
<tr class="memdesc:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x001C) Transmit Holding Register <br /></td></tr>
<tr class="separator:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e7c76fad7dab06225a4d134582f3b4"><td class="memItemLeft" align="right" valign="top"><a id="ab9e7c76fad7dab06225a4d134582f3b4" name="ab9e7c76fad7dab06225a4d134582f3b4"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_BRGR</b></td></tr>
<tr class="memdesc:ab9e7c76fad7dab06225a4d134582f3b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0020) Baud Rate Generator Register <br /></td></tr>
<tr class="separator:ab9e7c76fad7dab06225a4d134582f3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379a01b93548081163fb16fe23ca0792"><td class="memItemLeft" align="right" valign="top"><a id="a379a01b93548081163fb16fe23ca0792" name="a379a01b93548081163fb16fe23ca0792"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_RTOR</b></td></tr>
<tr class="memdesc:a379a01b93548081163fb16fe23ca0792"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0024) Receiver Time-out Register <br /></td></tr>
<tr class="separator:a379a01b93548081163fb16fe23ca0792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5498a19b7808fbb304a907813f00ab28"><td class="memItemLeft" align="right" valign="top"><a id="a5498a19b7808fbb304a907813f00ab28" name="a5498a19b7808fbb304a907813f00ab28"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_TTGR</b></td></tr>
<tr class="memdesc:a5498a19b7808fbb304a907813f00ab28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0028) Transmitter Timeguard Register <br /></td></tr>
<tr class="separator:a5498a19b7808fbb304a907813f00ab28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457dba7f89f3a899745c70653250cb77"><td class="memItemLeft" align="right" valign="top"><a id="a457dba7f89f3a899745c70653250cb77" name="a457dba7f89f3a899745c70653250cb77"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [5]</td></tr>
<tr class="separator:a457dba7f89f3a899745c70653250cb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3585671f3f60e19a816fdd0714ca64a7"><td class="memItemLeft" align="right" valign="top"><a id="a3585671f3f60e19a816fdd0714ca64a7" name="a3585671f3f60e19a816fdd0714ca64a7"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_FIDI</b></td></tr>
<tr class="memdesc:a3585671f3f60e19a816fdd0714ca64a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0040) FI DI Ratio Register <br /></td></tr>
<tr class="separator:a3585671f3f60e19a816fdd0714ca64a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0736a842a861c4eaba268418b3bfc8"><td class="memItemLeft" align="right" valign="top"><a id="afc0736a842a861c4eaba268418b3bfc8" name="afc0736a842a861c4eaba268418b3bfc8"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_NER</b></td></tr>
<tr class="memdesc:afc0736a842a861c4eaba268418b3bfc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0044) Number of Errors Register <br /></td></tr>
<tr class="separator:afc0736a842a861c4eaba268418b3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af121ee18487c724471ec642782941ff8"><td class="memItemLeft" align="right" valign="top"><a id="af121ee18487c724471ec642782941ff8" name="af121ee18487c724471ec642782941ff8"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [1]</td></tr>
<tr class="separator:af121ee18487c724471ec642782941ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334950675ab1781120e58481d20d7581"><td class="memItemLeft" align="right" valign="top"><a id="a334950675ab1781120e58481d20d7581" name="a334950675ab1781120e58481d20d7581"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_IF</b></td></tr>
<tr class="memdesc:a334950675ab1781120e58481d20d7581"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x004C) IrDA Filter Register <br /></td></tr>
<tr class="separator:a334950675ab1781120e58481d20d7581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ffa7ba9dfda7859242682198eccac8"><td class="memItemLeft" align="right" valign="top"><a id="a01ffa7ba9dfda7859242682198eccac8" name="a01ffa7ba9dfda7859242682198eccac8"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_MAN</b></td></tr>
<tr class="memdesc:a01ffa7ba9dfda7859242682198eccac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0050) Manchester Configuration Register <br /></td></tr>
<tr class="separator:a01ffa7ba9dfda7859242682198eccac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbab0892d8e515361721920f5f2d2f9"><td class="memItemLeft" align="right" valign="top"><a id="aecbab0892d8e515361721920f5f2d2f9" name="aecbab0892d8e515361721920f5f2d2f9"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_LINMR</b></td></tr>
<tr class="memdesc:aecbab0892d8e515361721920f5f2d2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0054) LIN Mode Register <br /></td></tr>
<tr class="separator:aecbab0892d8e515361721920f5f2d2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="memItemLeft" align="right" valign="top"><a id="ae1c2311c3a653045f1e05e8b29f7faa6" name="ae1c2311c3a653045f1e05e8b29f7faa6"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_LINIR</b></td></tr>
<tr class="memdesc:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0058) LIN Identifier Register <br /></td></tr>
<tr class="separator:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad379864784ee0f62b84c6b35aeecd13"><td class="memItemLeft" align="right" valign="top"><a id="aad379864784ee0f62b84c6b35aeecd13" name="aad379864784ee0f62b84c6b35aeecd13"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_LINBRR</b></td></tr>
<tr class="memdesc:aad379864784ee0f62b84c6b35aeecd13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x005C) LIN Baud Rate Register <br /></td></tr>
<tr class="separator:aad379864784ee0f62b84c6b35aeecd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9322562c2089f2d1f632b043584c4d40"><td class="memItemLeft" align="right" valign="top"><a id="a9322562c2089f2d1f632b043584c4d40" name="a9322562c2089f2d1f632b043584c4d40"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [33]</td></tr>
<tr class="separator:a9322562c2089f2d1f632b043584c4d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f68929355c4a31ff533468a720438b7"><td class="memItemLeft" align="right" valign="top"><a id="a4f68929355c4a31ff533468a720438b7" name="a4f68929355c4a31ff533468a720438b7"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_WPMR</b></td></tr>
<tr class="memdesc:a4f68929355c4a31ff533468a720438b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E4) Write Protection Mode Register <br /></td></tr>
<tr class="separator:a4f68929355c4a31ff533468a720438b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acc127462a24739e4d8f21fd0bc32ad"><td class="memItemLeft" align="right" valign="top"><a id="a0acc127462a24739e4d8f21fd0bc32ad" name="a0acc127462a24739e4d8f21fd0bc32ad"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_WPSR</b></td></tr>
<tr class="memdesc:a0acc127462a24739e4d8f21fd0bc32ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E8) Write Protection Status Register <br /></td></tr>
<tr class="separator:a0acc127462a24739e4d8f21fd0bc32ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6f5e552d911dc30c0157b12b6ddb8f"><td class="memItemLeft" align="right" valign="top"><a id="acd6f5e552d911dc30c0157b12b6ddb8f" name="acd6f5e552d911dc30c0157b12b6ddb8f"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [5]</td></tr>
<tr class="separator:acd6f5e552d911dc30c0157b12b6ddb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0786a37792224dad7369d037cb658e1a"><td class="memItemLeft" align="right" valign="top"><a id="a0786a37792224dad7369d037cb658e1a" name="a0786a37792224dad7369d037cb658e1a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_RPR</b></td></tr>
<tr class="memdesc:a0786a37792224dad7369d037cb658e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x100) Receive Pointer Register <br /></td></tr>
<tr class="separator:a0786a37792224dad7369d037cb658e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc176a757970caeaf9a740dd6a192c8b"><td class="memItemLeft" align="right" valign="top"><a id="acc176a757970caeaf9a740dd6a192c8b" name="acc176a757970caeaf9a740dd6a192c8b"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_RCR</b></td></tr>
<tr class="memdesc:acc176a757970caeaf9a740dd6a192c8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x104) Receive Counter Register <br /></td></tr>
<tr class="separator:acc176a757970caeaf9a740dd6a192c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3261d2824eca1585e57b2ab6192222f1"><td class="memItemLeft" align="right" valign="top"><a id="a3261d2824eca1585e57b2ab6192222f1" name="a3261d2824eca1585e57b2ab6192222f1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_TPR</b></td></tr>
<tr class="memdesc:a3261d2824eca1585e57b2ab6192222f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x108) Transmit Pointer Register <br /></td></tr>
<tr class="separator:a3261d2824eca1585e57b2ab6192222f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bf69510770c14f628a4bd09b9eb700"><td class="memItemLeft" align="right" valign="top"><a id="ab4bf69510770c14f628a4bd09b9eb700" name="ab4bf69510770c14f628a4bd09b9eb700"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_TCR</b></td></tr>
<tr class="memdesc:ab4bf69510770c14f628a4bd09b9eb700"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x10C) Transmit Counter Register <br /></td></tr>
<tr class="separator:ab4bf69510770c14f628a4bd09b9eb700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa402644070cc70865ddf69e776e19f38"><td class="memItemLeft" align="right" valign="top"><a id="aa402644070cc70865ddf69e776e19f38" name="aa402644070cc70865ddf69e776e19f38"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_RNPR</b></td></tr>
<tr class="memdesc:aa402644070cc70865ddf69e776e19f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x110) Receive Next Pointer Register <br /></td></tr>
<tr class="separator:aa402644070cc70865ddf69e776e19f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19772302bd648046c04afac75a04b16a"><td class="memItemLeft" align="right" valign="top"><a id="a19772302bd648046c04afac75a04b16a" name="a19772302bd648046c04afac75a04b16a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_RNCR</b></td></tr>
<tr class="memdesc:a19772302bd648046c04afac75a04b16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x114) Receive Next Counter Register <br /></td></tr>
<tr class="separator:a19772302bd648046c04afac75a04b16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775ce5d01355bb178babcbf1f14a1c69"><td class="memItemLeft" align="right" valign="top"><a id="a775ce5d01355bb178babcbf1f14a1c69" name="a775ce5d01355bb178babcbf1f14a1c69"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_TNPR</b></td></tr>
<tr class="memdesc:a775ce5d01355bb178babcbf1f14a1c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x118) Transmit Next Pointer Register <br /></td></tr>
<tr class="separator:a775ce5d01355bb178babcbf1f14a1c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346153c3dce9dcc2dceef0396d51b129"><td class="memItemLeft" align="right" valign="top"><a id="a346153c3dce9dcc2dceef0396d51b129" name="a346153c3dce9dcc2dceef0396d51b129"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_TNCR</b></td></tr>
<tr class="memdesc:a346153c3dce9dcc2dceef0396d51b129"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x11C) Transmit Next Counter Register <br /></td></tr>
<tr class="separator:a346153c3dce9dcc2dceef0396d51b129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe79e131d53894603449d3d393a49237"><td class="memItemLeft" align="right" valign="top"><a id="afe79e131d53894603449d3d393a49237" name="afe79e131d53894603449d3d393a49237"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_PTCR</b></td></tr>
<tr class="memdesc:afe79e131d53894603449d3d393a49237"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x120) Transfer Control Register <br /></td></tr>
<tr class="separator:afe79e131d53894603449d3d393a49237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfde09423ffe010ce718e3c404992be8"><td class="memItemLeft" align="right" valign="top"><a id="abfde09423ffe010ce718e3c404992be8" name="abfde09423ffe010ce718e3c404992be8"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>US_PTSR</b></td></tr>
<tr class="memdesc:abfde09423ffe010ce718e3c404992be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> Offset: 0x124) Transfer Status Register <br /></td></tr>
<tr class="separator:abfde09423ffe010ce718e3c404992be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="structUsart.html" title="Usart hardware registers.">Usart</a> hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/cmsis_include/component/<a class="el" href="usart_8h_source.html">usart.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
