Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Feb  9 02:10:32 2020
| Host         : LAPTOP-BAOKLRMV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MINI_ROUTER_WRAPPER_control_sets_placed.rpt
| Design       : MINI_ROUTER_WRAPPER
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   172 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              59 |           23 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+---------------+-------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      | Enable Signal |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+---------------+-------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                         |               |                                                       |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_6  |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_12 |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_7  |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_5  |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_14 |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_1  |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_16 |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_15 |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_3  |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_4  |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_11 |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_10 |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_2  |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_9  |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_13 |                1 |              1 |
|  adapter_serial_parallel/mini_router/ff_valid/q_reg_12 |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_5  |                1 |              1 |
|  adapter_serial_parallel/mini_router/ff_valid/q_reg_14 |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_3  |                1 |              1 |
|  adapter_serial_parallel/mini_router/ff_valid/q_reg_16 |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_1  |                1 |              1 |
|  adapter_serial_parallel/mini_router/ff_valid/q_reg_15 |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_2  |                1 |              1 |
|  adapter_serial_parallel/mini_router/ff_valid/q_reg_11 |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_6  |                1 |              1 |
|  adapter_serial_parallel/mini_router/ff_valid/q_reg_10 |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_7  |                1 |              1 |
|  adapter_serial_parallel/mini_router/ff_valid/q_reg_9  |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_8  |                1 |              1 |
|  adapter_serial_parallel/mini_router/ff_valid/q_reg_13 |               | adapter_serial_parallel/mini_router/ff_valid/q_reg_4  |                1 |              1 |
|  clk_IBUF_BUFG                                         |               | adapter_serial_parallel/mini_router/ff_10_data2/rst   |                8 |             44 |
+--------------------------------------------------------+---------------+-------------------------------------------------------+------------------+----------------+


