{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v " "Source file: C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1460427669216 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1460427669216 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v " "Source file: C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1460427669240 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1460427669240 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v " "Source file: C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1460427669258 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1460427669258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460427670622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460427670622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 22:21:10 2016 " "Processing started: Mon Apr 11 22:21:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460427670622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460427670622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460427670623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1460427671167 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\{\";  expecting \")\" Timer.v(42) " "Verilog HDL syntax error at Timer.v(42) near text \"\{\";  expecting \")\"" {  } { { "Timer.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\" Timer.v(42) " "Verilog HDL syntax error at Timer.v(42) near text \")\";  expecting \"<=\", or \"=\"" {  } { { "Timer.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\{\";  expecting \")\" Timer.v(62) " "Verilog HDL syntax error at Timer.v(62) near text \"\{\";  expecting \")\"" {  } { { "Timer.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\{\";  expecting \")\" Timer.v(63) " "Verilog HDL syntax error at Timer.v(63) near text \"\{\";  expecting \")\"" {  } { { "Timer.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\{\";  expecting \")\" Timer.v(64) " "Verilog HDL syntax error at Timer.v(64) near text \"\{\";  expecting \")\"" {  } { { "Timer.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Timer Timer.v(1) " "Ignored design unit \"Timer\" at Timer.v(1) due to previous errors" {  } { { "Timer.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Timer.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1460427671237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 0 0 " "Found 0 design units, including 0 entities, in source file timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funit.v 1 1 " "Found 1 design units, including 1 entities, in source file funit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Funit " "Found entity 1: Funit" {  } { { "Funit.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Funit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460427671237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460427671253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460427671253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460427671253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460427671253 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460427671438 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 11 22:21:11 2016 " "Processing ended: Mon Apr 11 22:21:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460427671438 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460427671438 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460427671438 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460427671438 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 0 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460427672034 ""}
