
---------- Begin Simulation Statistics ----------
simSeconds                                   0.013425                       # Number of seconds simulated (Second)
simTicks                                  13425382500                       # Number of ticks simulated (Tick)
finalTick                                 14497923000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    124.17                       # Real time elapsed on the host (Second)
hostTickRate                                108124362                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     800364                       # Number of bytes of host memory used (Byte)
simInsts                                     27246366                       # Number of instructions simulated (Count)
simOps                                       41958143                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   219435                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     337919                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         26850765                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50971965                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        4                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       48399143                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     11                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             11776089                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15544367                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            26775686                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.807578                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.467819                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6609154     24.68%     24.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5366452     20.04%     44.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6534047     24.40%     69.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4464476     16.67%     85.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2627103      9.81%     95.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    983967      3.67%     99.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    190487      0.71%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              26775686                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    60      0.26%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  15409     67.69%     67.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7294     32.04%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           48      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      29255363     60.45%     60.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       225075      0.47%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           105      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           30      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           60      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          120      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          330      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15562910     32.16%     93.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3355038      6.93%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           60      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       48399143                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.802524                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               22765                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000470                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                123595299                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                62747736                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        46897371                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      1450                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      698                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              694                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    48421104                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          756                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          47615766                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15217563                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    783378                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           18526508                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3335907                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3308945                       # Number of stores executed (Count)
system.cpu.numRate                           1.773349                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1108                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           75079                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    25467459                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      39195877                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.054317                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.054317                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.948482                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.948482                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   57912032                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  38116646                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1234                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        570                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    11966681                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   15135608                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  25775843                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       16101629                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3640599                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3363845                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       445811                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 5139650                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3721678                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            605832                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3464545                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3464467                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999977                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  298182                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                345                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             240                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                195                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               45                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           10                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        11775699                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            605784                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     24953818                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.570737                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.872155                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         9958954     39.91%     39.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         5522754     22.13%     62.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3458806     13.86%     75.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2325406      9.32%     85.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          903342      3.62%     88.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          541411      2.17%     91.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2243145      8.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     24953818                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             25467459                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               39195877                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14857744                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11958887                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2923534                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        690                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    39195306                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                141796                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           45      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24112368     61.52%     61.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       225075      0.57%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          105      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           30      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           60      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          120      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          330      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11958827     30.51%     92.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2898857      7.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           60      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     39195877                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2243145                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       13804424                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13804424                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13804424                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13804424                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        65151                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           65151                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        65151                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          65151                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    751076000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    751076000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    751076000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    751076000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13869575                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13869575                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13869575                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13869575                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004697                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004697                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004697                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004697                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 11528.234409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 11528.234409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 11528.234409                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 11528.234409                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          538                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           38                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      14.157895                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        29330                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             29330                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        35539                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         35539                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        35539                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        35539                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        29612                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        29612                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        29612                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        29612                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    411843000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    411843000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    411843000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    411843000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002135                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002135                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002135                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002135                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13907.976496                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13907.976496                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13907.976496                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13907.976496                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  29612                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10912359                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10912359                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        58359                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         58359                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    606604000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    606604000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10970718                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10970718                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005320                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005320                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 10394.352199                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 10394.352199                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        35533                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        35533                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22826                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22826                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    274208000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    274208000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 12012.967668                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 12012.967668                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2892065                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2892065                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6792                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6792                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    144472000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    144472000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2898857                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2898857                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002343                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002343                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 21270.906949                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 21270.906949                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            6                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6786                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6786                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    137635000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    137635000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002341                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002341                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 20282.198644                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 20282.198644                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13783017                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              29612                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             465.453769                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick            12208000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           27768762                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          27768762                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3205485                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13374883                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   5488712                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4100477                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 606129                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2513574                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    48                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               54893532                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   108                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            5014797                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       47013441                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5139650                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3762844                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      21154575                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1212354                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           136                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   4741301                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                101030                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           26775686                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.689880                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.696758                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11746281     43.87%     43.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   775294      2.90%     46.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1526450      5.70%     52.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2041826      7.63%     60.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   505575      1.89%     61.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1034146      3.86%     65.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  9146114     34.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             26775686                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.191415                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.750916                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4739897                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4739897                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4739897                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4739897                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1404                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1404                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1404                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1404                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     68661000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     68661000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     68661000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     68661000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4741301                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4741301                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4741301                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4741301                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000296                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000296                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000296                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000296                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 48903.846154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 48903.846154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 48903.846154                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 48903.846154                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           15                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             15                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          107                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           107                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          107                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          107                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1297                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1297                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1297                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1297                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     61458000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     61458000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     61458000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     61458000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000274                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000274                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000274                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000274                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 47384.734002                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 47384.734002                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 47384.734002                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 47384.734002                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1298                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4739897                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4739897                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1404                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1404                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     68661000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     68661000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4741301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4741301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000296                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000296                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 48903.846154                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 48903.846154                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          107                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          107                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1297                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1297                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     61458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     61458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000274                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000274                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 47384.734002                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 47384.734002                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4440028                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1298                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3420.668721                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick             7408000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9483900                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9483900                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    606129                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1216534                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                       45                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50971969                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                73908                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 16101629                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3640599                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        15                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            380                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         315725                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       311232                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               626957                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 47062915                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                46898065                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  37489948                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  45032029                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.746619                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.832517                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     4246782                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 4142740                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                35343                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 380                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 741743                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     33                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11958887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.962449                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.431431                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11914625     99.63%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                10665      0.09%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                33482      0.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   75      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              165                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11958887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                15217530                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3308945                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        30                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4741317                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        16                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 606129                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4945256                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 6846808                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6680348                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               7697145                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               53009174                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               6214979                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   3721                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                   4665                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            89381526                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   176013114                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 66063129                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1234                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              66331070                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 23050456                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  21383258                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         73682054                       # The number of ROB reads (Count)
system.cpu.rob.writes                       103773201                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 25467459                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   39195877                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    15                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                24124                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          30548                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2370                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                6786                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               6786                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           24124                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3894                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        88836                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    92730                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        83072                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3772288                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   3855360                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              2008                       # Total snoops (Count)
system.l2bus.snoopTraffic                       77952                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               32918                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.014521                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.119627                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     32440     98.55%     98.55% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       478      1.45%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 32918                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             60240000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1953986                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            44418000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           61820                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        30910                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               478                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               584                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             28323                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                28907                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              584                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            28323                       # number of overall hits (Count)
system.l2cache.overallHits::total               28907                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             714                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1289                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               2003                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            714                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1289                       # number of overall misses (Count)
system.l2cache.overallMisses::total              2003                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     53338000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     69811500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     123149500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     53338000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     69811500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    123149500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1298                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         29612                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            30910                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1298                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        29612                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           30910                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.550077                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.043530                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.064801                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.550077                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.043530                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.064801                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 74703.081232                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 54159.425912                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 61482.526211                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 74703.081232                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 54159.425912                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 61482.526211                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1218                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1218                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          714                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1289                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           2003                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          714                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1289                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          2003                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     46198000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     56921500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    103119500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     46198000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     56921500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    103119500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.550077                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.043530                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.064801                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.550077                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.043530                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.064801                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 64703.081232                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 44159.425912                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 51482.526211                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 64703.081232                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 44159.425912                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 51482.526211                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      2008                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          467                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          467                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          5499                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             5499                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1287                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1287                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     69698000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     69698000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         6786                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         6786                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.189655                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.189655                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 54155.400155                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 54155.400155                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1287                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1287                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     56828000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     56828000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.189655                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.189655                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 44155.400155                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 44155.400155                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          584                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        22824                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        23408                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          714                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data            2                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          716                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     53338000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data       113500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     53451500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1298                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        22826                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        24124                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.550077                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.000088                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.029680                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 74703.081232                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data        56750                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 74652.932961                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          714                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data            2                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          716                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     46198000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data        93500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     46291500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.550077                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.000088                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.029680                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 64703.081232                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data        46750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 64652.932961                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        29330                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        29330                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        29330                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        29330                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   16274                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  2008                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  8.104582                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               33438000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     3.998719                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   114.094680                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   393.906601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.007810                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.222841                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.769349                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              40                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              53                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             419                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                496568                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               496568                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1214.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       714.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       653.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001827999500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           70                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           70                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                7364                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1141                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2003                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1218                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2003                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1218                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    636                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2003                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1218                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1331                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.442857                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.093579                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     11.220628                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               2      2.86%      2.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              9     12.86%     15.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            25     35.71%     51.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19             6      8.57%     60.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            11     15.71%     75.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27             4      5.71%     81.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31             4      5.71%     87.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             2      2.86%     90.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             4      5.71%     95.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             2      2.86%     98.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             1      1.43%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            70                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           70                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.257143                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.229513                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.973351                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               26     37.14%     37.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               44     62.86%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            70                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   40704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  128192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                77952                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              9548480.27607407                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              5806315.01560570                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   13425329000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    4168062.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        45696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        41792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        77312                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3403701.905699893832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 3112909.445969230495                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 5758644.120567887090                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          714                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1289                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1218                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     20716000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     17389750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 306275893500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29014.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     13490.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 251458040.64                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        45696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        82496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         128192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        45696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        45696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        77952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        77952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          714                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1289                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2003                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1218                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1218                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3403702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        6144778                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           9548480                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3403702                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3403702                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      5806315                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          5806315                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      5806315                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3403702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       6144778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         15354795                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1367                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1208                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           76                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          233                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                12474500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               6835000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           38105750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9125.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27875.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1060                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1088                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.54                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          428                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   387.887850                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   266.984528                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   311.884664                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           86     20.09%     20.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           83     19.39%     39.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           74     17.29%     56.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           55     12.85%     69.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           44     10.28%     79.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           16      3.74%     83.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            8      1.87%     85.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           16      3.74%     89.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           46     10.75%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          428                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 87488                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              77312                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                6.516611                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                5.758644                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               83.42                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1063860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          546480                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        4162620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        334080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1059639360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    308636190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4897574400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6271956990                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   467.171568                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  12729606750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    448240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    253086250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2213400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1157475                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        6318900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       6425820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1059639360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    512737230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4725456480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6313948665                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   470.299350                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  12280217500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    448240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    701841750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 716                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1218                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               778                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1287                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1287                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            716                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port         6002                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         6002                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6002                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port       206144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       206144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   206144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2003                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2003    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2003                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14497923000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             4435500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            5274750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3999                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1996                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.013431                       # Number of seconds simulated (Second)
simTicks                                  13430818000                       # Number of ticks simulated (Tick)
finalTick                                 14503358500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    124.20                       # Real time elapsed on the host (Second)
hostTickRate                                108137986                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     801768                       # Number of bytes of host memory used (Byte)
simInsts                                     27247195                       # Number of instructions simulated (Count)
simOps                                       41959815                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   219380                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     337838                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         26861636                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50974604                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       10                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       48401518                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     11                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             11777068                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15546024                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   9                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            26780127                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.807367                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.467875                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6612674     24.69%     24.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5366736     20.04%     44.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6534254     24.40%     69.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4464650     16.67%     85.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2627264      9.81%     95.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    984026      3.67%     99.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    190523      0.71%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              26780127                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    60      0.26%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  15413     67.69%     67.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7295     32.04%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           88      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      29257132     60.45%     60.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       225075      0.47%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           112      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           30      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           60      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          120      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          330      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15563283     32.15%     93.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3355224      6.93%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           60      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       48401518                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.801883                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               22770                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000470                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                123604497                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                62751361                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        46899594                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      1450                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      698                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              694                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    48423444                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          756                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          47618062                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15217917                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    783459                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           18527042                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3336163                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3309125                       # Number of stores executed (Count)
system.cpu.numRate                           1.772716                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1168                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           81509                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    25468288                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      39197549                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.054709                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.054709                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.948129                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.948129                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   57914668                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  38118257                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1234                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        570                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    11967855                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   15136251                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  25776940                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       16102044                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3640803                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3363845                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       445814                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 5140177                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3722083                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            605933                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3464748                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3464585                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999953                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  298225                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                346                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             263                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                195                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               68                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           20                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        11776672                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            605873                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     24958072                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.570536                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.872119                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         9962604     39.92%     39.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         5522955     22.13%     62.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3458900     13.86%     75.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2325537      9.32%     85.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          903417      3.62%     88.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          541439      2.17%     91.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2243220      8.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     24958072                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             25468288                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               39197549                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14858144                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11959129                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2923738                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        690                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    39196951                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                141814                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           53      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24113625     61.52%     61.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       225075      0.57%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          112      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           30      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           60      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          120      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          330      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11959069     30.51%     92.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2899015      7.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           60      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     39197549                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2243220                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       13804836                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13804836                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13804836                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13804836                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        65224                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           65224                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        65224                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          65224                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    755763000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    755763000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    755763000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    755763000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13870060                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13870060                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13870060                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13870060                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004703                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004703                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004703                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004703                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 11587.191831                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 11587.191831                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 11587.191831                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 11587.191831                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          949                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           46                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      20.630435                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        29367                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             29367                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        35553                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         35553                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        35553                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        35553                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        29671                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        29671                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        29671                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        29671                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    415757500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    415757500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    415757500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    415757500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002139                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002139                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002139                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002139                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 14012.251020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 14012.251020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 14012.251020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 14012.251020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  29671                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10912618                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10912618                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        58427                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         58427                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    610964500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    610964500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10971045                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10971045                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005326                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005326                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 10456.886371                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 10456.886371                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        35547                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        35547                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22880                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22880                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    277801000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    277801000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 12141.652098                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 12141.652098                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2892218                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2892218                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6797                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6797                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    144798500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    144798500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2899015                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2899015                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002345                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002345                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 21303.295572                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 21303.295572                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            6                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6791                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6791                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    137956500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    137956500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002343                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002343                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 20314.607569                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 20314.607569                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13905232                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              29735                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             467.638540                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick            12208000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           27769791                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          27769791                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3207007                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13377100                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   5489212                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4100586                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 606222                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2513680                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    81                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               54896629                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   224                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            5016478                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       47015510                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5140177                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3763005                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      21157005                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1212602                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           321                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   4741572                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                101071                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           26780127                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.689593                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.696766                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11749926     43.88%     43.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   775339      2.90%     46.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1526469      5.70%     52.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2041849      7.62%     60.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   505619      1.89%     61.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1034219      3.86%     65.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  9146706     34.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             26780127                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.191358                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.750285                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4740082                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4740082                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4740082                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4740082                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1490                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1490                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1490                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1490                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     74739500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     74739500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     74739500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     74739500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4741572                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4741572                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4741572                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4741572                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000314                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000314                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000314                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000314                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 50160.738255                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 50160.738255                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 50160.738255                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 50160.738255                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           15                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             15                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          130                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           130                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          130                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          130                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1360                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1360                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1360                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1360                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     66137500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     66137500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     66137500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     66137500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000287                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000287                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000287                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000287                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 48630.514706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 48630.514706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 48630.514706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 48630.514706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1360                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4740082                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4740082                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1490                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1490                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     74739500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     74739500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4741572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4741572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000314                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000314                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 50160.738255                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 50160.738255                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          130                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          130                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1360                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1360                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     66137500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     66137500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000287                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000287                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 48630.514706                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 48630.514706                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4741582                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1424                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3329.762640                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick             7408000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9484504                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9484504                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    606222                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1216628                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                       45                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50974614                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                73956                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 16102044                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3640803                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     4                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        15                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            381                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         315740                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       311315                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               627055                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 47065180                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                46900288                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  37491414                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  45034240                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.745995                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.832509                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     4246794                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 4142916                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                35343                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 381                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 741789                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     33                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11959129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.962968                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.462421                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11914818     99.63%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                10665      0.09%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                33496      0.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   75      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11959129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                15217884                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3309125                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        45                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4741613                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        45                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 606222                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4946873                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 6848852                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6680821                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               7697359                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               53012014                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               6215171                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   3721                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                   4665                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            89386046                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   176022308                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 66066544                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1234                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              66333664                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 23052388                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  21383922                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         73688839                       # The number of ROB reads (Count)
system.cpu.rob.writes                       103778678                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 25468288                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   39197549                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    16                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                24240                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          30653                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2494                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                6791                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               6791                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           24241                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4081                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        89013                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    93094                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        87040                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3778432                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   3865472                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              2116                       # Total snoops (Count)
system.l2bus.snoopTraffic                       82304                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               33148                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.014662                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.120196                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     32662     98.53%     98.53% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       486      1.47%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 33148                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             60398500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             2046986                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            44506500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           62063                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        31031                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               486                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          486                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               586                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             28336                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                28922                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              586                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            28336                       # number of overall hits (Count)
system.l2cache.overallHits::total               28922                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             775                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1335                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               2110                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            775                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1335                       # number of overall misses (Count)
system.l2cache.overallMisses::total              2110                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     57903500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     73497500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     131401000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     57903500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     73497500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    131401000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1361                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         29671                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            31032                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1361                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        29671                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           31032                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.569434                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.044993                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.067994                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.569434                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.044993                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.067994                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 74714.193548                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 55054.307116                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 62275.355450                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 74714.193548                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 55054.307116                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 62275.355450                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1286                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1286                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          775                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1335                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           2110                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          775                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1335                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          2110                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     50163500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     60147500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    110311000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     50163500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     60147500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    110311000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.569434                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.044993                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.067994                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.569434                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.044993                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.067994                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 64727.096774                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 45054.307116                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 52280.094787                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 64727.096774                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 45054.307116                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 52280.094787                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      2116                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          478                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          478                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          5501                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             5501                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1290                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1290                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     69991000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     69991000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         6791                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         6791                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.189957                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.189957                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 54256.589147                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 54256.589147                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1290                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1290                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     57091000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     57091000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.189957                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.189957                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 44256.589147                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 44256.589147                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          586                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        22835                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        23421                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          775                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data           45                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          820                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     57903500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data      3506500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     61410000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1361                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        22880                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        24241                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.569434                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.001967                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.033827                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 74714.193548                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 77922.222222                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 74890.243902                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          775                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data           45                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          820                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     50163500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data      3056500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     53220000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.569434                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.001967                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.033827                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 64727.096774                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 67922.222222                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 64902.439024                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        29367                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        29367                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        29367                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        29367                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   66813                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  2628                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 25.423516                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               33438000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     3.998998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   114.108506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   393.892495                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.007811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.222868                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.769321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             147                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              22                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             343                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                498620                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               498620                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1282.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       774.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       699.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001827999500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           74                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           74                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                7636                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1201                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2109                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1286                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2109                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1286                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    636                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2109                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1286                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1396                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      66                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           74                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.783784                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.432860                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     11.142010                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               2      2.70%      2.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              9     12.16%     14.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            25     33.78%     48.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19             7      9.46%     58.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            12     16.22%     74.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27             4      5.41%     79.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31             4      5.41%     85.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             4      5.41%     90.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             4      5.41%     95.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             2      2.70%     98.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             1      1.35%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            74                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           74                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.189189                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.160700                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.988643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               30     40.54%     40.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               44     59.46%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            74                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   40704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  134976                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                82304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              10049722.95805066                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              6127996.07589054                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   13430762000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    3956041.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        49536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        44736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        81408                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3688234.030123853590                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 3330847.011700999923                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 6061283.832451604307                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          774                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1335                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1286                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     22538500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     18973250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 306397936250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29119.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     14212.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 238256560.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        49536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        85440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         134976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        49536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        49536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        82304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        82304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          774                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1335                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2109                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1286                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1286                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3688234                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        6361489                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          10049723                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3688234                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3688234                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      6127996                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          6127996                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      6127996                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3688234                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       6361489                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         16177719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1473                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1272                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           97                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                13893000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               7365000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           41511750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9431.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28181.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1147                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1147                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          450                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   389.973333                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   267.451970                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   314.523544                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           91     20.22%     20.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           87     19.33%     39.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           77     17.11%     56.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           56     12.44%     69.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           48     10.67%     79.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           16      3.56%     83.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            8      1.78%     85.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           16      3.56%     88.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           51     11.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          450                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 94272                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              81408                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                7.019081                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                6.061284                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               83.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1142400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          588225                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        4555320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        339300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1060254000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    311064960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4897616160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6275560365                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   467.250793                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  12729687500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    448500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    258181000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2306220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1199220                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        6683040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       6754680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1060254000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    515196780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4725472320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6317866260                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   470.400705                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  12280217500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    448500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    707017250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 819                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1286                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               821                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1290                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1290                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            819                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port         6325                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         6325                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6325                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port       217280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       217280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   217280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2109                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2109    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2109                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14503358500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             4680000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            5562250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4216                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2107                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
