Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 20 10:32:30 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file text_LCD_2_timing_summary_routed.rpt -pb text_LCD_2_timing_summary_routed.pb -rpx text_LCD_2_timing_summary_routed.rpx -warn_on_violation
| Design       : text_LCD_2
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (13)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  121          inf        0.000                      0                  121           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=50, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 4.107ns (55.049%)  route 3.354ns (44.951%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDCE                         0.000     0.000 r  LCD_RS_reg/C
    SLICE_X85Y131        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  LCD_RS_reg/Q
                         net (fo=1, routed)           3.354     3.773    LCD_RS_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.688     7.461 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.461    LCD_RS
    G6                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 3.985ns (54.557%)  route 3.319ns (45.443%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]/C
    SLICE_X85Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[5]/Q
                         net (fo=1, routed)           3.319     3.775    LCD_DATA_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.529     7.304 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.304    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 4.159ns (58.717%)  route 2.924ns (41.283%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y131        FDCE                         0.000     0.000 r  LCD_DATA_reg[4]/C
    SLICE_X83Y131        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  LCD_DATA_reg[4]/Q
                         net (fo=1, routed)           2.924     3.343    LCD_DATA_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.740     7.083 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.083    LCD_DATA[4]
    A2                                                                r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 4.017ns (57.508%)  route 2.968ns (42.493%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDPE                         0.000     0.000 r  LCD_DATA_reg[0]/C
    SLICE_X82Y130        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.968     3.424    LCD_DATA_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.561     6.985 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.985    LCD_DATA[0]
    A4                                                                r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.870ns  (logic 4.003ns (58.262%)  route 2.867ns (41.738%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDCE                         0.000     0.000 r  LCD_DATA_reg[2]/C
    SLICE_X85Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.867     3.323    LCD_DATA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.547     6.870 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.870    LCD_DATA[2]
    C3                                                                r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.651ns  (logic 4.004ns (60.207%)  route 2.647ns (39.793%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDCE                         0.000     0.000 r  LCD_DATA_reg[3]/C
    SLICE_X85Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.647     3.103    LCD_DATA_OBUF[3]
    D4                   OBUF (Prop_obuf_I_O)         3.548     6.651 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.651    LCD_DATA[3]
    D4                                                                r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.640ns  (logic 4.024ns (60.593%)  route 2.617ns (39.407%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y131        FDCE                         0.000     0.000 r  LCD_DATA_reg[1]/C
    SLICE_X83Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.617     3.073    LCD_DATA_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         3.568     6.640 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.640    LCD_DATA[1]
    B2                                                                r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 4.115ns (64.428%)  route 2.272ns (35.572%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  LED_out_reg[4]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  LED_out_reg[4]/Q
                         net (fo=1, routed)           2.272     2.691    LED_out_OBUF[4]
    N7                   OBUF (Prop_obuf_I_O)         3.696     6.387 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.387    LED_out[4]
    N7                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 1.861ns (29.233%)  route 4.504ns (70.767%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  number_btn_IBUF[5]_inst/O
                         net (fo=7, routed)           2.508     3.997    number_btn_IBUF[5]
    SLICE_X84Y129        LUT5 (Prop_lut5_I4_O)        0.124     4.121 r  LCD_RS_i_11/O
                         net (fo=2, routed)           0.682     4.803    LCD_RS_i_11_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.927 f  LCD_RS_i_6/O
                         net (fo=1, routed)           0.659     5.586    LCD_RS_i_6_n_0
    SLICE_X84Y130        LUT6 (Prop_lut6_I3_O)        0.124     5.710 r  LCD_RS_i_1/O
                         net (fo=7, routed)           0.656     6.365    LCD_RS_i_1_n_0
    SLICE_X83Y131        FDCE                                         r  LCD_DATA_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O1/btn_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y133        FDCE                         0.000     0.000 r  O1/btn_reg_reg[3]/C
    SLICE_X84Y133        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  O1/btn_reg_reg[3]/Q
                         net (fo=1, routed)           0.051     0.215    O1/btn_reg[3]
    SLICE_X85Y133        LUT2 (Prop_lut2_I1_O)        0.045     0.260 r  O1/btn_trig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.260    O1/btn_trig[3]_i_1_n_0
    SLICE_X85Y133        FDCE                                         r  O1/btn_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDCE                         0.000     0.000 r  O1/btn_reg_reg[4]/C
    SLICE_X85Y133        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[4]/Q
                         net (fo=1, routed)           0.053     0.181    O1/btn_reg[4]
    SLICE_X85Y133        LUT2 (Prop_lut2_I1_O)        0.099     0.280 r  O1/btn_trig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.280    O1/btn_trig[4]_i_1_n_0
    SLICE_X85Y133        FDCE                                         r  O1/btn_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[7]/C
    SLICE_X85Y128        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[7]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[7]
    SLICE_X85Y128        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[7]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[7]_i_1_n_0
    SLICE_X85Y128        FDCE                                         r  O1/btn_trig_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDCE                         0.000     0.000 r  O1/btn_reg_reg[10]/C
    SLICE_X84Y129        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  O1/btn_reg_reg[10]/Q
                         net (fo=1, routed)           0.082     0.246    O1/btn_reg[10]
    SLICE_X85Y129        LUT2 (Prop_lut2_I1_O)        0.045     0.291 r  O1/btn_trig[10]_i_1/O
                         net (fo=1, routed)           0.000     0.291    O1/btn_trig[10]_i_1_n_0
    SLICE_X85Y129        FDCE                                         r  O1/btn_trig_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.189ns (56.455%)  route 0.146ns (43.545%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X85Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=29, routed)          0.146     0.287    O1/state__0[2]
    SLICE_X84Y130        LUT5 (Prop_lut5_I0_O)        0.048     0.335 r  O1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.335    O1_n_2
    SLICE_X84Y130        FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[2]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[2]/Q
                         net (fo=1, routed)           0.093     0.241    O1/btn_reg[2]
    SLICE_X84Y128        LUT2 (Prop_lut2_I1_O)        0.099     0.340 r  O1/btn_trig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    O1/btn_trig[2]_i_1_n_0
    SLICE_X84Y128        FDCE                                         r  O1/btn_trig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDCE                         0.000     0.000 r  O1/btn_reg_reg[5]/C
    SLICE_X84Y129        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  O1/btn_reg_reg[5]/Q
                         net (fo=1, routed)           0.135     0.299    O1/btn_reg[5]
    SLICE_X85Y129        LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  O1/btn_trig[5]_i_1/O
                         net (fo=1, routed)           0.000     0.344    O1/btn_trig[5]_i_1_n_0
    SLICE_X85Y129        FDCE                                         r  O1/btn_trig_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.373%)  route 0.143ns (40.627%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X84Y130        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.143     0.307    state__0[0]
    SLICE_X85Y130        LUT4 (Prop_lut4_I0_O)        0.045     0.352 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.352    FSM_sequential_state[2]_i_1_n_0
    SLICE_X85Y130        FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.748%)  route 0.167ns (47.252%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDCE                         0.000     0.000 r  cnt_reg[5]/C
    SLICE_X83Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[5]/Q
                         net (fo=10, routed)          0.167     0.308    cnt_reg_n_0_[5]
    SLICE_X83Y130        LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    cnt[5]
    SLICE_X83Y130        FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.209ns (59.205%)  route 0.144ns (40.795%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X84Y130        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.144     0.308    O1/state__0[0]
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.045     0.353 r  O1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    O1_n_0
    SLICE_X85Y130        FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





