* Z:\mnt\design.r\spice\examples\ADuM4121A.asc
V1 N001 0 5
V2 N002 0 15
R1 OUT N004 5
C1 OUT 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 N003 0 0 0 OUT N004 N002 ADuM4121xx Vrun2=4.3
.tran 100u startup
.lib ADuM4121xx.sub
.backanno
.end
