// Seed: 540783007
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    input wand id_5,
    output uwire id_6,
    input wand id_7,
    input wire id_8,
    output wor id_9
);
  wire id_11;
  assign #1 id_9 = (id_2);
  wire id_12;
  genvar id_13;
  id_14(
      1
  );
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input uwire id_2
    , id_18, id_19,
    output supply0 id_3,
    input wor id_4,
    input tri id_5,
    input tri id_6,
    output uwire id_7,
    input wand id_8,
    input tri0 id_9,
    input wor id_10
    , id_20,
    input supply1 id_11,
    input tri0 id_12,
    input wand id_13,
    input uwire id_14,
    input wand id_15,
    output wand id_16
);
  wire id_21, id_22;
  and (id_7, id_21, id_6, id_19, id_0, id_18, id_4, id_14);
  assign id_1 = 1'd0;
  module_0(
      id_3, id_10, id_8, id_1, id_3, id_2, id_7, id_11, id_2, id_7
  );
endmodule
