#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000042a44e0 .scope module, "TB" "TB" 2 1;
 .timescale -9 -12;
v00000000042fec20_0 .net "A", 0 0, v0000000004272a40_0;  1 drivers
v00000000042fecc0_0 .net "Q", 0 0, v0000000004272900_0;  1 drivers
S_00000000042a4660 .scope module, "Not_1" "Not" 2 4, 3 2 0, S_00000000042a44e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Q"
v00000000042a47e0_0 .net "A", 0 0, v0000000004272a40_0;  alias, 1 drivers
v0000000004272720_0 .var/real "Capacitance", 0 0;
v00000000042727c0_0 .var/i "Counter", 31 0;
v0000000004272860_0 .var/real "Power", 0 0;
v0000000004272900_0 .var "Q", 0 0;
v00000000042729a0_0 .var/i "Voltage", 31 0;
E_00000000042aabc0 .event edge, v00000000042729a0_0, v0000000004272720_0, v00000000042727c0_0;
E_00000000042ab000 .event edge, v0000000004272900_0;
E_00000000042ab380 .event edge, v00000000042a47e0_0;
S_00000000042feaa0 .scope module, "Tester_1" "Tester" 2 5, 4 1 0, S_00000000042a44e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "A"
v0000000004272a40_0 .var "A", 0 0;
    .scope S_00000000042a4660;
T_0 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000042729a0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000000042a4660;
T_1 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v0000000004272720_0;
    %end;
    .thread T_1;
    .scope S_00000000042a4660;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042727c0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000000042a4660;
T_3 ;
    %wait E_00000000042ab380;
    %delay 5500, 0;
    %load/vec4 v00000000042a47e0_0;
    %inv;
    %store/vec4 v0000000004272900_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000042a4660;
T_4 ;
    %wait E_00000000042ab000;
    %load/vec4 v00000000042727c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000042727c0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000042a4660;
T_5 ;
    %wait E_00000000042aabc0;
    %load/vec4 v00000000042729a0_0;
    %load/vec4 v00000000042729a0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0000000004272720_0;
    %mul/wr;
    %load/vec4 v00000000042727c0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0000000004272860_0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000042feaa0;
T_6 ;
    %vpi_call 4 7 "$display", "Prueba 1, A=0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004272a40_0, 0;
    %delay 10000, 0;
    %vpi_call 4 11 "$display", "Prueba 2, A=1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004272a40_0, 0;
    %delay 10000, 0;
    %vpi_call 4 15 "$monitor", "Resultado final de la prueba en tiempo de: %g ps, A: %b, Q: %d, Numero de cambios: %g, Potencia consumida: %g", $time, v0000000004272a40_0, v0000000004272900_0, v00000000042727c0_0, v0000000004272860_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000000042a44e0;
T_7 ;
    %vpi_call 2 10 "$dumpfile", "Not.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars" {0 0 0};
    %vpi_call 2 13 "$display", "A Q" {0 0 0};
    %vpi_call 2 14 "$monitor", " %b %b", v00000000042fec20_0, v00000000042fecc0_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "TB.v";
    "Not.v";
    "Tester.v";
