<stg><name>pow_generic<double></name>


<trans_list>

<trans id="640" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:1 %exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp

]]></Node>
<StgValue><ssdm name="exp_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:2 %base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r

]]></Node>
<StgValue><ssdm name="base_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:3 %data = bitcast i64 %base_read

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:4 %bs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data, i32 52

]]></Node>
<StgValue><ssdm name="bs_exp"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:5 %bs_sig = trunc i64 %data

]]></Node>
<StgValue><ssdm name="bs_sig"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:92 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 51

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:94 %index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data, i32 46, i32 51

]]></Node>
<StgValue><ssdm name="index0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:102 %zext_ln502 = zext i6 %index0

]]></Node>
<StgValue><ssdm name="zext_ln502"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:103 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln502

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6">
<![CDATA[
entry_ifconv:104 %b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:16 %icmp_ln340_1 = icmp_eq  i52 %bs_sig, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln340_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:28 %icmp_ln18_4 = icmp_ne  i52 %bs_sig, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_4"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
entry_ifconv:93 %b_frac = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %bs_sig, i1 0

]]></Node>
<StgValue><ssdm name="b_frac"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:95 %b_frac_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %bs_sig

]]></Node>
<StgValue><ssdm name="b_frac_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:96 %zext_ln485 = zext i53 %b_frac_1

]]></Node>
<StgValue><ssdm name="zext_ln485"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:98 %b_frac_2 = select i1 %tmp_5, i54 %zext_ln485, i54 %b_frac

]]></Node>
<StgValue><ssdm name="b_frac_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6">
<![CDATA[
entry_ifconv:104 %b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="54" op_0_bw="6">
<![CDATA[
entry_ifconv:107 %zext_ln516 = zext i6 %b_frac_tilde_inverse

]]></Node>
<StgValue><ssdm name="zext_ln516"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:108 %mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516

]]></Node>
<StgValue><ssdm name="mul_ln516"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="100" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:108 %mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516

]]></Node>
<StgValue><ssdm name="mul_ln516"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="101" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:108 %mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516

]]></Node>
<StgValue><ssdm name="mul_ln516"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:110 %a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln516, i32 50, i32 53

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="50" op_0_bw="54">
<![CDATA[
entry_ifconv:111 %trunc_ln39 = trunc i54 %mul_ln516

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
entry_ifconv:112 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln516, i32 53

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="71" op_0_bw="71" op_1_bw="54" op_2_bw="17">
<![CDATA[
entry_ifconv:109 %z1 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln516, i17 0

]]></Node>
<StgValue><ssdm name="z1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="70" op_0_bw="70" op_1_bw="54" op_2_bw="16">
<![CDATA[
entry_ifconv:113 %tmp_s = bitconcatenate i70 @_ssdm_op_BitConcatenate.i70.i54.i16, i54 %mul_ln516, i16 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="74" op_0_bw="70">
<![CDATA[
entry_ifconv:114 %zext_ln42 = zext i70 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="75" op_0_bw="75" op_1_bw="1" op_2_bw="74">
<![CDATA[
entry_ifconv:115 %zext_ln42_2_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i1.i74, i1 1, i74 %zext_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_2_cast"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="75" op_0_bw="71">
<![CDATA[
entry_ifconv:116 %zext_ln42_1 = zext i71 %z1

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="76" op_0_bw="76" op_1_bw="1" op_2_bw="75">
<![CDATA[
entry_ifconv:117 %tmp_4 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i1.i75, i1 1, i75 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="76" op_0_bw="75">
<![CDATA[
entry_ifconv:118 %zext_ln42_2 = zext i75 %zext_ln42_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="76" op_0_bw="1" op_1_bw="76" op_2_bw="76">
<![CDATA[
entry_ifconv:119 %select_ln42 = select i1 %tmp_6, i76 %tmp_4, i76 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="75" op_0_bw="4">
<![CDATA[
entry_ifconv:123 %zext_ln44_1 = zext i4 %a

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry_ifconv:124 %mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="115" st_id="7" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry_ifconv:124 %mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="116" st_id="8" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry_ifconv:124 %mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry_ifconv:124 %mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="118" st_id="10" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry_ifconv:124 %mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="75" op_0_bw="75" op_1_bw="50" op_2_bw="25">
<![CDATA[
entry_ifconv:120 %shl_ln = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln39, i25 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="76" op_0_bw="75">
<![CDATA[
entry_ifconv:121 %zext_ln44 = zext i75 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
entry_ifconv:122 %add_ln44 = add i76 %zext_ln44, i76 %select_ln42

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="76" op_0_bw="75">
<![CDATA[
entry_ifconv:125 %zext_ln44_2 = zext i75 %mul_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
entry_ifconv:126 %sub_ln44 = sub i76 %add_ln44, i76 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="sub_ln44"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="73" op_0_bw="73" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:127 %z2 = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %sub_ln44, i32 3, i32 75

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:132 %a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %sub_ln44, i32 70, i32 75

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="67" op_0_bw="67" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:135 %tmp_7 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %sub_ln44, i32 3, i32 69

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="79" op_0_bw="6">
<![CDATA[
entry_ifconv:140 %zext_ln44_5 = zext i6 %a_1

]]></Node>
<StgValue><ssdm name="zext_ln44_5"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="79" op_0_bw="73">
<![CDATA[
entry_ifconv:141 %zext_ln44_6 = zext i73 %z2

]]></Node>
<StgValue><ssdm name="zext_ln44_6"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:142 %mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="mul_ln44_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="130" st_id="13" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:142 %mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="mul_ln44_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="131" st_id="14" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:142 %mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="mul_ln44_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="132" st_id="15" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:142 %mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="mul_ln44_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="133" st_id="16" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:142 %mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="mul_ln44_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="80" op_0_bw="73">
<![CDATA[
entry_ifconv:133 %zext_ln40 = zext i73 %z2

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="81" op_0_bw="81" op_1_bw="1" op_2_bw="80">
<![CDATA[
entry_ifconv:134 %eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i80, i1 1, i80 %zext_ln40

]]></Node>
<StgValue><ssdm name="eZ"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="81" op_0_bw="81" op_1_bw="67" op_2_bw="14">
<![CDATA[
entry_ifconv:136 %shl_ln44_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_7, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln44_1"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="82" op_0_bw="81">
<![CDATA[
entry_ifconv:137 %zext_ln44_3 = zext i81 %shl_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44_3"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="82" op_0_bw="81">
<![CDATA[
entry_ifconv:138 %zext_ln44_4 = zext i81 %eZ

]]></Node>
<StgValue><ssdm name="zext_ln44_4"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
entry_ifconv:139 %add_ln44_1 = add i82 %zext_ln44_3, i82 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="80" op_0_bw="80" op_1_bw="79" op_2_bw="1">
<![CDATA[
entry_ifconv:143 %shl_ln44_2 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %mul_ln44_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln44_2"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="82" op_0_bw="80">
<![CDATA[
entry_ifconv:144 %zext_ln44_7 = zext i80 %shl_ln44_2

]]></Node>
<StgValue><ssdm name="zext_ln44_7"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
entry_ifconv:145 %sub_ln44_1 = sub i82 %add_ln44_1, i82 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="sub_ln44_1"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="82" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:151 %a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %sub_ln44_1, i32 76, i32 81

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="76" op_0_bw="82">
<![CDATA[
entry_ifconv:152 %trunc_ln39_1 = trunc i82 %sub_ln44_1

]]></Node>
<StgValue><ssdm name="trunc_ln39_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="83" op_0_bw="83" op_1_bw="82" op_2_bw="1">
<![CDATA[
entry_ifconv:146 %z3 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %sub_ln44_1, i1 0

]]></Node>
<StgValue><ssdm name="z3"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="89" op_0_bw="6">
<![CDATA[
entry_ifconv:159 %zext_ln44_10 = zext i6 %a_2

]]></Node>
<StgValue><ssdm name="zext_ln44_10"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="89" op_0_bw="83">
<![CDATA[
entry_ifconv:160 %zext_ln44_11 = zext i83 %z3

]]></Node>
<StgValue><ssdm name="zext_ln44_11"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
entry_ifconv:161 %mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10

]]></Node>
<StgValue><ssdm name="mul_ln44_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="149" st_id="19" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
entry_ifconv:161 %mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10

]]></Node>
<StgValue><ssdm name="mul_ln44_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="150" st_id="20" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
entry_ifconv:161 %mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10

]]></Node>
<StgValue><ssdm name="mul_ln44_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="151" st_id="21" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
entry_ifconv:161 %mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10

]]></Node>
<StgValue><ssdm name="mul_ln44_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="152" st_id="22" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
entry_ifconv:161 %mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10

]]></Node>
<StgValue><ssdm name="mul_ln44_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="153" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="95" op_0_bw="83">
<![CDATA[
entry_ifconv:153 %zext_ln40_1 = zext i83 %z3

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="96" op_0_bw="96" op_1_bw="1" op_2_bw="95">
<![CDATA[
entry_ifconv:154 %eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i1.i95, i1 1, i95 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="eZ_1"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="101" op_0_bw="101" op_1_bw="76" op_2_bw="25">
<![CDATA[
entry_ifconv:155 %shl_ln44_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln39_1, i25 0

]]></Node>
<StgValue><ssdm name="shl_ln44_4"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="102" op_0_bw="101">
<![CDATA[
entry_ifconv:156 %zext_ln44_8 = zext i101 %shl_ln44_4

]]></Node>
<StgValue><ssdm name="zext_ln44_8"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="102" op_0_bw="96">
<![CDATA[
entry_ifconv:157 %zext_ln44_9 = zext i96 %eZ_1

]]></Node>
<StgValue><ssdm name="zext_ln44_9"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
entry_ifconv:158 %add_ln44_2 = add i102 %zext_ln44_8, i102 %zext_ln44_9

]]></Node>
<StgValue><ssdm name="add_ln44_2"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="95" op_0_bw="95" op_1_bw="89" op_2_bw="6">
<![CDATA[
entry_ifconv:162 %shl_ln44_5 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %mul_ln44_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln44_5"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="102" op_0_bw="95">
<![CDATA[
entry_ifconv:163 %zext_ln44_12 = zext i95 %shl_ln44_5

]]></Node>
<StgValue><ssdm name="zext_ln44_12"/></StgValue>
</operation>

<operation id="161" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
entry_ifconv:164 %sub_ln44_2 = sub i102 %add_ln44_2, i102 %zext_ln44_12

]]></Node>
<StgValue><ssdm name="sub_ln44_2"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="92" op_0_bw="92" op_1_bw="102" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:165 %z4 = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 101

]]></Node>
<StgValue><ssdm name="z4"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="86" op_0_bw="86" op_1_bw="102" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:172 %tmp_8 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 95

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="102" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:177 %tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %sub_ln44_2, i32 96, i32 101

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="97" op_0_bw="6">
<![CDATA[
entry_ifconv:178 %zext_ln44_15 = zext i6 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln44_15"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="97" op_0_bw="92">
<![CDATA[
entry_ifconv:179 %zext_ln44_16 = zext i92 %z4

]]></Node>
<StgValue><ssdm name="zext_ln44_16"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
entry_ifconv:180 %mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15

]]></Node>
<StgValue><ssdm name="mul_ln44_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="168" st_id="25" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
entry_ifconv:180 %mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15

]]></Node>
<StgValue><ssdm name="mul_ln44_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="169" st_id="26" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
entry_ifconv:180 %mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15

]]></Node>
<StgValue><ssdm name="mul_ln44_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="170" st_id="27" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
entry_ifconv:180 %mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15

]]></Node>
<StgValue><ssdm name="mul_ln44_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="171" st_id="28" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
entry_ifconv:180 %mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15

]]></Node>
<StgValue><ssdm name="mul_ln44_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="172" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="109" op_0_bw="92">
<![CDATA[
entry_ifconv:170 %zext_ln40_2 = zext i92 %z4

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="173" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="110" op_0_bw="110" op_1_bw="1" op_2_bw="109">
<![CDATA[
entry_ifconv:171 %eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="eZ_2"/></StgValue>
</operation>

<operation id="174" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="120" op_0_bw="120" op_1_bw="86" op_2_bw="34">
<![CDATA[
entry_ifconv:173 %shl_ln44_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_8, i34 0

]]></Node>
<StgValue><ssdm name="shl_ln44_6"/></StgValue>
</operation>

<operation id="175" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="121" op_0_bw="120">
<![CDATA[
entry_ifconv:174 %zext_ln44_13 = zext i120 %shl_ln44_6

]]></Node>
<StgValue><ssdm name="zext_ln44_13"/></StgValue>
</operation>

<operation id="176" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="121" op_0_bw="110">
<![CDATA[
entry_ifconv:175 %zext_ln44_14 = zext i110 %eZ_2

]]></Node>
<StgValue><ssdm name="zext_ln44_14"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
entry_ifconv:176 %add_ln44_3 = add i121 %zext_ln44_13, i121 %zext_ln44_14

]]></Node>
<StgValue><ssdm name="add_ln44_3"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="108" op_0_bw="108" op_1_bw="97" op_2_bw="11">
<![CDATA[
entry_ifconv:181 %shl_ln44_7 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i97.i11, i97 %mul_ln44_3, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln44_7"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="121" op_0_bw="108">
<![CDATA[
entry_ifconv:182 %zext_ln44_17 = zext i108 %shl_ln44_7

]]></Node>
<StgValue><ssdm name="zext_ln44_17"/></StgValue>
</operation>

<operation id="180" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
entry_ifconv:183 %sub_ln44_3 = sub i121 %add_ln44_3, i121 %zext_ln44_17

]]></Node>
<StgValue><ssdm name="sub_ln44_3"/></StgValue>
</operation>

<operation id="181" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="87" op_0_bw="87" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:188 %tmp_10 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 120

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="182" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="81" op_0_bw="81" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:191 %tmp_11 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 114

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:196 %tmp_13 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %sub_ln44_3, i32 115, i32 120

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="184" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="92" op_0_bw="6">
<![CDATA[
entry_ifconv:197 %zext_ln44_20 = zext i6 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln44_20"/></StgValue>
</operation>

<operation id="185" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="92" op_0_bw="87">
<![CDATA[
entry_ifconv:198 %zext_ln44_21 = zext i87 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln44_21"/></StgValue>
</operation>

<operation id="186" st_id="30" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry_ifconv:199 %mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20

]]></Node>
<StgValue><ssdm name="mul_ln44_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="187" st_id="31" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry_ifconv:199 %mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20

]]></Node>
<StgValue><ssdm name="mul_ln44_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="188" st_id="32" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry_ifconv:199 %mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20

]]></Node>
<StgValue><ssdm name="mul_ln44_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="189" st_id="33" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry_ifconv:199 %mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20

]]></Node>
<StgValue><ssdm name="mul_ln44_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="190" st_id="34" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
entry_ifconv:199 %mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20

]]></Node>
<StgValue><ssdm name="mul_ln44_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="191" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="109" op_0_bw="87">
<![CDATA[
entry_ifconv:189 %zext_ln40_3 = zext i87 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="192" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="110" op_0_bw="110" op_1_bw="1" op_2_bw="109">
<![CDATA[
entry_ifconv:190 %eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="eZ_3"/></StgValue>
</operation>

<operation id="193" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="125" op_0_bw="125" op_1_bw="81" op_2_bw="44">
<![CDATA[
entry_ifconv:192 %shl_ln44_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_11, i44 0

]]></Node>
<StgValue><ssdm name="shl_ln44_8"/></StgValue>
</operation>

<operation id="194" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="126" op_0_bw="125">
<![CDATA[
entry_ifconv:193 %zext_ln44_18 = zext i125 %shl_ln44_8

]]></Node>
<StgValue><ssdm name="zext_ln44_18"/></StgValue>
</operation>

<operation id="195" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="126" op_0_bw="110">
<![CDATA[
entry_ifconv:194 %zext_ln44_19 = zext i110 %eZ_3

]]></Node>
<StgValue><ssdm name="zext_ln44_19"/></StgValue>
</operation>

<operation id="196" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
entry_ifconv:195 %add_ln44_4 = add i126 %zext_ln44_18, i126 %zext_ln44_19

]]></Node>
<StgValue><ssdm name="add_ln44_4"/></StgValue>
</operation>

<operation id="197" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="108" op_0_bw="108" op_1_bw="92" op_2_bw="16">
<![CDATA[
entry_ifconv:200 %shl_ln44_9 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i92.i16, i92 %mul_ln44_4, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln44_9"/></StgValue>
</operation>

<operation id="198" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="126" op_0_bw="108">
<![CDATA[
entry_ifconv:201 %zext_ln44_22 = zext i108 %shl_ln44_9

]]></Node>
<StgValue><ssdm name="zext_ln44_22"/></StgValue>
</operation>

<operation id="199" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
entry_ifconv:202 %sub_ln44_4 = sub i126 %add_ln44_4, i126 %zext_ln44_22

]]></Node>
<StgValue><ssdm name="sub_ln44_4"/></StgValue>
</operation>

<operation id="200" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="82" op_0_bw="82" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:207 %tmp_14 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 125

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="201" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="76" op_0_bw="76" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:210 %tmp_15 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 119

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="202" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:215 %tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %sub_ln44_4, i32 120, i32 125

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="203" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="87" op_0_bw="6">
<![CDATA[
entry_ifconv:216 %zext_ln44_25 = zext i6 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln44_25"/></StgValue>
</operation>

<operation id="204" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="87" op_0_bw="82">
<![CDATA[
entry_ifconv:217 %zext_ln44_26 = zext i82 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln44_26"/></StgValue>
</operation>

<operation id="205" st_id="36" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
entry_ifconv:218 %mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25

]]></Node>
<StgValue><ssdm name="mul_ln44_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="206" st_id="37" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
entry_ifconv:218 %mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25

]]></Node>
<StgValue><ssdm name="mul_ln44_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="207" st_id="38" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
entry_ifconv:218 %mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25

]]></Node>
<StgValue><ssdm name="mul_ln44_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="208" st_id="39" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
entry_ifconv:218 %mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25

]]></Node>
<StgValue><ssdm name="mul_ln44_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="209" st_id="40" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
entry_ifconv:218 %mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25

]]></Node>
<StgValue><ssdm name="mul_ln44_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="210" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="109" op_0_bw="82">
<![CDATA[
entry_ifconv:208 %zext_ln40_4 = zext i82 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="211" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="110" op_0_bw="110" op_1_bw="1" op_2_bw="109">
<![CDATA[
entry_ifconv:209 %eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="eZ_4"/></StgValue>
</operation>

<operation id="212" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="130" op_0_bw="130" op_1_bw="76" op_2_bw="54">
<![CDATA[
entry_ifconv:211 %shl_ln44_s = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_15, i54 0

]]></Node>
<StgValue><ssdm name="shl_ln44_s"/></StgValue>
</operation>

<operation id="213" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="131" op_0_bw="130">
<![CDATA[
entry_ifconv:212 %zext_ln44_23 = zext i130 %shl_ln44_s

]]></Node>
<StgValue><ssdm name="zext_ln44_23"/></StgValue>
</operation>

<operation id="214" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="131" op_0_bw="110">
<![CDATA[
entry_ifconv:213 %zext_ln44_24 = zext i110 %eZ_4

]]></Node>
<StgValue><ssdm name="zext_ln44_24"/></StgValue>
</operation>

<operation id="215" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:214 %add_ln44_5 = add i131 %zext_ln44_23, i131 %zext_ln44_24

]]></Node>
<StgValue><ssdm name="add_ln44_5"/></StgValue>
</operation>

<operation id="216" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="108" op_0_bw="108" op_1_bw="87" op_2_bw="21">
<![CDATA[
entry_ifconv:219 %shl_ln44_3 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i87.i21, i87 %mul_ln44_5, i21 0

]]></Node>
<StgValue><ssdm name="shl_ln44_3"/></StgValue>
</operation>

<operation id="217" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="131" op_0_bw="108">
<![CDATA[
entry_ifconv:220 %zext_ln44_27 = zext i108 %shl_ln44_3

]]></Node>
<StgValue><ssdm name="zext_ln44_27"/></StgValue>
</operation>

<operation id="218" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:221 %sub_ln44_5 = sub i131 %add_ln44_5, i131 %zext_ln44_27

]]></Node>
<StgValue><ssdm name="sub_ln44_5"/></StgValue>
</operation>

<operation id="219" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="77" op_0_bw="77" op_1_bw="131" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:226 %tmp_17 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 130

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="220" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="71" op_0_bw="71" op_1_bw="131" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:229 %tmp_18 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 124

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="221" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="6" op_1_bw="131" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:234 %tmp_19 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %sub_ln44_5, i32 125, i32 130

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="222" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="82" op_0_bw="6">
<![CDATA[
entry_ifconv:235 %zext_ln44_30 = zext i6 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln44_30"/></StgValue>
</operation>

<operation id="223" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="82" op_0_bw="77">
<![CDATA[
entry_ifconv:236 %zext_ln44_31 = zext i77 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln44_31"/></StgValue>
</operation>

<operation id="224" st_id="42" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
entry_ifconv:237 %mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30

]]></Node>
<StgValue><ssdm name="mul_ln44_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="225" st_id="43" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
entry_ifconv:237 %mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30

]]></Node>
<StgValue><ssdm name="mul_ln44_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="226" st_id="44" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
entry_ifconv:237 %mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30

]]></Node>
<StgValue><ssdm name="mul_ln44_6"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="227" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:10 %zext_ln486 = zext i11 %bs_exp

]]></Node>
<StgValue><ssdm name="zext_ln486"/></StgValue>
</operation>

<operation id="228" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:11 %b_exp = add i12 %zext_ln486, i12 3073

]]></Node>
<StgValue><ssdm name="b_exp"/></StgValue>
</operation>

<operation id="229" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:15 %icmp_ln340 = icmp_eq  i12 %b_exp, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln340"/></StgValue>
</operation>

<operation id="230" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:17 %x_is_1 = and i1 %icmp_ln340, i1 %icmp_ln340_1

]]></Node>
<StgValue><ssdm name="x_is_1"/></StgValue>
</operation>

<operation id="231" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:27 %icmp_ln18_3 = icmp_eq  i11 %bs_exp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_3"/></StgValue>
</operation>

<operation id="232" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:30 %x_is_0 = icmp_eq  i11 %bs_exp, i11 0

]]></Node>
<StgValue><ssdm name="x_is_0"/></StgValue>
</operation>

<operation id="233" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry_ifconv:58 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %b_exp, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="234" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:97 %b_exp_1 = add i12 %zext_ln486, i12 3074

]]></Node>
<StgValue><ssdm name="b_exp_1"/></StgValue>
</operation>

<operation id="235" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:99 %b_exp_2 = select i1 %tmp_5, i12 %b_exp_1, i12 %b_exp

]]></Node>
<StgValue><ssdm name="b_exp_2"/></StgValue>
</operation>

<operation id="236" st_id="45" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
entry_ifconv:237 %mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30

]]></Node>
<StgValue><ssdm name="mul_ln44_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="237" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="90" op_0_bw="12">
<![CDATA[
entry_ifconv:100 %sext_ln494 = sext i12 %b_exp_2

]]></Node>
<StgValue><ssdm name="sext_ln494"/></StgValue>
</operation>

<operation id="238" st_id="46" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="90" op_0_bw="90" op_1_bw="90">
<![CDATA[
entry_ifconv:101 %Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953

]]></Node>
<StgValue><ssdm name="Elog2"/></StgValue>
</operation>

<operation id="239" st_id="46" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
entry_ifconv:237 %mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30

]]></Node>
<StgValue><ssdm name="mul_ln44_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="240" st_id="47" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="90" op_0_bw="90" op_1_bw="90">
<![CDATA[
entry_ifconv:101 %Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953

]]></Node>
<StgValue><ssdm name="Elog2"/></StgValue>
</operation>

<operation id="241" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:184 %zext_ln46_3 = zext i6 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln46_3"/></StgValue>
</operation>

<operation id="242" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="92" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:185 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i64 0, i64 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr"/></StgValue>
</operation>

<operation id="243" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="92" op_0_bw="6">
<![CDATA[
entry_ifconv:186 %logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_3"/></StgValue>
</operation>

<operation id="244" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:203 %zext_ln46_4 = zext i6 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln46_4"/></StgValue>
</operation>

<operation id="245" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="87" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:204 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr"/></StgValue>
</operation>

<operation id="246" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="87" op_0_bw="6">
<![CDATA[
entry_ifconv:205 %logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_4"/></StgValue>
</operation>

<operation id="247" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:222 %zext_ln46_5 = zext i6 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln46_5"/></StgValue>
</operation>

<operation id="248" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="82" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:223 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr"/></StgValue>
</operation>

<operation id="249" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="82" op_0_bw="6">
<![CDATA[
entry_ifconv:224 %logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_5"/></StgValue>
</operation>

<operation id="250" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="109" op_0_bw="77">
<![CDATA[
entry_ifconv:227 %zext_ln40_5 = zext i77 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="251" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="110" op_0_bw="110" op_1_bw="1" op_2_bw="109">
<![CDATA[
entry_ifconv:228 %eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="eZ_5"/></StgValue>
</operation>

<operation id="252" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="135" op_0_bw="135" op_1_bw="71" op_2_bw="64">
<![CDATA[
entry_ifconv:230 %shl_ln44_10 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln44_10"/></StgValue>
</operation>

<operation id="253" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="136" op_0_bw="135">
<![CDATA[
entry_ifconv:231 %zext_ln44_28 = zext i135 %shl_ln44_10

]]></Node>
<StgValue><ssdm name="zext_ln44_28"/></StgValue>
</operation>

<operation id="254" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="136" op_0_bw="110">
<![CDATA[
entry_ifconv:232 %zext_ln44_29 = zext i110 %eZ_5

]]></Node>
<StgValue><ssdm name="zext_ln44_29"/></StgValue>
</operation>

<operation id="255" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
entry_ifconv:233 %add_ln44_6 = add i136 %zext_ln44_28, i136 %zext_ln44_29

]]></Node>
<StgValue><ssdm name="add_ln44_6"/></StgValue>
</operation>

<operation id="256" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="108" op_0_bw="108" op_1_bw="82" op_2_bw="26">
<![CDATA[
entry_ifconv:238 %shl_ln44_11 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i82.i26, i82 %mul_ln44_6, i26 0

]]></Node>
<StgValue><ssdm name="shl_ln44_11"/></StgValue>
</operation>

<operation id="257" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="136" op_0_bw="108">
<![CDATA[
entry_ifconv:239 %zext_ln44_32 = zext i108 %shl_ln44_11

]]></Node>
<StgValue><ssdm name="zext_ln44_32"/></StgValue>
</operation>

<operation id="258" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
entry_ifconv:240 %sub_ln44_6 = sub i136 %add_ln44_6, i136 %zext_ln44_32

]]></Node>
<StgValue><ssdm name="sub_ln44_6"/></StgValue>
</operation>

<operation id="259" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:241 %zext_ln46_6 = zext i6 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln46_6"/></StgValue>
</operation>

<operation id="260" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="77" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:242 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i64 0, i64 %zext_ln46_6

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr"/></StgValue>
</operation>

<operation id="261" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="77" op_0_bw="6">
<![CDATA[
entry_ifconv:243 %logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_6"/></StgValue>
</operation>

<operation id="262" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="72" op_0_bw="72" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:255 %tmp_20 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %sub_ln44_6, i32 64, i32 135

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="263" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="40" op_0_bw="40" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:256 %tmp_21 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %sub_ln44_6, i32 96, i32 135

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="264" st_id="48" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="90" op_0_bw="90" op_1_bw="90">
<![CDATA[
entry_ifconv:101 %Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953

]]></Node>
<StgValue><ssdm name="Elog2"/></StgValue>
</operation>

<operation id="265" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="109" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:105 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln502

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr"/></StgValue>
</operation>

<operation id="266" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="109" op_0_bw="6">
<![CDATA[
entry_ifconv:106 %log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr

]]></Node>
<StgValue><ssdm name="log_sum"/></StgValue>
</operation>

<operation id="267" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="4">
<![CDATA[
entry_ifconv:128 %zext_ln46 = zext i4 %a

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="268" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="105" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:129 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr"/></StgValue>
</operation>

<operation id="269" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="105" op_0_bw="4">
<![CDATA[
entry_ifconv:130 %logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr

]]></Node>
<StgValue><ssdm name="logn"/></StgValue>
</operation>

<operation id="270" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:147 %zext_ln46_1 = zext i6 %a_1

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="271" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="102" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:148 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr"/></StgValue>
</operation>

<operation id="272" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="102" op_0_bw="6">
<![CDATA[
entry_ifconv:149 %logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_1"/></StgValue>
</operation>

<operation id="273" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:166 %zext_ln46_2 = zext i6 %a_2

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="274" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="97" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:167 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr"/></StgValue>
</operation>

<operation id="275" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="97" op_0_bw="6">
<![CDATA[
entry_ifconv:168 %logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_2"/></StgValue>
</operation>

<operation id="276" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="92" op_0_bw="6">
<![CDATA[
entry_ifconv:186 %logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_3"/></StgValue>
</operation>

<operation id="277" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="87" op_0_bw="6">
<![CDATA[
entry_ifconv:205 %logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_4"/></StgValue>
</operation>

<operation id="278" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="82" op_0_bw="6">
<![CDATA[
entry_ifconv:224 %logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_5"/></StgValue>
</operation>

<operation id="279" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="83" op_0_bw="82">
<![CDATA[
entry_ifconv:225 %zext_ln194_5 = zext i82 %logn_5

]]></Node>
<StgValue><ssdm name="zext_ln194_5"/></StgValue>
</operation>

<operation id="280" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="77" op_0_bw="6">
<![CDATA[
entry_ifconv:243 %logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_6"/></StgValue>
</operation>

<operation id="281" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="83" op_0_bw="77">
<![CDATA[
entry_ifconv:244 %zext_ln194_6 = zext i77 %logn_6

]]></Node>
<StgValue><ssdm name="zext_ln194_6"/></StgValue>
</operation>

<operation id="282" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
entry_ifconv:250 %add_ln209_4 = add i83 %zext_ln194_5, i83 %zext_ln194_6

]]></Node>
<StgValue><ssdm name="add_ln209_4"/></StgValue>
</operation>

<operation id="283" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="79" op_0_bw="40">
<![CDATA[
entry_ifconv:257 %zext_ln522 = zext i40 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln522"/></StgValue>
</operation>

<operation id="284" st_id="48" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:258 %mul_ln522 = mul i79 %zext_ln522, i79 %zext_ln522

]]></Node>
<StgValue><ssdm name="mul_ln522"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="285" st_id="49" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="90" op_0_bw="90" op_1_bw="90">
<![CDATA[
entry_ifconv:101 %Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953

]]></Node>
<StgValue><ssdm name="Elog2"/></StgValue>
</operation>

<operation id="286" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="109" op_0_bw="6">
<![CDATA[
entry_ifconv:106 %log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr

]]></Node>
<StgValue><ssdm name="log_sum"/></StgValue>
</operation>

<operation id="287" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="105" op_0_bw="4">
<![CDATA[
entry_ifconv:130 %logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr

]]></Node>
<StgValue><ssdm name="logn"/></StgValue>
</operation>

<operation id="288" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="109" op_0_bw="105">
<![CDATA[
entry_ifconv:131 %zext_ln194 = zext i105 %logn

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="289" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="102" op_0_bw="6">
<![CDATA[
entry_ifconv:149 %logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_1"/></StgValue>
</operation>

<operation id="290" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="103" op_0_bw="102">
<![CDATA[
entry_ifconv:150 %zext_ln194_1 = zext i102 %logn_1

]]></Node>
<StgValue><ssdm name="zext_ln194_1"/></StgValue>
</operation>

<operation id="291" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="97" op_0_bw="6">
<![CDATA[
entry_ifconv:168 %logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_2"/></StgValue>
</operation>

<operation id="292" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="103" op_0_bw="97">
<![CDATA[
entry_ifconv:169 %zext_ln194_2 = zext i97 %logn_2

]]></Node>
<StgValue><ssdm name="zext_ln194_2"/></StgValue>
</operation>

<operation id="293" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="93" op_0_bw="92">
<![CDATA[
entry_ifconv:187 %zext_ln194_3 = zext i92 %logn_3

]]></Node>
<StgValue><ssdm name="zext_ln194_3"/></StgValue>
</operation>

<operation id="294" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="93" op_0_bw="87">
<![CDATA[
entry_ifconv:206 %zext_ln194_4 = zext i87 %logn_4

]]></Node>
<StgValue><ssdm name="zext_ln194_4"/></StgValue>
</operation>

<operation id="295" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="109" op_0_bw="109" op_1_bw="109">
<![CDATA[
entry_ifconv:245 %add_ln209 = add i109 %zext_ln194, i109 %log_sum

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="296" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="103" op_0_bw="103" op_1_bw="103">
<![CDATA[
entry_ifconv:246 %add_ln209_1 = add i103 %zext_ln194_1, i103 %zext_ln194_2

]]></Node>
<StgValue><ssdm name="add_ln209_1"/></StgValue>
</operation>

<operation id="297" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:249 %add_ln209_3 = add i93 %zext_ln194_3, i93 %zext_ln194_4

]]></Node>
<StgValue><ssdm name="add_ln209_3"/></StgValue>
</operation>

<operation id="298" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="93" op_0_bw="83">
<![CDATA[
entry_ifconv:251 %zext_ln209_1 = zext i83 %add_ln209_4

]]></Node>
<StgValue><ssdm name="zext_ln209_1"/></StgValue>
</operation>

<operation id="299" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:252 %add_ln209_5 = add i93 %zext_ln209_1, i93 %add_ln209_3

]]></Node>
<StgValue><ssdm name="add_ln209_5"/></StgValue>
</operation>

<operation id="300" st_id="49" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:258 %mul_ln522 = mul i79 %zext_ln522, i79 %zext_ln522

]]></Node>
<StgValue><ssdm name="mul_ln522"/></StgValue>
</operation>

<operation id="301" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="78" op_0_bw="78" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:259 %lshr_ln = partselect i78 @_ssdm_op_PartSelect.i78.i79.i32.i32, i79 %mul_ln522, i32 1, i32 78

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="302" st_id="50" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="90" op_0_bw="90" op_1_bw="90">
<![CDATA[
entry_ifconv:101 %Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953

]]></Node>
<StgValue><ssdm name="Elog2"/></StgValue>
</operation>

<operation id="303" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="109" op_0_bw="103">
<![CDATA[
entry_ifconv:247 %zext_ln209 = zext i103 %add_ln209_1

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="304" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="109" op_0_bw="109" op_1_bw="109">
<![CDATA[
entry_ifconv:248 %add_ln209_2 = add i109 %zext_ln209, i109 %add_ln209

]]></Node>
<StgValue><ssdm name="add_ln209_2"/></StgValue>
</operation>

<operation id="305" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="109" op_0_bw="93">
<![CDATA[
entry_ifconv:253 %zext_ln209_2 = zext i93 %add_ln209_5

]]></Node>
<StgValue><ssdm name="zext_ln209_2"/></StgValue>
</operation>

<operation id="306" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="109" op_0_bw="109" op_1_bw="109">
<![CDATA[
entry_ifconv:254 %log_sum_1 = add i109 %zext_ln209_2, i109 %add_ln209_2

]]></Node>
<StgValue><ssdm name="log_sum_1"/></StgValue>
</operation>

<operation id="307" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="117" op_0_bw="117" op_1_bw="72" op_2_bw="45">
<![CDATA[
entry_ifconv:260 %shl_ln1 = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_20, i45 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="308" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="117" op_0_bw="78">
<![CDATA[
entry_ifconv:261 %zext_ln522_1 = zext i78 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln522_1"/></StgValue>
</operation>

<operation id="309" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="117" op_0_bw="117" op_1_bw="117">
<![CDATA[
entry_ifconv:262 %sub_ln522 = sub i117 %shl_ln1, i117 %zext_ln522_1

]]></Node>
<StgValue><ssdm name="sub_ln522"/></StgValue>
</operation>

<operation id="310" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="72" op_0_bw="72" op_1_bw="117" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:263 %lshr_ln522_1 = partselect i72 @_ssdm_op_PartSelect.i72.i117.i32.i32, i117 %sub_ln522, i32 45, i32 116

]]></Node>
<StgValue><ssdm name="lshr_ln522_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="311" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:6 %data_1 = bitcast i64 %exp_read

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="312" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:7 %es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63

]]></Node>
<StgValue><ssdm name="es_sign"/></StgValue>
</operation>

<operation id="313" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:8 %es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data_1, i32 52

]]></Node>
<StgValue><ssdm name="es_exp"/></StgValue>
</operation>

<operation id="314" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:9 %es_sig = trunc i64 %data_1

]]></Node>
<StgValue><ssdm name="es_sig"/></StgValue>
</operation>

<operation id="315" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:12 %zext_ln486_1 = zext i11 %es_exp

]]></Node>
<StgValue><ssdm name="zext_ln486_1"/></StgValue>
</operation>

<operation id="316" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:14 %y_is_0 = icmp_eq  i11 %es_exp, i11 0

]]></Node>
<StgValue><ssdm name="y_is_0"/></StgValue>
</operation>

<operation id="317" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:19 %xor_ln341 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln341"/></StgValue>
</operation>

<operation id="318" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %x_is_p1 = and i1 %x_is_1, i1 %xor_ln341

]]></Node>
<StgValue><ssdm name="x_is_p1"/></StgValue>
</operation>

<operation id="319" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:21 %x_is_n1 = and i1 %x_is_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="x_is_n1"/></StgValue>
</operation>

<operation id="320" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:22 %icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="321" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:23 %icmp_ln18_1 = icmp_eq  i52 %es_sig, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="322" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:24 %y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1

]]></Node>
<StgValue><ssdm name="y_is_inf"/></StgValue>
</operation>

<operation id="323" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:25 %icmp_ln18_2 = icmp_ne  i52 %es_sig, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_2"/></StgValue>
</operation>

<operation id="324" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %x_is_inf = and i1 %icmp_ln18_3, i1 %icmp_ln340_1

]]></Node>
<StgValue><ssdm name="x_is_inf"/></StgValue>
</operation>

<operation id="325" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:32 %or_ln357 = or i1 %x_is_0, i1 %x_is_inf

]]></Node>
<StgValue><ssdm name="or_ln357"/></StgValue>
</operation>

<operation id="326" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:33 %xor_ln357 = xor i1 %or_ln357, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln357"/></StgValue>
</operation>

<operation id="327" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:34 %x_is_neg = and i1 %tmp, i1 %xor_ln357

]]></Node>
<StgValue><ssdm name="x_is_neg"/></StgValue>
</operation>

<operation id="328" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:37 %es_exp_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_1, i32 52, i32 57

]]></Node>
<StgValue><ssdm name="es_exp_cast"/></StgValue>
</operation>

<operation id="329" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:38 %add_ln373 = add i6 %es_exp_cast, i6 1

]]></Node>
<StgValue><ssdm name="add_ln373"/></StgValue>
</operation>

<operation id="330" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="52" op_0_bw="6">
<![CDATA[
entry_ifconv:39 %zext_ln373 = zext i6 %add_ln373

]]></Node>
<StgValue><ssdm name="zext_ln373"/></StgValue>
</operation>

<operation id="331" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:40 %lshr_ln373 = lshr i52 4503599627370495, i52 %zext_ln373

]]></Node>
<StgValue><ssdm name="lshr_ln373"/></StgValue>
</operation>

<operation id="332" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:41 %and_ln373_1 = and i52 %es_sig, i52 %lshr_ln373

]]></Node>
<StgValue><ssdm name="and_ln373_1"/></StgValue>
</operation>

<operation id="333" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:42 %icmp_ln373 = icmp_eq  i52 %and_ln373_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln373"/></StgValue>
</operation>

<operation id="334" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:47 %and_ln378 = and i1 %x_is_n1, i1 %y_is_inf

]]></Node>
<StgValue><ssdm name="and_ln378"/></StgValue>
</operation>

<operation id="335" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:48 %or_ln378 = or i1 %x_is_p1, i1 %and_ln378

]]></Node>
<StgValue><ssdm name="or_ln378"/></StgValue>
</operation>

<operation id="336" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:49 %or_ln378_1 = or i1 %or_ln378, i1 %y_is_0

]]></Node>
<StgValue><ssdm name="or_ln378_1"/></StgValue>
</operation>

<operation id="337" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:55 %y_is_pos = xor i1 %es_sign, i1 1

]]></Node>
<StgValue><ssdm name="y_is_pos"/></StgValue>
</operation>

<operation id="338" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %y_is_pinf = and i1 %y_is_inf, i1 %y_is_pos

]]></Node>
<StgValue><ssdm name="y_is_pinf"/></StgValue>
</operation>

<operation id="339" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:57 %y_is_ninf = and i1 %y_is_inf, i1 %es_sign

]]></Node>
<StgValue><ssdm name="y_is_ninf"/></StgValue>
</operation>

<operation id="340" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:59 %x_abs_greater_1 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="x_abs_greater_1"/></StgValue>
</operation>

<operation id="341" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:63 %sub_ln422 = sub i12 1075, i12 %zext_ln486_1

]]></Node>
<StgValue><ssdm name="sub_ln422"/></StgValue>
</operation>

<operation id="342" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:64 %sext_ln422 = sext i12 %sub_ln422

]]></Node>
<StgValue><ssdm name="sext_ln422"/></StgValue>
</operation>

<operation id="343" st_id="51" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry_ifconv:65 %y_is_odd = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %es_sig, i32 %sext_ln422

]]></Node>
<StgValue><ssdm name="y_is_odd"/></StgValue>
</operation>

<operation id="344" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:74 %and_ln431 = and i1 %y_is_pinf, i1 %x_abs_greater_1

]]></Node>
<StgValue><ssdm name="and_ln431"/></StgValue>
</operation>

<operation id="345" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:75 %and_ln431_1 = and i1 %tmp_2, i1 %y_is_ninf

]]></Node>
<StgValue><ssdm name="and_ln431_1"/></StgValue>
</operation>

<operation id="346" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:76 %and_ln431_2 = and i1 %x_is_inf, i1 %y_is_pos

]]></Node>
<StgValue><ssdm name="and_ln431_2"/></StgValue>
</operation>

<operation id="347" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:77 %and_ln431_3 = and i1 %x_is_0, i1 %es_sign

]]></Node>
<StgValue><ssdm name="and_ln431_3"/></StgValue>
</operation>

<operation id="348" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:78 %or_ln431 = or i1 %and_ln431_2, i1 %and_ln431

]]></Node>
<StgValue><ssdm name="or_ln431"/></StgValue>
</operation>

<operation id="349" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:79 %or_ln431_1 = or i1 %or_ln431, i1 %and_ln431_3

]]></Node>
<StgValue><ssdm name="or_ln431_1"/></StgValue>
</operation>

<operation id="350" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:80 %or_ln431_2 = or i1 %or_ln431_1, i1 %and_ln431_1

]]></Node>
<StgValue><ssdm name="or_ln431_2"/></StgValue>
</operation>

<operation id="351" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %and_ln438 = and i1 %tmp_2, i1 %y_is_pinf

]]></Node>
<StgValue><ssdm name="and_ln438"/></StgValue>
</operation>

<operation id="352" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:83 %and_ln438_1 = and i1 %y_is_ninf, i1 %x_abs_greater_1

]]></Node>
<StgValue><ssdm name="and_ln438_1"/></StgValue>
</operation>

<operation id="353" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84 %and_ln438_2 = and i1 %x_is_0, i1 %y_is_pos

]]></Node>
<StgValue><ssdm name="and_ln438_2"/></StgValue>
</operation>

<operation id="354" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %and_ln438_3 = and i1 %x_is_inf, i1 %es_sign

]]></Node>
<StgValue><ssdm name="and_ln438_3"/></StgValue>
</operation>

<operation id="355" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %or_ln438 = or i1 %and_ln438_2, i1 %and_ln438_1

]]></Node>
<StgValue><ssdm name="or_ln438"/></StgValue>
</operation>

<operation id="356" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %or_ln438_1 = or i1 %or_ln438, i1 %and_ln438_3

]]></Node>
<StgValue><ssdm name="or_ln438_1"/></StgValue>
</operation>

<operation id="357" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:88 %or_ln438_2 = or i1 %or_ln438_1, i1 %and_ln438

]]></Node>
<StgValue><ssdm name="or_ln438_2"/></StgValue>
</operation>

<operation id="358" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="120" op_0_bw="120" op_1_bw="90" op_2_bw="30">
<![CDATA[
entry_ifconv:264 %shl_ln2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2, i30 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="359" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="121" op_0_bw="120">
<![CDATA[
entry_ifconv:265 %sext_ln525 = sext i120 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln525"/></StgValue>
</operation>

<operation id="360" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="121" op_0_bw="109">
<![CDATA[
entry_ifconv:266 %sext_ln525_1 = sext i109 %log_sum_1

]]></Node>
<StgValue><ssdm name="sext_ln525_1"/></StgValue>
</operation>

<operation id="361" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
entry_ifconv:267 %add_ln525 = add i121 %sext_ln525, i121 %sext_ln525_1

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="362" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="121" op_0_bw="72">
<![CDATA[
entry_ifconv:268 %zext_ln525 = zext i72 %lshr_ln522_1

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="363" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
entry_ifconv:269 %add_ln525_1 = add i121 %add_ln525, i121 %zext_ln525

]]></Node>
<StgValue><ssdm name="add_ln525_1"/></StgValue>
</operation>

<operation id="364" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="78" op_0_bw="78" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:270 %log_base = partselect i78 @_ssdm_op_PartSelect.i78.i121.i32.i32, i121 %add_ln525_1, i32 43, i32 120

]]></Node>
<StgValue><ssdm name="log_base"/></StgValue>
</operation>

<operation id="365" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:271 %e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig

]]></Node>
<StgValue><ssdm name="e_frac"/></StgValue>
</operation>

<operation id="366" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:272 %zext_ln532 = zext i53 %e_frac

]]></Node>
<StgValue><ssdm name="zext_ln532"/></StgValue>
</operation>

<operation id="367" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:273 %e_frac_1 = sub i54 0, i54 %zext_ln532

]]></Node>
<StgValue><ssdm name="e_frac_1"/></StgValue>
</operation>

<operation id="368" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:274 %e_frac_2 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln532

]]></Node>
<StgValue><ssdm name="e_frac_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="369" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:13 %m_exp = add i12 %zext_ln486_1, i12 3073

]]></Node>
<StgValue><ssdm name="m_exp"/></StgValue>
</operation>

<operation id="370" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:26 %y_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_2

]]></Node>
<StgValue><ssdm name="y_is_NaN"/></StgValue>
</operation>

<operation id="371" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %x_is_NaN = and i1 %icmp_ln18_3, i1 %icmp_ln18_4

]]></Node>
<StgValue><ssdm name="x_is_NaN"/></StgValue>
</operation>

<operation id="372" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:35 %icmp_ln372 = icmp_sgt  i12 %m_exp, i12 51

]]></Node>
<StgValue><ssdm name="icmp_ln372"/></StgValue>
</operation>

<operation id="373" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry_ifconv:36 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="374" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:43 %or_ln373 = or i1 %tmp_1, i1 %icmp_ln372

]]></Node>
<StgValue><ssdm name="or_ln373"/></StgValue>
</operation>

<operation id="375" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:44 %xor_ln373 = xor i1 %or_ln373, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln373"/></StgValue>
</operation>

<operation id="376" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:45 %sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln372, i1 %xor_ln373

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="377" st_id="52" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
entry_ifconv:46 %y_is_int = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %icmp_ln373, i2 0, i1 0, i1 0, i2 %sel_tmp3

]]></Node>
<StgValue><ssdm name="y_is_int"/></StgValue>
</operation>

<operation id="378" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:50 %or_ln386 = or i1 %y_is_inf, i1 %y_is_int

]]></Node>
<StgValue><ssdm name="or_ln386"/></StgValue>
</operation>

<operation id="379" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:51 %xor_ln386 = xor i1 %or_ln386, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln386"/></StgValue>
</operation>

<operation id="380" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:52 %and_ln386 = and i1 %x_is_neg, i1 %xor_ln386

]]></Node>
<StgValue><ssdm name="and_ln386"/></StgValue>
</operation>

<operation id="381" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:53 %or_ln386_1 = or i1 %x_is_NaN, i1 %and_ln386

]]></Node>
<StgValue><ssdm name="or_ln386_1"/></StgValue>
</operation>

<operation id="382" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:54 %or_ln386_2 = or i1 %or_ln386_1, i1 %y_is_NaN

]]></Node>
<StgValue><ssdm name="or_ln386_2"/></StgValue>
</operation>

<operation id="383" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="131" op_0_bw="78">
<![CDATA[
entry_ifconv:275 %sext_ln539 = sext i78 %log_base

]]></Node>
<StgValue><ssdm name="sext_ln539"/></StgValue>
</operation>

<operation id="384" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="131" op_0_bw="54">
<![CDATA[
entry_ifconv:276 %sext_ln539_1 = sext i54 %e_frac_2

]]></Node>
<StgValue><ssdm name="sext_ln539_1"/></StgValue>
</operation>

<operation id="385" st_id="52" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:277 %m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1

]]></Node>
<StgValue><ssdm name="m_frac_l"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="386" st_id="53" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:277 %m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1

]]></Node>
<StgValue><ssdm name="m_frac_l"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="387" st_id="54" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:277 %m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1

]]></Node>
<StgValue><ssdm name="m_frac_l"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="388" st_id="55" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:277 %m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1

]]></Node>
<StgValue><ssdm name="m_frac_l"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="389" st_id="56" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:277 %m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1

]]></Node>
<StgValue><ssdm name="m_frac_l"/></StgValue>
</operation>

<operation id="390" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:278 %sub_ln545 = sub i11 1023, i11 %es_exp

]]></Node>
<StgValue><ssdm name="sub_ln545"/></StgValue>
</operation>

<operation id="391" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:279 %sext_ln545 = sext i11 %sub_ln545

]]></Node>
<StgValue><ssdm name="sext_ln545"/></StgValue>
</operation>

<operation id="392" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
entry_ifconv:297 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln545, i32 10

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="393" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:298 %select_ln553 = select i1 %tmp_22, i12 %m_exp, i12 %sext_ln545

]]></Node>
<StgValue><ssdm name="select_ln553"/></StgValue>
</operation>

<operation id="394" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="131" op_2_bw="32">
<![CDATA[
entry_ifconv:387 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %m_frac_l, i32 130

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="395" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:60 %icmp_ln421 = icmp_eq  i12 %m_exp, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln421"/></StgValue>
</operation>

<operation id="396" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:61 %icmp_ln422 = icmp_sgt  i12 %m_exp, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln422"/></StgValue>
</operation>

<operation id="397" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:62 %icmp_ln422_1 = icmp_slt  i12 %m_exp, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln422_1"/></StgValue>
</operation>

<operation id="398" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:66 %xor_ln421 = xor i1 %icmp_ln421, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln421"/></StgValue>
</operation>

<operation id="399" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %and_ln422 = and i1 %icmp_ln422_1, i1 %xor_ln421

]]></Node>
<StgValue><ssdm name="and_ln422"/></StgValue>
</operation>

<operation id="400" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:68 %and_ln422_1 = and i1 %and_ln422, i1 %icmp_ln422

]]></Node>
<StgValue><ssdm name="and_ln422_1"/></StgValue>
</operation>

<operation id="401" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:69 %sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln421, i1 %and_ln422_1

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="402" st_id="57" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
entry_ifconv:70 %y_is_odd_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %y_is_odd, i2 0, i1 0, i1 0, i2 %sel_tmp7

]]></Node>
<StgValue><ssdm name="y_is_odd_1"/></StgValue>
</operation>

<operation id="403" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:71 %r_sign = and i1 %x_is_neg, i1 %y_is_odd_1

]]></Node>
<StgValue><ssdm name="r_sign"/></StgValue>
</operation>

<operation id="404" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:280 %select_ln545 = select i1 %tmp_1, i12 %sext_ln545, i12 %m_exp

]]></Node>
<StgValue><ssdm name="select_ln545"/></StgValue>
</operation>

<operation id="405" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:281 %sext_ln545_1 = sext i12 %select_ln545

]]></Node>
<StgValue><ssdm name="sext_ln545_1"/></StgValue>
</operation>

<operation id="406" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="131" op_0_bw="32">
<![CDATA[
entry_ifconv:282 %zext_ln545 = zext i32 %sext_ln545_1

]]></Node>
<StgValue><ssdm name="zext_ln545"/></StgValue>
</operation>

<operation id="407" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:283 %ashr_ln545 = ashr i131 %m_frac_l, i131 %zext_ln545

]]></Node>
<StgValue><ssdm name="ashr_ln545"/></StgValue>
</operation>

<operation id="408" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:284 %shl_ln545 = shl i131 %m_frac_l, i131 %zext_ln545

]]></Node>
<StgValue><ssdm name="shl_ln545"/></StgValue>
</operation>

<operation id="409" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="130" op_0_bw="131">
<![CDATA[
entry_ifconv:285 %trunc_ln545 = trunc i131 %ashr_ln545

]]></Node>
<StgValue><ssdm name="trunc_ln545"/></StgValue>
</operation>

<operation id="410" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="130" op_0_bw="131">
<![CDATA[
entry_ifconv:286 %trunc_ln545_1 = trunc i131 %shl_ln545

]]></Node>
<StgValue><ssdm name="trunc_ln545_1"/></StgValue>
</operation>

<operation id="411" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="130" op_0_bw="1" op_1_bw="130" op_2_bw="130">
<![CDATA[
entry_ifconv:287 %m_fix_l = select i1 %tmp_1, i130 %trunc_ln545, i130 %trunc_ln545_1

]]></Node>
<StgValue><ssdm name="m_fix_l"/></StgValue>
</operation>

<operation id="412" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:294 %sext_ln552 = sext i12 %m_exp

]]></Node>
<StgValue><ssdm name="sext_ln552"/></StgValue>
</operation>

<operation id="413" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="131" op_0_bw="32">
<![CDATA[
entry_ifconv:295 %zext_ln552 = zext i32 %sext_ln552

]]></Node>
<StgValue><ssdm name="zext_ln552"/></StgValue>
</operation>

<operation id="414" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:296 %shl_ln552 = shl i131 %m_frac_l, i131 %zext_ln552

]]></Node>
<StgValue><ssdm name="shl_ln552"/></StgValue>
</operation>

<operation id="415" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:299 %sext_ln553 = sext i12 %select_ln553

]]></Node>
<StgValue><ssdm name="sext_ln553"/></StgValue>
</operation>

<operation id="416" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="131" op_0_bw="32">
<![CDATA[
entry_ifconv:300 %zext_ln553 = zext i32 %sext_ln553

]]></Node>
<StgValue><ssdm name="zext_ln553"/></StgValue>
</operation>

<operation id="417" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:301 %shl_ln553 = shl i131 %m_frac_l, i131 %zext_ln553

]]></Node>
<StgValue><ssdm name="shl_ln553"/></StgValue>
</operation>

<operation id="418" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="131" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:302 %ashr_ln553 = ashr i131 %m_frac_l, i131 %zext_ln553

]]></Node>
<StgValue><ssdm name="ashr_ln553"/></StgValue>
</operation>

<operation id="419" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="131" op_0_bw="1" op_1_bw="131" op_2_bw="131">
<![CDATA[
entry_ifconv:303 %select_ln553_1 = select i1 %tmp_22, i131 %shl_ln553, i131 %ashr_ln553

]]></Node>
<StgValue><ssdm name="select_ln553_1"/></StgValue>
</operation>

<operation id="420" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="131" op_0_bw="1" op_1_bw="131" op_2_bw="131">
<![CDATA[
entry_ifconv:304 %m_fix_0_in_in_v_v = select i1 %tmp_1, i131 %select_ln553_1, i131 %shl_ln552

]]></Node>
<StgValue><ssdm name="m_fix_0_in_in_v_v"/></StgValue>
</operation>

<operation id="421" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="130" op_0_bw="131">
<![CDATA[
entry_ifconv:305 %empty = trunc i131 %m_fix_0_in_in_v_v

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="422" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="131" op_0_bw="130">
<![CDATA[
entry_ifconv:306 %zext_ln549 = zext i130 %empty

]]></Node>
<StgValue><ssdm name="zext_ln549"/></StgValue>
</operation>

<operation id="423" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="59" op_0_bw="59" op_1_bw="131" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:307 %m_fix = partselect i59 @_ssdm_op_PartSelect.i59.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 59, i32 117

]]></Node>
<StgValue><ssdm name="m_fix"/></StgValue>
</operation>

<operation id="424" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="131" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:308 %m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 114, i32 129

]]></Node>
<StgValue><ssdm name="m_fix_hi"/></StgValue>
</operation>

<operation id="425" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="131" op_2_bw="32">
<![CDATA[
entry_ifconv:309 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %zext_ln549, i32 129

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="426" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:310 %sext_ln563 = sext i16 %m_fix_hi

]]></Node>
<StgValue><ssdm name="sext_ln563"/></StgValue>
</operation>

<operation id="427" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:311 %mul_ln563 = mul i31 %sext_ln563, i31 23637

]]></Node>
<StgValue><ssdm name="mul_ln563"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="428" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="130" op_0_bw="32">
<![CDATA[
entry_ifconv:288 %zext_ln546 = zext i32 %sext_ln545_1

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="429" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
entry_ifconv:289 %shl_ln546 = shl i130 %m_fix_l, i130 %zext_ln546

]]></Node>
<StgValue><ssdm name="shl_ln546"/></StgValue>
</operation>

<operation id="430" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
entry_ifconv:290 %ashr_ln546 = ashr i130 %m_fix_l, i130 %zext_ln546

]]></Node>
<StgValue><ssdm name="ashr_ln546"/></StgValue>
</operation>

<operation id="431" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:311 %mul_ln563 = mul i31 %sext_ln563, i31 23637

]]></Node>
<StgValue><ssdm name="mul_ln563"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="432" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="130" op_0_bw="1" op_1_bw="130" op_2_bw="130">
<![CDATA[
entry_ifconv:291 %m_fix_back = select i1 %tmp_1, i130 %shl_ln546, i130 %ashr_ln546

]]></Node>
<StgValue><ssdm name="m_fix_back"/></StgValue>
</operation>

<operation id="433" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:311 %mul_ln563 = mul i31 %sext_ln563, i31 23637

]]></Node>
<StgValue><ssdm name="mul_ln563"/></StgValue>
</operation>

<operation id="434" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
entry_ifconv:312 %shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_23, i18 131072

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="435" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="31" op_0_bw="19">
<![CDATA[
entry_ifconv:313 %sext_ln563_1 = sext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln563_1"/></StgValue>
</operation>

<operation id="436" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:314 %add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563

]]></Node>
<StgValue><ssdm name="add_ln563"/></StgValue>
</operation>

<operation id="437" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="131" op_0_bw="130">
<![CDATA[
entry_ifconv:381 %sext_ln628 = sext i130 %m_fix_back

]]></Node>
<StgValue><ssdm name="sext_ln628"/></StgValue>
</operation>

<operation id="438" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="131" op_1_bw="131">
<![CDATA[
entry_ifconv:382 %icmp_ln628 = icmp_ne  i131 %m_frac_l, i131 %sext_ln628

]]></Node>
<StgValue><ssdm name="icmp_ln628"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="439" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:314 %add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563

]]></Node>
<StgValue><ssdm name="add_ln563"/></StgValue>
</operation>

<operation id="440" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="13" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:315 %tmp_9_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln563, i32 18, i32 30

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="441" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:316 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln563, i32 30

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="442" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="18" op_0_bw="31">
<![CDATA[
entry_ifconv:317 %trunc_ln563 = trunc i31 %add_ln563

]]></Node>
<StgValue><ssdm name="trunc_ln563"/></StgValue>
</operation>

<operation id="443" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:318 %icmp_ln563 = icmp_ne  i18 %trunc_ln563, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln563"/></StgValue>
</operation>

<operation id="444" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:319 %add_ln563_1 = add i13 %tmp_9_cast, i13 1

]]></Node>
<StgValue><ssdm name="add_ln563_1"/></StgValue>
</operation>

<operation id="445" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:320 %select_ln563 = select i1 %icmp_ln563, i13 %add_ln563_1, i13 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="select_ln563"/></StgValue>
</operation>

<operation id="446" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:321 %r_exp = select i1 %tmp_24, i13 %select_ln563, i13 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="r_exp"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="447" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="71" op_0_bw="13">
<![CDATA[
entry_ifconv:322 %sext_ln568 = sext i13 %r_exp

]]></Node>
<StgValue><ssdm name="sext_ln568"/></StgValue>
</operation>

<operation id="448" st_id="61" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
entry_ifconv:323 %mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452

]]></Node>
<StgValue><ssdm name="mul_ln568"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="449" st_id="62" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
entry_ifconv:323 %mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452

]]></Node>
<StgValue><ssdm name="mul_ln568"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="450" st_id="63" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
entry_ifconv:323 %mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452

]]></Node>
<StgValue><ssdm name="mul_ln568"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="451" st_id="64" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
entry_ifconv:323 %mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452

]]></Node>
<StgValue><ssdm name="mul_ln568"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="452" st_id="65" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
entry_ifconv:323 %mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452

]]></Node>
<StgValue><ssdm name="mul_ln568"/></StgValue>
</operation>

<operation id="453" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="59" op_0_bw="59" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:324 %m_fix_a = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %mul_ln568, i32 12, i32 70

]]></Node>
<StgValue><ssdm name="m_fix_a"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="454" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
entry_ifconv:325 %sub_ln574 = sub i59 %m_fix, i59 %m_fix_a

]]></Node>
<StgValue><ssdm name="sub_ln574"/></StgValue>
</operation>

<operation id="455" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:326 %m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 51, i32 58

]]></Node>
<StgValue><ssdm name="m_diff_hi"/></StgValue>
</operation>

<operation id="456" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:330 %Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 43, i32 50

]]></Node>
<StgValue><ssdm name="Z2"/></StgValue>
</operation>

<operation id="457" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:331 %Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 35, i32 42

]]></Node>
<StgValue><ssdm name="Z3"/></StgValue>
</operation>

<operation id="458" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="35" op_0_bw="59">
<![CDATA[
entry_ifconv:332 %Z4 = trunc i59 %sub_ln574

]]></Node>
<StgValue><ssdm name="Z4"/></StgValue>
</operation>

<operation id="459" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:333 %Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 27, i32 34

]]></Node>
<StgValue><ssdm name="Z4_ind"/></StgValue>
</operation>

<operation id="460" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:334 %zext_ln249 = zext i8 %Z4_ind

]]></Node>
<StgValue><ssdm name="zext_ln249"/></StgValue>
</operation>

<operation id="461" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:335 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr"/></StgValue>
</operation>

<operation id="462" st_id="66" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="26" op_0_bw="8">
<![CDATA[
entry_ifconv:336 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load"/></StgValue>
</operation>

<operation id="463" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:341 %zext_ln254 = zext i8 %Z3

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="464" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:342 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1"/></StgValue>
</operation>

<operation id="465" st_id="66" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="26" op_0_bw="8">
<![CDATA[
entry_ifconv:343 %f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1

]]></Node>
<StgValue><ssdm name="f_Z3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="466" st_id="67" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="26" op_0_bw="8">
<![CDATA[
entry_ifconv:336 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load"/></StgValue>
</operation>

<operation id="467" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:337 %f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load, i32 16, i32 25

]]></Node>
<StgValue><ssdm name="f_Z4"/></StgValue>
</operation>

<operation id="468" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="36" op_0_bw="35">
<![CDATA[
entry_ifconv:338 %zext_ln250 = zext i35 %Z4

]]></Node>
<StgValue><ssdm name="zext_ln250"/></StgValue>
</operation>

<operation id="469" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="36" op_0_bw="10">
<![CDATA[
entry_ifconv:339 %zext_ln250_1 = zext i10 %f_Z4

]]></Node>
<StgValue><ssdm name="zext_ln250_1"/></StgValue>
</operation>

<operation id="470" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:340 %exp_Z4_m_1 = add i36 %zext_ln250, i36 %zext_ln250_1

]]></Node>
<StgValue><ssdm name="exp_Z4_m_1"/></StgValue>
</operation>

<operation id="471" st_id="67" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="26" op_0_bw="8">
<![CDATA[
entry_ifconv:343 %f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1

]]></Node>
<StgValue><ssdm name="f_Z3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="472" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="43" op_0_bw="43" op_1_bw="8" op_2_bw="9" op_3_bw="26">
<![CDATA[
entry_ifconv:344 %exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3

]]></Node>
<StgValue><ssdm name="exp_Z3_m_1"/></StgValue>
</operation>

<operation id="473" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="79" op_0_bw="43">
<![CDATA[
entry_ifconv:346 %zext_ln258 = zext i43 %exp_Z3_m_1

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="474" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="79" op_0_bw="36">
<![CDATA[
entry_ifconv:347 %zext_ln258_1 = zext i36 %exp_Z4_m_1

]]></Node>
<StgValue><ssdm name="zext_ln258_1"/></StgValue>
</operation>

<operation id="475" st_id="68" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:348 %mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1

]]></Node>
<StgValue><ssdm name="mul_ln258"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="476" st_id="69" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry_ifconv:348 %mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1

]]></Node>
<StgValue><ssdm name="mul_ln258"/></StgValue>
</operation>

<operation id="477" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="20" op_0_bw="20" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:349 %tmp_25 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln258, i32 59, i32 78

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="478" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:354 %zext_ln273 = zext i8 %Z2

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="479" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="42" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:355 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr"/></StgValue>
</operation>

<operation id="480" st_id="69" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="42" op_0_bw="8">
<![CDATA[
entry_ifconv:356 %f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="f_Z2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="481" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="44" op_0_bw="43">
<![CDATA[
entry_ifconv:345 %zext_ln255 = zext i43 %exp_Z3_m_1

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="482" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="36" op_0_bw="20">
<![CDATA[
entry_ifconv:350 %zext_ln261_1 = zext i20 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln261_1"/></StgValue>
</operation>

<operation id="483" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:351 %add_ln261 = add i36 %exp_Z4_m_1, i36 %zext_ln261_1

]]></Node>
<StgValue><ssdm name="add_ln261"/></StgValue>
</operation>

<operation id="484" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="44" op_0_bw="36">
<![CDATA[
entry_ifconv:352 %zext_ln261 = zext i36 %add_ln261

]]></Node>
<StgValue><ssdm name="zext_ln261"/></StgValue>
</operation>

<operation id="485" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:353 %exp_Z2P_m_1 = add i44 %zext_ln261, i44 %zext_ln255

]]></Node>
<StgValue><ssdm name="exp_Z2P_m_1"/></StgValue>
</operation>

<operation id="486" st_id="70" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="42" op_0_bw="8">
<![CDATA[
entry_ifconv:356 %f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="f_Z2"/></StgValue>
</operation>

<operation id="487" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="40" op_0_bw="40" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:357 %tmp_26 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="488" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="49" op_0_bw="49" op_1_bw="8" op_2_bw="1" op_3_bw="40">
<![CDATA[
entry_ifconv:358 %exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_26

]]></Node>
<StgValue><ssdm name="exp_Z2_m_1"/></StgValue>
</operation>

<operation id="489" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="93" op_0_bw="49">
<![CDATA[
entry_ifconv:359 %zext_ln277 = zext i49 %exp_Z2_m_1

]]></Node>
<StgValue><ssdm name="zext_ln277"/></StgValue>
</operation>

<operation id="490" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="93" op_0_bw="44">
<![CDATA[
entry_ifconv:360 %zext_ln277_1 = zext i44 %exp_Z2P_m_1

]]></Node>
<StgValue><ssdm name="zext_ln277_1"/></StgValue>
</operation>

<operation id="491" st_id="71" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:361 %mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1

]]></Node>
<StgValue><ssdm name="mul_ln277"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="492" st_id="72" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:361 %mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1

]]></Node>
<StgValue><ssdm name="mul_ln277"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="493" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:327 %zext_ln611 = zext i8 %m_diff_hi

]]></Node>
<StgValue><ssdm name="zext_ln611"/></StgValue>
</operation>

<operation id="494" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="58" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:328 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr"/></StgValue>
</operation>

<operation id="495" st_id="73" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="58" op_0_bw="8">
<![CDATA[
entry_ifconv:329 %exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="exp_Z1"/></StgValue>
</operation>

<operation id="496" st_id="73" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:361 %mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1

]]></Node>
<StgValue><ssdm name="mul_ln277"/></StgValue>
</operation>

<operation id="497" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="36" op_0_bw="36" op_1_bw="93" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:364 %tmp_27 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln277, i32 57, i32 92

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="498" st_id="74" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="58" op_0_bw="8">
<![CDATA[
entry_ifconv:329 %exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="exp_Z1"/></StgValue>
</operation>

<operation id="499" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="51" op_0_bw="51" op_1_bw="8" op_2_bw="1" op_3_bw="40" op_4_bw="2">
<![CDATA[
entry_ifconv:362 %and_ln = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_26, i2 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="500" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="52" op_0_bw="51">
<![CDATA[
entry_ifconv:363 %zext_ln280 = zext i51 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="501" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="44" op_0_bw="36">
<![CDATA[
entry_ifconv:365 %zext_ln280_2 = zext i36 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln280_2"/></StgValue>
</operation>

<operation id="502" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:366 %add_ln280 = add i44 %exp_Z2P_m_1, i44 %zext_ln280_2

]]></Node>
<StgValue><ssdm name="add_ln280"/></StgValue>
</operation>

<operation id="503" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="52" op_0_bw="44">
<![CDATA[
entry_ifconv:367 %zext_ln280_1 = zext i44 %add_ln280

]]></Node>
<StgValue><ssdm name="zext_ln280_1"/></StgValue>
</operation>

<operation id="504" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:368 %exp_Z1P_m_1_l = add i52 %zext_ln280_1, i52 %zext_ln280

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1_l"/></StgValue>
</operation>

<operation id="505" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="50" op_0_bw="50" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:369 %exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1"/></StgValue>
</operation>

<operation id="506" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="50" op_0_bw="50" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:370 %exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57

]]></Node>
<StgValue><ssdm name="exp_Z1_hi"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="507" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="99" op_0_bw="50">
<![CDATA[
entry_ifconv:372 %zext_ln616 = zext i50 %exp_Z1_hi

]]></Node>
<StgValue><ssdm name="zext_ln616"/></StgValue>
</operation>

<operation id="508" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="99" op_0_bw="50">
<![CDATA[
entry_ifconv:373 %zext_ln616_1 = zext i50 %exp_Z1P_m_1

]]></Node>
<StgValue><ssdm name="zext_ln616_1"/></StgValue>
</operation>

<operation id="509" st_id="75" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
entry_ifconv:374 %mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616

]]></Node>
<StgValue><ssdm name="mul_ln616"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="510" st_id="76" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
entry_ifconv:374 %mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616

]]></Node>
<StgValue><ssdm name="mul_ln616"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="511" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry_ifconv:371 %add_ln616 = add i58 %exp_Z1, i58 16

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="512" st_id="77" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
entry_ifconv:374 %mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616

]]></Node>
<StgValue><ssdm name="mul_ln616"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="513" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="107" op_0_bw="107" op_1_bw="58" op_2_bw="49">
<![CDATA[
entry_ifconv:375 %shl_ln4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln616, i49 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="514" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="107" op_0_bw="99">
<![CDATA[
entry_ifconv:376 %zext_ln616_2 = zext i99 %mul_ln616

]]></Node>
<StgValue><ssdm name="zext_ln616_2"/></StgValue>
</operation>

<operation id="515" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
entry_ifconv:377 %add_ln616_1 = add i107 %shl_ln4, i107 %zext_ln616_2

]]></Node>
<StgValue><ssdm name="add_ln616_1"/></StgValue>
</operation>

<operation id="516" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
entry_ifconv:378 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln616_1, i32 106

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="517" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:379 %r_exp_1 = add i13 %r_exp, i13 8191

]]></Node>
<StgValue><ssdm name="r_exp_1"/></StgValue>
</operation>

<operation id="518" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:380 %r_exp_2 = select i1 %tmp_28, i13 %r_exp, i13 %r_exp_1

]]></Node>
<StgValue><ssdm name="r_exp_2"/></StgValue>
</operation>

<operation id="519" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:383 %and_ln628 = and i1 %icmp_ln422, i1 %icmp_ln628

]]></Node>
<StgValue><ssdm name="and_ln628"/></StgValue>
</operation>

<operation id="520" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:384 %tmp_29 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="521" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:385 %icmp_ln628_1 = icmp_sgt  i3 %tmp_29, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln628_1"/></StgValue>
</operation>

<operation id="522" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:386 %or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_1

]]></Node>
<StgValue><ssdm name="or_ln628"/></StgValue>
</operation>

<operation id="523" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:388 %icmp_ln645 = icmp_slt  i13 %r_exp_2, i13 7170

]]></Node>
<StgValue><ssdm name="icmp_ln645"/></StgValue>
</operation>

<operation id="524" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="52" op_0_bw="52" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:389 %tmp_3 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 54, i32 105

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="525" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="52" op_0_bw="52" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:390 %tmp_12 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 53, i32 104

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="526" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry_ifconv:391 %out_sig = select i1 %tmp_28, i52 %tmp_3, i52 %tmp_12

]]></Node>
<StgValue><ssdm name="out_sig"/></StgValue>
</operation>

<operation id="527" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="13">
<![CDATA[
entry_ifconv:392 %trunc_ln657 = trunc i13 %r_exp_2

]]></Node>
<StgValue><ssdm name="trunc_ln657"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="528" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_20

]]></Node>
<StgValue><ssdm name="specpipeline_ln293"/></StgValue>
</operation>

<operation id="529" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
entry_ifconv:72 %t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 4607182418800017408

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="530" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:73 %bitcast_ln497 = bitcast i64 %t

]]></Node>
<StgValue><ssdm name="bitcast_ln497"/></StgValue>
</operation>

<operation id="531" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %xor_ln431 = xor i1 %or_ln431_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln431"/></StgValue>
</operation>

<operation id="532" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:89 %xor_ln438 = xor i1 %or_ln438_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln438"/></StgValue>
</operation>

<operation id="533" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
entry_ifconv:90 %t_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 9218868437227405312

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="534" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:91 %bitcast_ln497_1 = bitcast i64 %t_1

]]></Node>
<StgValue><ssdm name="bitcast_ln497_1"/></StgValue>
</operation>

<operation id="535" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
entry_ifconv:292 %t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 0

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="536" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:293 %bitcast_ln497_2 = bitcast i64 %t_2

]]></Node>
<StgValue><ssdm name="bitcast_ln497_2"/></StgValue>
</operation>

<operation id="537" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:393 %out_exp = add i11 %trunc_ln657, i11 1023

]]></Node>
<StgValue><ssdm name="out_exp"/></StgValue>
</operation>

<operation id="538" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
entry_ifconv:394 %t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %r_sign, i11 %out_exp, i52 %out_sig

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="539" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:395 %bitcast_ln497_3 = bitcast i64 %t_3

]]></Node>
<StgValue><ssdm name="bitcast_ln497_3"/></StgValue>
</operation>

<operation id="540" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:396 %or_ln386_3 = or i1 %or_ln386_2, i1 %or_ln378_1

]]></Node>
<StgValue><ssdm name="or_ln386_3"/></StgValue>
</operation>

<operation id="541" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:397 %xor_ln386_1 = xor i1 %or_ln386_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln386_1"/></StgValue>
</operation>

<operation id="542" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:398 %and_ln342 = and i1 %x_is_n1, i1 %xor_ln386_1

]]></Node>
<StgValue><ssdm name="and_ln342"/></StgValue>
</operation>

<operation id="543" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:399 %xor_ln386_2 = xor i1 %or_ln378_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln386_2"/></StgValue>
</operation>

<operation id="544" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:400 %and_ln386_1 = and i1 %or_ln386_2, i1 %xor_ln386_2

]]></Node>
<StgValue><ssdm name="and_ln386_1"/></StgValue>
</operation>

<operation id="545" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:401 %xor_ln342 = xor i1 %x_is_n1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln342"/></StgValue>
</operation>

<operation id="546" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:402 %and_ln342_1 = and i1 %xor_ln386_1, i1 %xor_ln342

]]></Node>
<StgValue><ssdm name="and_ln342_1"/></StgValue>
</operation>

<operation id="547" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:403 %and_ln431_4 = and i1 %and_ln342_1, i1 %or_ln431_2

]]></Node>
<StgValue><ssdm name="and_ln431_4"/></StgValue>
</operation>

<operation id="548" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:404 %and_ln431_5 = and i1 %and_ln342_1, i1 %xor_ln431

]]></Node>
<StgValue><ssdm name="and_ln431_5"/></StgValue>
</operation>

<operation id="549" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:405 %and_ln438_4 = and i1 %and_ln431_5, i1 %or_ln438_2

]]></Node>
<StgValue><ssdm name="and_ln438_4"/></StgValue>
</operation>

<operation id="550" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:406 %and_ln438_5 = and i1 %and_ln431_5, i1 %xor_ln438

]]></Node>
<StgValue><ssdm name="and_ln438_5"/></StgValue>
</operation>

<operation id="551" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:407 %and_ln628_1 = and i1 %and_ln438_5, i1 %or_ln628

]]></Node>
<StgValue><ssdm name="and_ln628_1"/></StgValue>
</operation>

<operation id="552" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:408 %and_ln629 = and i1 %and_ln628_1, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln629"/></StgValue>
</operation>

<operation id="553" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:409 %xor_ln629 = xor i1 %tmp_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln629"/></StgValue>
</operation>

<operation id="554" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:410 %and_ln629_1 = and i1 %and_ln628_1, i1 %xor_ln629

]]></Node>
<StgValue><ssdm name="and_ln629_1"/></StgValue>
</operation>

<operation id="555" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:411 %xor_ln628 = xor i1 %or_ln628, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln628"/></StgValue>
</operation>

<operation id="556" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:412 %and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628

]]></Node>
<StgValue><ssdm name="and_ln645"/></StgValue>
</operation>

<operation id="557" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:413 %and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_5

]]></Node>
<StgValue><ssdm name="and_ln645_1"/></StgValue>
</operation>

<operation id="558" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry_ifconv:414 %sel_tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %or_ln378_1, i1 %and_ln342, i1 %and_ln386_1, i1 %and_ln431_4, i1 %and_ln438_4, i1 %and_ln629, i1 %and_ln629_1, i1 %and_ln645_1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="559" st_id="79" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="64" op_3_bw="8" op_4_bw="64" op_5_bw="8" op_6_bw="64" op_7_bw="8" op_8_bw="64" op_9_bw="8" op_10_bw="64" op_11_bw="8" op_12_bw="64" op_13_bw="8" op_14_bw="64" op_15_bw="8" op_16_bw="64" op_17_bw="8" op_18_bw="64" op_19_bw="64" op_20_bw="8">
<![CDATA[
entry_ifconv:415 %retval_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.9double.double.i8, i8 128, i64 1, i8 64, i64 %bitcast_ln497, i8 32, i64 nan, i8 16, i64 %bitcast_ln497_1, i8 8, i64 %bitcast_ln497_2, i8 4, i64 %bitcast_ln497_2, i8 2, i64 %bitcast_ln497_1, i8 1, i64 %bitcast_ln497_2, i8 0, i64 %bitcast_ln497_3, i64 <undef>, i8 %sel_tmp

]]></Node>
<StgValue><ssdm name="retval_2"/></StgValue>
</operation>

<operation id="560" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="64">
<![CDATA[
entry_ifconv:416 %ret_ln661 = ret i64 %retval_2

]]></Node>
<StgValue><ssdm name="ret_ln661"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
