<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>UART</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>interrupt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>interrupt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTERRUPT.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>UART_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1fc617b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>UART_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1fc617b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c6372786</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cfaed48e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>tx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>baudrate</spirit:name>
        <spirit:displayName>Baudrate</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.baudrate">9600</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>clock_freq</spirit:name>
        <spirit:displayName>Clock Freq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.clock_freq">50000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/UART.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/UART_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/counter_modN.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/d_ff_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/edge_detector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rx_cu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register_SIPO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tx_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/UART_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bc81117e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/UART.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/UART_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/counter_modN.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/d_ff_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/edge_detector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rx_cu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register_SIPO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tx_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/UART_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/UART_v1_0/data/UART.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/UART_v1_0/data/UART.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/UART_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/UART_v1_0/src/UART.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/UART_v1_0/src/UART.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/UART_v1_0/src/UART_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/UART_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cfaed48e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">UART_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>baudrate</spirit:name>
      <spirit:displayName>Baudrate</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.baudrate">9600</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>clock_freq</spirit:name>
      <spirit:displayName>Clock Freq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.clock_freq">50000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>UART_v1.0</xilinx:displayName>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-05-08T17:13:19Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231345fc_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f46930_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aaa2b9b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112b2134_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb5d166_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4261fa89_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c838481_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d674fd6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48af6c73_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d30de1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45759e3_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d22db7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0bd617_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db398a5_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10eb0c0b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1f3fa9_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63920cae_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486ac15b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1773ca86_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc8d10_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792df3d0_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f3b9fd_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463ca2d5_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c72d0af_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e3eedd_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e05f9ea_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffd06ff_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ca136c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b75544_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3136347e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b914b2_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce2da22_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36069a19_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bc03aa_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a26dfc_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414ff898_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bafa3a6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275be74f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7e3ed7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb166f1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122d8b26_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325fee8d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c946dcc_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6681e7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fb22e2_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3ad7f5_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775b73c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db20355_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0cb02c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc567c8_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1f3806_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5130145c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d875e00_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe95c4a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e59f1f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c20d31f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1494c1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271eeab_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1353745c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252e88e6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ef48e6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28202f8_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b5400a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52bc25ec_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8e0022_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0c38f3_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f9af94_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@499f7bb3_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8dc1ae6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb4a1d3_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668676ee_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ddcb36_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5568a87d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9673b9_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9a0b2d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678f25de_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59143067_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5889ca7c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108ccaa3_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20589c85_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1a2246_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b9ea12_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9a4a84_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fea6f8_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d62aea_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408154c3_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff3755a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c2c4a5_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24cd5c0e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e04dce9_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46db0c75_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4632aa0b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e61849_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aea5b59_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd40f71_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b7b8a2_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3315006c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e91a753_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4118b7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e8de743_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4456fc0_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d73bb31_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc51940_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c264c4_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f21e1a7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b1cf21_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6203a730_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b66e80_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702f7f18_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753ee5bb_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695d321e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139933f9_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c87910a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24784ebc_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9481c1f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680b8d21_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c7c8f2_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fdc4cb1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360e9f25_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734972ed_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f7177e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ca0e86_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33aaa950_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf47047_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a504a85_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce80493_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14647c98_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611fb924_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13afc6d6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ade448f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66058b38_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174c5533_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62841829_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81e7585_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc6eee5_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7110e2_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba594e1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae2088a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531352fb_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bac0d9_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d123b3f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70666bec_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4939bee5_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6309d6bc_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177c8a20_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d249145_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146e86a1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d468f8_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4c9c89_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10aeb7d0_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b74acd0_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759f1126_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76eacc5b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cff9f3_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f52c43c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62190dd3_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf26b3f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe99a8d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20240da0_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738febc5_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adef2a7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672be46a_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da9e018_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22981a99_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6759564c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e81971_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4810977b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a3677b_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba5d709_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e61bcbd_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c602aa9_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8245d9_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7c3b06_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ce2e5d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365a3667_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c012f4f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6587817f_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7c5fc1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f29348_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3470f1bb_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c077511_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5720b3e1_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7545d5ee_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d278e92_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485d6b79_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b0e3a6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c2008c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdb08d0_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4773eaa6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac8b7e4_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbf94d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4858d3ed_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64eac70e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9a6aba_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4044070d_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798aa33e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5794cc8c_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56af5de5_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7aeca6_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25842494_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42957ef7_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c25073e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0fe313_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d647fd0_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5898361e_ARCHIVE_LOCATION">/home/andrea/SE_workspace/ip_repo/UART_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a566dc17"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2aae4d56"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3ab5e3c1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d4741837"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1e4b34fe"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
