<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf pin.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_ipcore/clkin1"/><twPinLimit anchorID="8" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y2.CLKFBOUT" clockNet="clk_ipcore/clkfbout"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_ipcore/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4         HIGH 50%;</twConstName><twItemCnt>32454956632</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9034</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>27.839</twMinPer></twConstHead><twPathRptBanner iPaths="17923" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_31 (SLICE_X27Y131.C4), 17923 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.501</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_31</twDest><twTotPathDel>11.720</twTotPathDel><twClkSkew dest = "1.999" src = "2.428">0.429</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_31</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y52.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y52.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.273</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/Mmux_m_dm_read_result204</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.805</twDelInfo><twComp>debug_test_m_wdata_15_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT10211</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y131.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.858</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;31&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result256</twBEL><twBEL>cpu/w_dm/data_31</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>8.474</twRouteDel><twTotDel>11.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.678</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_31</twDest><twTotPathDel>11.593</twTotPathDel><twClkSkew dest = "1.999" src = "2.378">0.379</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_31</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X3Y50.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X3Y50.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.743</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/Mmux_m_dm_read_result245</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>debug_test_m_wdata_31_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y131.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.858</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;31&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result256</twBEL><twBEL>cpu/w_dm/data_31</twBEL></twPathDel><twLogDel>3.226</twLogDel><twRouteDel>8.367</twRouteDel><twTotDel>11.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.700</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_31</twDest><twTotPathDel>11.521</twTotPathDel><twClkSkew dest = "1.999" src = "2.428">0.429</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_31</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y52.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y52.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.273</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/Mmux_m_dm_read_result204</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>debug_test_m_wdata_15_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y131.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.858</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;31&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result256</twBEL><twBEL>cpu/w_dm/data_31</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>8.275</twRouteDel><twTotDel>11.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17923" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_30 (SLICE_X27Y131.A5), 17923 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.591</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_30</twDest><twTotPathDel>11.630</twTotPathDel><twClkSkew dest = "1.999" src = "2.428">0.429</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y52.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y52.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.273</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/Mmux_m_dm_read_result204</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.805</twDelInfo><twComp>debug_test_m_wdata_15_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT10211</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.768</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;31&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result246</twBEL><twBEL>cpu/w_dm/data_30</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>8.384</twRouteDel><twTotDel>11.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.768</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_30</twDest><twTotPathDel>11.503</twTotPathDel><twClkSkew dest = "1.999" src = "2.378">0.379</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X3Y50.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X3Y50.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.743</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/Mmux_m_dm_read_result245</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>debug_test_m_wdata_31_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.768</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;31&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result246</twBEL><twBEL>cpu/w_dm/data_30</twBEL></twPathDel><twLogDel>3.226</twLogDel><twRouteDel>8.277</twRouteDel><twTotDel>11.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.790</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_30</twDest><twTotPathDel>11.431</twTotPathDel><twClkSkew dest = "1.999" src = "2.428">0.429</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y52.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y52.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.273</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/Mmux_m_dm_read_result204</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>debug_test_m_wdata_15_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.768</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;31&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result246</twBEL><twBEL>cpu/w_dm/data_30</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>8.185</twRouteDel><twTotDel>11.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17923" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_24 (SLICE_X27Y130.A4), 17923 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.696</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_24</twDest><twTotPathDel>11.526</twTotPathDel><twClkSkew dest = "2.000" src = "2.428">0.428</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y52.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y52.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.273</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/Mmux_m_dm_read_result204</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.805</twDelInfo><twComp>debug_test_m_wdata_15_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT10211</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y130.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.664</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;25&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result176</twBEL><twBEL>cpu/w_dm/data_24</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>8.280</twRouteDel><twTotDel>11.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.873</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_24</twDest><twTotPathDel>11.399</twTotPathDel><twClkSkew dest = "2.000" src = "2.378">0.378</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X3Y50.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X3Y50.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.743</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/Mmux_m_dm_read_result245</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>debug_test_m_wdata_31_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y130.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.664</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;25&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result176</twBEL><twBEL>cpu/w_dm/data_24</twBEL></twPathDel><twLogDel>3.226</twLogDel><twRouteDel>8.173</twRouteDel><twTotDel>11.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.895</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_24</twDest><twTotPathDel>11.327</twTotPathDel><twClkSkew dest = "2.000" src = "2.428">0.428</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y52.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X2Y52.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.273</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/Mmux_m_dm_read_result204</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>debug_test_m_wdata_15_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>cpu/dm/GND_23_o_GND_23_o_mux_74_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y130.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.664</twDelInfo><twComp>cpu/dm/Mmux_GND_23_o_dm_ipcore_read_result[31]_mux_79_OUT102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;25&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result176</twBEL><twBEL>cpu/w_dm/data_24</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>8.081</twRouteDel><twTotDel>11.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y38.ADDRA11), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.352</twSlack><twSrc BELType="FF">wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7</twSrc><twDest BELType="RAM">wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.351</twTotPathDel><twClkSkew dest = "0.110" src = "0.111">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7</twSrc><twDest BELType='RAM'>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk</twSrcClk><twPathDel><twSite>SLICE_X15Y77.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;4&gt;</twComp><twBEL>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.173</twRouteDel><twTotDel>0.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/d_im/data_4_5 (SLICE_X54Y127.A5), 6 paths
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.369</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="FF">cpu/d_im/data_4_5</twDest><twTotPathDel>0.910</twTotPathDel><twClkSkew dest = "0.936" src = "0.745">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='FF'>cpu/d_im/data_4_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X52Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>cpu/d_im/data_4_5</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y127.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/d_im/data_4_5</twComp><twBEL>cpu/d_im/data_4_rstpot</twBEL><twBEL>cpu/d_im/data_4_5</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.344</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType="FF">cpu/d_im/data_4_5</twDest><twTotPathDel>1.018</twTotPathDel><twClkSkew dest = "0.936" src = "0.745">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType='FF'>cpu/d_im/data_4_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X52Y129.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y127.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>cpu/d_im/data_4_5</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y127.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/d_im/data_4_5</twComp><twBEL>cpu/d_im/data_4_rstpot</twBEL><twBEL>cpu/d_im/data_4_5</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.452</twRouteDel><twTotDel>1.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.129</twSlack><twSrc BELType="RAM">cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/d_im/data_4_5</twDest><twTotPathDel>2.676</twTotPathDel><twClkSkew dest = "0.936" src = "0.739">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/d_im/data_4_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X3Y70.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X3Y70.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>cpu/d_im/data_4_5</twComp><twBEL>cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>cpu/im/im_ipcore_result&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y127.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/d_im/data_4_5</twComp><twBEL>cpu/d_im/data_4_rstpot</twBEL><twBEL>cpu/d_im/data_4_5</twBEL></twPathDel><twLogDel>1.548</twLogDel><twRouteDel>1.128</twRouteDel><twTotDel>2.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (SLICE_X6Y77.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8</twSrc><twDest BELType="FF">wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8</twSrc><twDest BELType='FF'>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk</twSrcClk><twPathDel><twSite>SLICE_X6Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;8&gt;</twComp><twBEL>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y77.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y77.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;8&gt;</twComp><twBEL>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y38.CLKA" clockNet="clk"/><twPinLimit anchorID="41" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y38.CLKB" clockNet="clk"/><twPinLimit anchorID="42" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y38.CLKA" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8         HIGH 50%;</twConstName><twItemCnt>7147181</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>588</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>21.137</twMinPer></twConstHead><twPathRptBanner iPaths="52178" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y48.DIA5), 52178 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.863</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>20.366</twTotPathDel><twClkSkew dest = "2.026" src = "2.447">0.421</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cpu/m_im/data_29_2</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/r</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y112.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/m_im/data&lt;7&gt;</twComp><twBEL>cpu/control/_mkind/r_shamt_zero_AND_20_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.587</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_20_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_28_o</twComp><twBEL>cpu/control/_mkind/Mmux_result921</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>cpu/control/_mkind/Mmux_result922</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/w_im/data_26_1</twComp><twBEL>cpu/control/_mkind/Mmux_result923</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>cpu/control/_mkind/Mmux_result92</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N72</twComp><twBEL>cpu/control/_mkind/Mmux_result88</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>cpu/control/mkind&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/Mmux_result73</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode24</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;31&gt;</twComp><twBEL>cpu/dm/valid5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cpu/m_dm_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;6&gt;</twComp><twBEL>cpu/dm/valid_stop_OR_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>cpu/dm/valid_stop_OR_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;19&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y128.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>cpu/dm/Mmux_dm_ipcore_write_data102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y128.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>timer/preset&lt;24&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data141</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y48.DIA5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.474</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y48.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.686</twLogDel><twRouteDel>16.680</twRouteDel><twTotDel>20.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.926</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>20.303</twTotPathDel><twClkSkew dest = "2.026" src = "2.447">0.421</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cpu/m_im/data_29_2</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/r</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/_n0350</twComp><twBEL>cpu/control/_mkind/r_shamt_zero_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_28_o</twComp><twBEL>cpu/control/_mkind/Mmux_result921</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>cpu/control/_mkind/Mmux_result922</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/w_im/data_26_1</twComp><twBEL>cpu/control/_mkind/Mmux_result923</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>cpu/control/_mkind/Mmux_result92</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N72</twComp><twBEL>cpu/control/_mkind/Mmux_result88</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>cpu/control/mkind&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/Mmux_result73</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode24</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;31&gt;</twComp><twBEL>cpu/dm/valid5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cpu/m_dm_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;6&gt;</twComp><twBEL>cpu/dm/valid_stop_OR_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>cpu/dm/valid_stop_OR_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;19&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y128.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>cpu/dm/Mmux_dm_ipcore_write_data102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y128.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>timer/preset&lt;24&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data141</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y48.DIA5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.474</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y48.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.690</twLogDel><twRouteDel>16.613</twRouteDel><twTotDel>20.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.026</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>20.203</twTotPathDel><twClkSkew dest = "2.026" src = "2.447">0.421</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cpu/m_im/data_29_2</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/r</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y112.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/m_im/data&lt;7&gt;</twComp><twBEL>cpu/control/_mkind/r_shamt_zero_AND_20_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.587</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_20_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_28_o</twComp><twBEL>cpu/control/_mkind/Mmux_result921</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>cpu/control/_mkind/Mmux_result922</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/w_im/data_26_1</twComp><twBEL>cpu/control/_mkind/Mmux_result923</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>cpu/control/_mkind/Mmux_result92</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N72</twComp><twBEL>cpu/control/_mkind/Mmux_result88</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>cpu/control/mkind&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/Mmux_result73</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;31&gt;</twComp><twBEL>cpu/dm/valid5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cpu/m_dm_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;6&gt;</twComp><twBEL>cpu/dm/valid_stop_OR_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>cpu/dm/valid_stop_OR_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;19&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y128.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>cpu/dm/Mmux_dm_ipcore_write_data102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y128.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>timer/preset&lt;24&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data141</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y48.DIA5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.474</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y48.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.686</twLogDel><twRouteDel>16.517</twRouteDel><twTotDel>20.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="52178" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y44.DIA5), 52178 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.064</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>20.140</twTotPathDel><twClkSkew dest = "2.001" src = "2.447">0.446</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cpu/m_im/data_29_2</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/r</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y112.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/m_im/data&lt;7&gt;</twComp><twBEL>cpu/control/_mkind/r_shamt_zero_AND_20_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.587</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_20_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_28_o</twComp><twBEL>cpu/control/_mkind/Mmux_result921</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>cpu/control/_mkind/Mmux_result922</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/w_im/data_26_1</twComp><twBEL>cpu/control/_mkind/Mmux_result923</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>cpu/control/_mkind/Mmux_result92</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N72</twComp><twBEL>cpu/control/_mkind/Mmux_result88</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>cpu/control/mkind&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/Mmux_result73</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode24</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;31&gt;</twComp><twBEL>cpu/dm/valid5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cpu/m_dm_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;6&gt;</twComp><twBEL>cpu/dm/valid_stop_OR_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>cpu/dm/valid_stop_OR_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;19&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y128.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>cpu/dm/Mmux_dm_ipcore_write_data102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y128.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>timer/preset&lt;24&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data141</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y44.DIA5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y44.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.686</twLogDel><twRouteDel>16.454</twRouteDel><twTotDel>20.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.127</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>20.077</twTotPathDel><twClkSkew dest = "2.001" src = "2.447">0.446</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cpu/m_im/data_29_2</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/r</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/_n0350</twComp><twBEL>cpu/control/_mkind/r_shamt_zero_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_28_o</twComp><twBEL>cpu/control/_mkind/Mmux_result921</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>cpu/control/_mkind/Mmux_result922</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/w_im/data_26_1</twComp><twBEL>cpu/control/_mkind/Mmux_result923</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>cpu/control/_mkind/Mmux_result92</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N72</twComp><twBEL>cpu/control/_mkind/Mmux_result88</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>cpu/control/mkind&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/Mmux_result73</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode24</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;31&gt;</twComp><twBEL>cpu/dm/valid5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cpu/m_dm_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;6&gt;</twComp><twBEL>cpu/dm/valid_stop_OR_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>cpu/dm/valid_stop_OR_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;19&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y128.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>cpu/dm/Mmux_dm_ipcore_write_data102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y128.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>timer/preset&lt;24&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data141</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y44.DIA5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y44.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.690</twLogDel><twRouteDel>16.387</twRouteDel><twTotDel>20.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.227</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.977</twTotPathDel><twClkSkew dest = "2.001" src = "2.447">0.446</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cpu/m_im/data_29_2</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/r</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y112.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/m_im/data&lt;7&gt;</twComp><twBEL>cpu/control/_mkind/r_shamt_zero_AND_20_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.587</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_20_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_28_o</twComp><twBEL>cpu/control/_mkind/Mmux_result921</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>cpu/control/_mkind/Mmux_result922</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/w_im/data_26_1</twComp><twBEL>cpu/control/_mkind/Mmux_result923</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>cpu/control/_mkind/Mmux_result92</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N72</twComp><twBEL>cpu/control/_mkind/Mmux_result88</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>cpu/control/mkind&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/Mmux_result73</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;31&gt;</twComp><twBEL>cpu/dm/valid5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cpu/m_dm_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;6&gt;</twComp><twBEL>cpu/dm/valid_stop_OR_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>cpu/dm/valid_stop_OR_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;19&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y128.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>cpu/dm/Mmux_dm_ipcore_write_data102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y128.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>timer/preset&lt;24&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data141</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y44.DIA5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y44.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.686</twLogDel><twRouteDel>16.291</twRouteDel><twTotDel>19.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="52178" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y46.DIA5), 52178 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.311</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.902</twTotPathDel><twClkSkew dest = "2.010" src = "2.447">0.437</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cpu/m_im/data_29_2</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/r</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y112.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/m_im/data&lt;7&gt;</twComp><twBEL>cpu/control/_mkind/r_shamt_zero_AND_20_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.587</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_20_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_28_o</twComp><twBEL>cpu/control/_mkind/Mmux_result921</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>cpu/control/_mkind/Mmux_result922</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/w_im/data_26_1</twComp><twBEL>cpu/control/_mkind/Mmux_result923</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>cpu/control/_mkind/Mmux_result92</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N72</twComp><twBEL>cpu/control/_mkind/Mmux_result88</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>cpu/control/mkind&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/Mmux_result73</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode24</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;31&gt;</twComp><twBEL>cpu/dm/valid5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cpu/m_dm_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;6&gt;</twComp><twBEL>cpu/dm/valid_stop_OR_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>cpu/dm/valid_stop_OR_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;19&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y128.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>cpu/dm/Mmux_dm_ipcore_write_data102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y128.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>timer/preset&lt;24&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data141</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y46.DIA5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.010</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y46.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.686</twLogDel><twRouteDel>16.216</twRouteDel><twTotDel>19.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.374</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.839</twTotPathDel><twClkSkew dest = "2.010" src = "2.447">0.437</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cpu/m_im/data_29_2</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/r</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/_n0350</twComp><twBEL>cpu/control/_mkind/r_shamt_zero_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_28_o</twComp><twBEL>cpu/control/_mkind/Mmux_result921</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>cpu/control/_mkind/Mmux_result922</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/w_im/data_26_1</twComp><twBEL>cpu/control/_mkind/Mmux_result923</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>cpu/control/_mkind/Mmux_result92</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N72</twComp><twBEL>cpu/control/_mkind/Mmux_result88</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>cpu/control/mkind&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/Mmux_result73</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode24</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;31&gt;</twComp><twBEL>cpu/dm/valid5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cpu/m_dm_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;6&gt;</twComp><twBEL>cpu/dm/valid_stop_OR_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>cpu/dm/valid_stop_OR_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;19&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y128.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>cpu/dm/Mmux_dm_ipcore_write_data102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y128.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>timer/preset&lt;24&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data141</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y46.DIA5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.010</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y46.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.690</twLogDel><twRouteDel>16.149</twRouteDel><twTotDel>19.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.474</twSlack><twSrc BELType="FF">cpu/m_im/data_29_1</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.739</twTotPathDel><twClkSkew dest = "2.010" src = "2.447">0.437</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_im/data_29_1</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cpu/m_im/data_29_2</twComp><twBEL>cpu/m_im/data_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>cpu/m_im/data_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/r</twComp><twBEL>cpu/control/_mkind/r&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y112.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cpu/control/_mkind/r</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>cpu/m_im/data&lt;7&gt;</twComp><twBEL>cpu/control/_mkind/r_shamt_zero_AND_20_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.587</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_20_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/_mkind/r_shamt_zero_AND_28_o</twComp><twBEL>cpu/control/_mkind/Mmux_result921</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>cpu/control/_mkind/Mmux_result922</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/w_im/data_26_1</twComp><twBEL>cpu/control/_mkind/Mmux_result923</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>cpu/control/_mkind/Mmux_result92</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N72</twComp><twBEL>cpu/control/_mkind/Mmux_result88</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>cpu/control/mkind&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/control/_mkind/Mmux_result73</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y111.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp><twBEL>cpu/control/Mmux_cw_m_dm_mode34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>cpu/control/Mmux_cw_m_dm_mode34</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;31&gt;</twComp><twBEL>cpu/dm/valid5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cpu/m_dm_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;6&gt;</twComp><twBEL>cpu/dm/valid_stop_OR_256_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>cpu/dm/valid_stop_OR_256_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;19&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y128.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>cpu/dm/Mmux_dm_ipcore_write_data102</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y128.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>timer/preset&lt;24&gt;</twComp><twBEL>cpu/dm/Mmux_dm_ipcore_write_data141</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y46.DIA5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.010</twDelInfo><twComp>cpu/dm/dm_ipcore_write_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y46.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.686</twLogDel><twRouteDel>16.053</twRouteDel><twTotDel>19.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y48.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">cpu/m_alu/data_5</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.561</twTotPathDel><twClkSkew dest = "0.982" src = "0.776">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_5</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y48.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.427</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y48.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.427</twRouteDel><twTotDel>0.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y50.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">cpu/m_alu/data_4</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.557</twTotPathDel><twClkSkew dest = "0.975" src = "0.776">-0.199</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_4</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/m_alu/data&lt;5&gt;</twComp><twBEL>cpu/m_alu/data_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y50.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>cpu/m_alu/data&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y50.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.423</twRouteDel><twTotDel>0.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y52.ADDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.018</twSlack><twSrc BELType="FF">cpu/m_alu/data_3</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.569</twTotPathDel><twClkSkew dest = "0.988" src = "0.787">-0.201</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_3</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X19Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>cpu/m_alu/data&lt;3&gt;</twComp><twBEL>cpu/m_alu/data_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y52.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twFalling">0.437</twDelInfo><twComp>cpu/m_alu/data&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y52.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.437</twRouteDel><twTotDel>0.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y46.CLKA" clockNet="clk_2x"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y42.CLKA" clockNet="clk_2x"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y42.CLKA" clockNet="clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;         TS_clk_ipcore_clkout0 DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.972</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X5Y113.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathFromToDelay"><twSlack>98.028</twSlack><twSrc BELType="FF">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType="LATCH">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twTotPathDel>1.972</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType='LATCH'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X7Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y119.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>uart_shim/uart/ts</twComp></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.283</twRouteDel><twTotDel>1.972</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP
        &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;
        TS_clk_ipcore_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X5Y113.CLK), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="75"><twSlack>0.959</twSlack><twSrc BELType="FF">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType="LATCH">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType='LATCH'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X7Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y119.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.537</twDelInfo><twComp>uart_shim/uart/ts</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>0.959</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="76"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="16.910" errors="0" errorRollup="0" items="0" itemsRollup="32462103814"/><twConstRollup name="TS_clk_ipcore_clkout0" fullName="TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4         HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="27.839" actualRollup="1.972" errors="0" errorRollup="0" items="32454956632" itemsRollup="1"/><twConstRollup name="TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD" fullName="TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;         TS_clk_ipcore_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="1.972" actualRollup="N/A" errors="0" errorRollup="0" items="1" itemsRollup="0"/><twConstRollup name="TS_clk_ipcore_clkout1" fullName="TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8         HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="21.137" actualRollup="N/A" errors="0" errorRollup="0" items="7147181" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="77">0</twUnmetConstCnt><twDataSheet anchorID="78" twNameLen="15"><twClk2SUList anchorID="79" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>27.839</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="80"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>32462103814</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28035</twConnCnt></twConstCov><twStats anchorID="81"><twMinPer>27.839</twMinPer><twFootnote number="1" /><twMaxFreq>35.921</twMaxFreq><twMaxFromToDel>1.972</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Dec 23 00:59:34 2019 </twTimestamp></twFoot><twClientInfo anchorID="82"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4793 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
