Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar  8 19:15:32 2023
| Host         : DESKTOP-SM94CAU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      4 |            1 |
|      8 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |           10 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------+---------------------------+------------------+----------------+
|     Clock Signal     |                    Enable Signal                   |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------------------+---------------------------+------------------+----------------+
| ~ps2_clk_i_IBUF_BUFG |                                                    |                           |                1 |              1 |
| ~ps2_clk_i_IBUF_BUFG | controller/p_0_in[2]                               |                           |                1 |              1 |
| ~ps2_clk_i_IBUF_BUFG | controller/p_0_in[4]                               |                           |                1 |              1 |
| ~ps2_clk_i_IBUF_BUFG | controller/p_0_in[5]                               |                           |                1 |              1 |
| ~ps2_clk_i_IBUF_BUFG | controller/p_0_in[7]                               |                           |                1 |              1 |
| ~ps2_clk_i_IBUF_BUFG | controller/p_0_in[6]                               |                           |                1 |              1 |
| ~ps2_clk_i_IBUF_BUFG | controller/p_0_in[1]                               |                           |                1 |              1 |
| ~ps2_clk_i_IBUF_BUFG | controller/p_0_in[3]                               |                           |                1 |              1 |
| ~ps2_clk_i_IBUF_BUFG | controller/p_0_in[0]                               |                           |                1 |              1 |
| ~ps2_clk_i_IBUF_BUFG | controller/FSM_sequential_ps2_bus_state[3]_i_2_n_0 | controller/ps2_bus_state0 |                1 |              4 |
|  controller/CLK      | memory/neqOp                                       | rst_i_IBUF                |                2 |              8 |
| ~ps2_clk_i_IBUF_BUFG | controller/sign_data                               |                           |                2 |              8 |
+----------------------+----------------------------------------------------+---------------------------+------------------+----------------+


