Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Oct 20 05:54:45 2023
| Host         : r7cad-tsmc40r2 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
| Design       : ember_fpga_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.732        0.000                      0                11122        0.058        0.000                      0                11122        1.100        0.000                       0                  4135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sclk                             {0.000 5.000}        10.000          100.000         
sys_diff_clock_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_ember_fpga_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_ember_fpga_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sclk                                   0.732        0.000                      0                 8161        0.058        0.000                      0                 8161        4.600        0.000                       0                  4128  
sys_diff_clock_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_ember_fpga_clk_wiz_0        1.001        0.000                      0                 8161        0.259        0.000                      0                 8161        4.600        0.000                       0                  4130  
  clkfbout_ember_fpga_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_ember_fpga_clk_wiz_0  clk_out1_ember_fpga_clk_wiz_0        4.623        0.000                      0                 2960        0.552        0.000                      0                 2960  
**async_default**              sclk                           sclk                                 4.354        0.000                      0                 2960        0.352        0.000                      0                 2960  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 1.517ns (17.014%)  route 7.399ns (82.986%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 15.252 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599     5.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223     5.970 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     7.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     7.383 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     7.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     7.491 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     8.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     8.186 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     9.160    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     9.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     9.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.463    10.053    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X23Y328        LUT6 (Prop_lut6_I3_O)        0.043    10.096 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_217/O
                         net (fo=16, routed)          0.567    10.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_213
    SLICE_X34Y331        LUT3 (Prop_lut3_I1_O)        0.048    10.711 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_137/O
                         net (fo=4, routed)           0.448    11.158    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133_4
    SLICE_X37Y330        LUT4 (Prop_lut4_I1_O)        0.132    11.290 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=1, routed)           0.000    11.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.549 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.422    11.971    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X34Y331        LUT6 (Prop_lut6_I0_O)        0.043    12.014 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_59/O
                         net (fo=19, routed)          0.653    12.667    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X19Y334        LUT3 (Prop_lut3_I1_O)        0.043    12.710 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_19/O
                         net (fo=3, routed)           0.520    13.230    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]
    SLICE_X21Y336        LUT4 (Prop_lut4_I1_O)        0.043    13.273 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129/O
                         net (fo=1, routed)           0.000    13.273    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129_n_0
    SLICE_X21Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.466 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.319    13.785    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X21Y335        LUT6 (Prop_lut6_I5_O)        0.043    13.828 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.450    14.279    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X24Y332        LUT6 (Prop_lut6_I4_O)        0.043    14.322 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_4/O
                         net (fo=1, routed)           0.299    14.620    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_4_n_0
    SLICE_X24Y331        LUT6 (Prop_lut6_I2_O)        0.043    14.663 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_1/O
                         net (fo=1, routed)           0.000    14.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_4[0]
    SLICE_X24Y331        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.396    15.252    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y331        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/C
                         clock pessimism              0.445    15.697    
                         clock uncertainty           -0.335    15.362    
    SLICE_X24Y331        FDCE (Setup_fdce_C_D)        0.034    15.396    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 1.691ns (19.021%)  route 7.199ns (80.979%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=1 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 15.241 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599     5.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223     5.970 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     7.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     7.383 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     7.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     7.491 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     8.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     8.186 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     9.160    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     9.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     9.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.472    10.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X21Y327        LUT5 (Prop_lut5_I1_O)        0.043    10.105 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68/O
                         net (fo=13, routed)          0.525    10.630    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68_n_0
    SLICE_X21Y332        LUT3 (Prop_lut3_I1_O)        0.043    10.673 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.333    11.006    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X23Y332        LUT4 (Prop_lut4_I1_O)        0.043    11.049 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    11.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y332        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.774    12.082    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X41Y332        LUT3 (Prop_lut3_I1_O)        0.043    12.125 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26/O
                         net (fo=2, routed)           0.240    12.364    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26_n_0
    SLICE_X41Y332        LUT6 (Prop_lut6_I1_O)        0.043    12.407 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134/O
                         net (fo=1, routed)           0.281    12.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134_n_0
    SLICE_X39Y331        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    12.958 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.958    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65_n_0
    SLICE_X39Y332        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.069 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42/O[0]
                         net (fo=8, routed)           0.376    13.445    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42_n_7
    SLICE_X38Y329        LUT5 (Prop_lut5_I3_O)        0.124    13.569 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_17/O
                         net (fo=1, routed)           0.447    14.016    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_17_n_0
    SLICE_X38Y328        LUT5 (Prop_lut5_I4_O)        0.043    14.059 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_9/O
                         net (fo=1, routed)           0.299    14.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_9_n_0
    SLICE_X38Y328        LUT6 (Prop_lut6_I5_O)        0.043    14.400 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_3/O
                         net (fo=1, routed)           0.194    14.594    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_3_n_0
    SLICE_X40Y327        LUT5 (Prop_lut5_I2_O)        0.043    14.637 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_1/O
                         net (fo=1, routed)           0.000    14.637    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[4]
    SLICE_X40Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.385    15.241    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X40Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/C
                         clock pessimism              0.445    15.686    
                         clock uncertainty           -0.335    15.351    
    SLICE_X40Y327        FDCE (Setup_fdce_C_D)        0.034    15.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 1.691ns (19.028%)  route 7.196ns (80.972%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=1 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599     5.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223     5.970 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     7.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     7.383 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     7.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     7.491 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     8.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     8.186 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     9.160    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     9.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     9.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.472    10.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X21Y327        LUT5 (Prop_lut5_I1_O)        0.043    10.105 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68/O
                         net (fo=13, routed)          0.525    10.630    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68_n_0
    SLICE_X21Y332        LUT3 (Prop_lut3_I1_O)        0.043    10.673 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.333    11.006    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X23Y332        LUT4 (Prop_lut4_I1_O)        0.043    11.049 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    11.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y332        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.774    12.082    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X41Y332        LUT3 (Prop_lut3_I1_O)        0.043    12.125 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26/O
                         net (fo=2, routed)           0.240    12.364    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26_n_0
    SLICE_X41Y332        LUT6 (Prop_lut6_I1_O)        0.043    12.407 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134/O
                         net (fo=1, routed)           0.281    12.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134_n_0
    SLICE_X39Y331        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    12.958 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.958    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65_n_0
    SLICE_X39Y332        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.069 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42/O[0]
                         net (fo=8, routed)           0.353    13.421    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42_n_7
    SLICE_X36Y332        LUT5 (Prop_lut5_I3_O)        0.124    13.545 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_18/O
                         net (fo=1, routed)           0.318    13.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_18_n_0
    SLICE_X36Y331        LUT5 (Prop_lut5_I4_O)        0.043    13.906 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_9/O
                         net (fo=1, routed)           0.277    14.184    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_9_n_0
    SLICE_X39Y329        LUT6 (Prop_lut6_I5_O)        0.043    14.227 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3/O
                         net (fo=1, routed)           0.364    14.591    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3_n_0
    SLICE_X40Y328        LUT5 (Prop_lut5_I2_O)        0.043    14.634 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_1/O
                         net (fo=1, routed)           0.000    14.634    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[3]
    SLICE_X40Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.386    15.242    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X40Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/C
                         clock pessimism              0.445    15.687    
                         clock uncertainty           -0.335    15.352    
    SLICE_X40Y328        FDCE (Setup_fdce_C_D)        0.033    15.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                         -14.634    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 1.517ns (17.126%)  route 7.341ns (82.874%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 15.253 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599     5.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223     5.970 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     7.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     7.383 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     7.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     7.491 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     8.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     8.186 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     9.160    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     9.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     9.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.463    10.053    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X23Y328        LUT6 (Prop_lut6_I3_O)        0.043    10.096 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_217/O
                         net (fo=16, routed)          0.567    10.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_213
    SLICE_X34Y331        LUT3 (Prop_lut3_I1_O)        0.048    10.711 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_137/O
                         net (fo=4, routed)           0.448    11.158    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133_4
    SLICE_X37Y330        LUT4 (Prop_lut4_I1_O)        0.132    11.290 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=1, routed)           0.000    11.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.549 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.422    11.971    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X34Y331        LUT6 (Prop_lut6_I0_O)        0.043    12.014 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_59/O
                         net (fo=19, routed)          0.653    12.667    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X19Y334        LUT3 (Prop_lut3_I1_O)        0.043    12.710 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_19/O
                         net (fo=3, routed)           0.520    13.230    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]
    SLICE_X21Y336        LUT4 (Prop_lut4_I1_O)        0.043    13.273 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129/O
                         net (fo=1, routed)           0.000    13.273    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129_n_0
    SLICE_X21Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.466 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.319    13.785    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X21Y335        LUT6 (Prop_lut6_I5_O)        0.043    13.828 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.450    14.279    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X22Y332        LUT6 (Prop_lut6_I4_O)        0.043    14.322 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_4/O
                         net (fo=1, routed)           0.240    14.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_4_n_0
    SLICE_X25Y332        LUT6 (Prop_lut6_I2_O)        0.043    14.605 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_1/O
                         net (fo=1, routed)           0.000    14.605    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_4[1]
    SLICE_X25Y332        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.397    15.253    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X25Y332        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]/C
                         clock pessimism              0.445    15.698    
                         clock uncertainty           -0.335    15.363    
    SLICE_X25Y332        FDCE (Setup_fdce_C_D)        0.034    15.397    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 1.517ns (17.129%)  route 7.339ns (82.871%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 15.261 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599     5.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223     5.970 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     7.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     7.383 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     7.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     7.491 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     8.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     8.186 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     9.160    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     9.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     9.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.463    10.053    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X23Y328        LUT6 (Prop_lut6_I3_O)        0.043    10.096 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_217/O
                         net (fo=16, routed)          0.567    10.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_213
    SLICE_X34Y331        LUT3 (Prop_lut3_I1_O)        0.048    10.711 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_137/O
                         net (fo=4, routed)           0.448    11.158    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133_4
    SLICE_X37Y330        LUT4 (Prop_lut4_I1_O)        0.132    11.290 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=1, routed)           0.000    11.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.549 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.422    11.971    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X34Y331        LUT6 (Prop_lut6_I0_O)        0.043    12.014 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_59/O
                         net (fo=19, routed)          0.653    12.667    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X19Y334        LUT3 (Prop_lut3_I1_O)        0.043    12.710 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_19/O
                         net (fo=3, routed)           0.520    13.230    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]
    SLICE_X21Y336        LUT4 (Prop_lut4_I1_O)        0.043    13.273 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129/O
                         net (fo=1, routed)           0.000    13.273    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129_n_0
    SLICE_X21Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.466 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.319    13.785    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X21Y335        LUT6 (Prop_lut6_I5_O)        0.043    13.828 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.488    14.316    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X21Y335        LUT6 (Prop_lut6_I4_O)        0.043    14.359 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_4/O
                         net (fo=1, routed)           0.201    14.560    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_4_n_0
    SLICE_X19Y335        LUT6 (Prop_lut6_I2_O)        0.043    14.603 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_1/O
                         net (fo=1, routed)           0.000    14.603    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_4[5]
    SLICE_X19Y335        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.405    15.261    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X19Y335        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/C
                         clock pessimism              0.445    15.706    
                         clock uncertainty           -0.335    15.371    
    SLICE_X19Y335        FDCE (Setup_fdce_C_D)        0.034    15.405    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 1.691ns (19.136%)  route 7.146ns (80.864%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599     5.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223     5.970 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     7.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     7.383 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     7.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     7.491 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     8.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     8.186 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     9.160    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     9.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     9.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.472    10.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X21Y327        LUT5 (Prop_lut5_I1_O)        0.043    10.105 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68/O
                         net (fo=13, routed)          0.525    10.630    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68_n_0
    SLICE_X21Y332        LUT3 (Prop_lut3_I1_O)        0.043    10.673 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.333    11.006    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X23Y332        LUT4 (Prop_lut4_I1_O)        0.043    11.049 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    11.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y332        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.774    12.082    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X41Y332        LUT3 (Prop_lut3_I1_O)        0.043    12.125 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26/O
                         net (fo=2, routed)           0.240    12.364    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26_n_0
    SLICE_X41Y332        LUT6 (Prop_lut6_I1_O)        0.043    12.407 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134/O
                         net (fo=1, routed)           0.281    12.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134_n_0
    SLICE_X39Y331        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    12.958 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.958    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65_n_0
    SLICE_X39Y332        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.069 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42/O[0]
                         net (fo=8, routed)           0.398    13.467    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42_n_7
    SLICE_X37Y329        LUT6 (Prop_lut6_I2_O)        0.124    13.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_17/O
                         net (fo=1, routed)           0.236    13.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_17_n_0
    SLICE_X37Y329        LUT5 (Prop_lut5_I4_O)        0.043    13.870 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_8/O
                         net (fo=1, routed)           0.282    14.152    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_8_n_0
    SLICE_X40Y328        LUT6 (Prop_lut6_I3_O)        0.043    14.195 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_3/O
                         net (fo=1, routed)           0.346    14.541    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_3_n_0
    SLICE_X40Y328        LUT5 (Prop_lut5_I2_O)        0.043    14.584 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_1/O
                         net (fo=1, routed)           0.000    14.584    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[2]
    SLICE_X40Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.386    15.242    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X40Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/C
                         clock pessimism              0.445    15.687    
                         clock uncertainty           -0.335    15.352    
    SLICE_X40Y328        FDCE (Setup_fdce_C_D)        0.034    15.386    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 1.517ns (17.185%)  route 7.311ns (82.815%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 15.258 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599     5.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223     5.970 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     7.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     7.383 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     7.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     7.491 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     8.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     8.186 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     9.160    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     9.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     9.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.463    10.053    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X23Y328        LUT6 (Prop_lut6_I3_O)        0.043    10.096 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_217/O
                         net (fo=16, routed)          0.567    10.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_213
    SLICE_X34Y331        LUT3 (Prop_lut3_I1_O)        0.048    10.711 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_137/O
                         net (fo=4, routed)           0.448    11.158    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133_4
    SLICE_X37Y330        LUT4 (Prop_lut4_I1_O)        0.132    11.290 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=1, routed)           0.000    11.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.549 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.422    11.971    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X34Y331        LUT6 (Prop_lut6_I0_O)        0.043    12.014 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_59/O
                         net (fo=19, routed)          0.653    12.667    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X19Y334        LUT3 (Prop_lut3_I1_O)        0.043    12.710 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_19/O
                         net (fo=3, routed)           0.520    13.230    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]
    SLICE_X21Y336        LUT4 (Prop_lut4_I1_O)        0.043    13.273 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129/O
                         net (fo=1, routed)           0.000    13.273    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129_n_0
    SLICE_X21Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.466 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.319    13.785    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X21Y335        LUT6 (Prop_lut6_I5_O)        0.043    13.828 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.448    14.277    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X22Y333        LUT6 (Prop_lut6_I4_O)        0.043    14.320 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_4/O
                         net (fo=1, routed)           0.212    14.532    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_4_n_0
    SLICE_X23Y333        LUT6 (Prop_lut6_I2_O)        0.043    14.575 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_1/O
                         net (fo=1, routed)           0.000    14.575    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_4[2]
    SLICE_X23Y333        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.402    15.258    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X23Y333        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]/C
                         clock pessimism              0.445    15.703    
                         clock uncertainty           -0.335    15.368    
    SLICE_X23Y333        FDCE (Setup_fdce_C_D)        0.034    15.402    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]
  -------------------------------------------------------------------
                         required time                         15.402    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 1.691ns (19.232%)  route 7.102ns (80.768%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=1 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599     5.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223     5.970 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     7.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     7.383 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     7.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     7.491 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     8.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     8.186 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     9.160    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     9.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     9.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.472    10.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X21Y327        LUT5 (Prop_lut5_I1_O)        0.043    10.105 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68/O
                         net (fo=13, routed)          0.525    10.630    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68_n_0
    SLICE_X21Y332        LUT3 (Prop_lut3_I1_O)        0.043    10.673 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.333    11.006    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X23Y332        LUT4 (Prop_lut4_I1_O)        0.043    11.049 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    11.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y332        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.308 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.774    12.082    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X41Y332        LUT3 (Prop_lut3_I1_O)        0.043    12.125 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26/O
                         net (fo=2, routed)           0.240    12.364    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26_n_0
    SLICE_X41Y332        LUT6 (Prop_lut6_I1_O)        0.043    12.407 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134/O
                         net (fo=1, routed)           0.281    12.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134_n_0
    SLICE_X39Y331        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    12.958 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.958    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65_n_0
    SLICE_X39Y332        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.069 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42/O[0]
                         net (fo=8, routed)           0.347    13.416    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42_n_7
    SLICE_X40Y332        LUT5 (Prop_lut5_I3_O)        0.124    13.540 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_17/O
                         net (fo=1, routed)           0.359    13.899    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_17_n_0
    SLICE_X40Y332        LUT5 (Prop_lut5_I4_O)        0.043    13.942 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_9/O
                         net (fo=1, routed)           0.188    14.130    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_9_n_0
    SLICE_X40Y333        LUT6 (Prop_lut6_I5_O)        0.043    14.173 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_3/O
                         net (fo=1, routed)           0.324    14.497    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_3_n_0
    SLICE_X40Y328        LUT5 (Prop_lut5_I2_O)        0.043    14.540 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[5]_i_1/O
                         net (fo=1, routed)           0.000    14.540    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[5]
    SLICE_X40Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.386    15.242    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X40Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/C
                         clock pessimism              0.445    15.687    
                         clock uncertainty           -0.335    15.352    
    SLICE_X40Y328        FDCE (Setup_fdce_C_D)        0.034    15.386    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                         -14.540    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 1.517ns (17.226%)  route 7.290ns (82.774%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 15.260 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599     5.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223     5.970 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     7.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     7.383 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     7.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     7.491 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     8.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     8.186 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     9.160    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     9.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     9.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.463    10.053    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X23Y328        LUT6 (Prop_lut6_I3_O)        0.043    10.096 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_217/O
                         net (fo=16, routed)          0.567    10.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_213
    SLICE_X34Y331        LUT3 (Prop_lut3_I1_O)        0.048    10.711 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_137/O
                         net (fo=4, routed)           0.448    11.158    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133_4
    SLICE_X37Y330        LUT4 (Prop_lut4_I1_O)        0.132    11.290 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=1, routed)           0.000    11.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.549 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.422    11.971    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X34Y331        LUT6 (Prop_lut6_I0_O)        0.043    12.014 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_59/O
                         net (fo=19, routed)          0.653    12.667    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X19Y334        LUT3 (Prop_lut3_I1_O)        0.043    12.710 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_19/O
                         net (fo=3, routed)           0.520    13.230    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]
    SLICE_X21Y336        LUT4 (Prop_lut4_I1_O)        0.043    13.273 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129/O
                         net (fo=1, routed)           0.000    13.273    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129_n_0
    SLICE_X21Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.466 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.319    13.785    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X21Y335        LUT6 (Prop_lut6_I5_O)        0.043    13.828 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.294    14.123    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X22Y335        LUT6 (Prop_lut6_I4_O)        0.043    14.166 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_4/O
                         net (fo=1, routed)           0.345    14.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_4_n_0
    SLICE_X23Y335        LUT6 (Prop_lut6_I2_O)        0.043    14.554 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[4]_i_1/O
                         net (fo=1, routed)           0.000    14.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_4[4]
    SLICE_X23Y335        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.404    15.260    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X23Y335        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[4]/C
                         clock pessimism              0.445    15.705    
                         clock uncertainty           -0.335    15.370    
    SLICE_X23Y335        FDCE (Setup_fdce_C_D)        0.034    15.404    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[4]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -14.554    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 1.517ns (17.345%)  route 7.229ns (82.655%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 15.255 - 10.000 ) 
    Source Clock Delay      (SCD):    5.747ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599     5.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223     5.970 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     7.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     7.383 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     7.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     7.491 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     8.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     8.186 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     9.160    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     9.203 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     9.547    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     9.590 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.463    10.053    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X23Y328        LUT6 (Prop_lut6_I3_O)        0.043    10.096 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_217/O
                         net (fo=16, routed)          0.567    10.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_213
    SLICE_X34Y331        LUT3 (Prop_lut3_I1_O)        0.048    10.711 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_137/O
                         net (fo=4, routed)           0.448    11.158    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133_4
    SLICE_X37Y330        LUT4 (Prop_lut4_I1_O)        0.132    11.290 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=1, routed)           0.000    11.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.549 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.422    11.971    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X34Y331        LUT6 (Prop_lut6_I0_O)        0.043    12.014 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_59/O
                         net (fo=19, routed)          0.653    12.667    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X19Y334        LUT3 (Prop_lut3_I1_O)        0.043    12.710 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_19/O
                         net (fo=3, routed)           0.520    13.230    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]
    SLICE_X21Y336        LUT4 (Prop_lut4_I1_O)        0.043    13.273 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129/O
                         net (fo=1, routed)           0.000    13.273    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129_n_0
    SLICE_X21Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.466 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.319    13.785    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X21Y335        LUT6 (Prop_lut6_I5_O)        0.043    13.828 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.225    14.053    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X22Y334        LUT6 (Prop_lut6_I4_O)        0.043    14.096 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_4/O
                         net (fo=1, routed)           0.354    14.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_4_n_0
    SLICE_X24Y334        LUT6 (Prop_lut6_I2_O)        0.043    14.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_1/O
                         net (fo=1, routed)           0.000    14.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_4[3]
    SLICE_X24Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.399    15.255    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]/C
                         clock pessimism              0.445    15.700    
                         clock uncertainty           -0.335    15.365    
    SLICE_X24Y334        FDCE (Setup_fdce_C_D)        0.034    15.399    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -14.493    
  -------------------------------------------------------------------
                         slack                                  0.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sa_rdy
                            (input port clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][30]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.261ns (30.035%)  route 2.938ns (69.965%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    D16                                               0.000     2.000 f  sa_rdy (IN)
                         net (fo=0)                   0.000     2.000    sa_rdy
    D16                  IBUF (Prop_ibuf_I_O)         1.189     3.189 f  sa_rdy_IBUF_inst/O
                         net (fo=56, routed)          2.498     5.687    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_rdy
    SLICE_X9Y315         LUT6 (Prop_lut6_I3_O)        0.036     5.723 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][30]_i_3/O
                         net (fo=1, routed)           0.440     6.163    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][30]_i_3_n_0
    SLICE_X9Y314         LUT4 (Prop_lut4_I1_O)        0.036     6.199 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][30]_i_1/O
                         net (fo=1, routed)           0.000     6.199    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][30]_i_1_n_0
    SLICE_X9Y314         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.604     5.752    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y314         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][30]/C
                         clock pessimism              0.000     5.752    
                         clock uncertainty            0.235     5.987    
    SLICE_X9Y314         FDCE (Hold_fdce_C_D)         0.154     6.141    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -6.141    
                         arrival time                           6.199    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.650%)  route 0.221ns (63.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.727     2.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X13Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y321        FDCE (Prop_fdce_C_Q)         0.100     2.387 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[17]/Q
                         net (fo=1, routed)           0.221     2.608    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[17]
    SLICE_X11Y322        LUT6 (Prop_lut6_I1_O)        0.028     2.636 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[18]_i_1/O
                         net (fo=1, routed)           0.000     2.636    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[18]
    SLICE_X11Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.970     2.801    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X11Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[18]/C
                         clock pessimism             -0.484     2.317    
                         clock uncertainty            0.200     2.517    
    SLICE_X11Y322        FDCE (Hold_fdce_C_D)         0.060     2.577    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.638%)  route 0.189ns (56.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.738     2.359    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/mclk
    SLICE_X8Y304         FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y304         FDSE (Prop_fdse_C_Q)         0.118     2.477 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[29]/Q
                         net (fo=4, routed)           0.189     2.665    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_inst/Q[29]
    SLICE_X9Y303         LUT2 (Prop_lut2_I1_O)        0.028     2.693 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_inst/state_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.693    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_data[15]
    SLICE_X9Y303         FDRE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.983     2.883    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/mclk
    SLICE_X9Y303         FDRE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[15]/C
                         clock pessimism             -0.510     2.373    
                         clock uncertainty            0.200     2.573    
    SLICE_X9Y303         FDRE (Hold_fdre_C_D)         0.060     2.633    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.146ns (41.755%)  route 0.204ns (58.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.724     2.345    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X12Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y324        FDCE (Prop_fdce_C_Q)         0.118     2.463 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/Q
                         net (fo=17, routed)          0.204     2.666    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5_n_0
    SLICE_X12Y324        LUT3 (Prop_lut3_I0_O)        0.028     2.694 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[1]_rep__5_i_1/O
                         net (fo=1, routed)           0.000     2.694    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[1]_rep__5_i_1_n_0
    SLICE_X12Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.967     2.867    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X12Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
                         clock pessimism             -0.522     2.345    
                         clock uncertainty            0.200     2.545    
    SLICE_X12Y324        FDCE (Hold_fdce_C_D)         0.087     2.632    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.426%)  route 0.197ns (60.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.738     2.359    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y302        FDCE (Prop_fdce_C_Q)         0.100     2.459 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/Q
                         net (fo=3, routed)           0.197     2.655    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[17]
    SLICE_X15Y302        LUT6 (Prop_lut6_I5_O)        0.028     2.683 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][17]_i_1/O
                         net (fo=1, routed)           0.000     2.683    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][17]_i_1_n_0
    SLICE_X15Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.984     2.884    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/C
                         clock pessimism             -0.525     2.359    
                         clock uncertainty            0.200     2.559    
    SLICE_X15Y302        FDCE (Hold_fdce_C_D)         0.061     2.620    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.636%)  route 0.205ns (58.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.737     2.358    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y306        FDCE (Prop_fdce_C_Q)         0.118     2.476 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/Q
                         net (fo=3, routed)           0.205     2.680    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[35]
    SLICE_X14Y306        LUT6 (Prop_lut6_I5_O)        0.028     2.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][35]_i_1/O
                         net (fo=1, routed)           0.000     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][35]_i_1_n_0
    SLICE_X14Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.983     2.883    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/C
                         clock pessimism             -0.525     2.358    
                         clock uncertainty            0.200     2.558    
    SLICE_X14Y306        FDCE (Hold_fdce_C_D)         0.087     2.645    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.077%)  route 0.227ns (63.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.720     2.280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X40Y317        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y317        FDCE (Prop_fdce_C_Q)         0.100     2.380 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[103]/Q
                         net (fo=1, routed)           0.227     2.607    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[103]
    SLICE_X36Y317        LUT3 (Prop_lut3_I1_O)        0.028     2.635 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[104]_i_1/O
                         net (fo=1, routed)           0.000     2.635    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[104]
    SLICE_X36Y317        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.964     2.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X36Y317        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[104]/C
                         clock pessimism             -0.484     2.311    
                         clock uncertainty            0.200     2.511    
    SLICE_X36Y317        FDCE (Hold_fdce_C_D)         0.060     2.571    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[104]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.463%)  route 0.196ns (60.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.736     2.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X23Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y302        FDCE (Prop_fdce_C_Q)         0.100     2.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/Q
                         net (fo=3, routed)           0.196     2.653    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[5]
    SLICE_X23Y302        LUT6 (Prop_lut6_I5_O)        0.028     2.681 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][5]_i_1/O
                         net (fo=1, routed)           0.000     2.681    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][5]_i_1_n_0
    SLICE_X23Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.981     2.881    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X23Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/C
                         clock pessimism             -0.524     2.357    
                         clock uncertainty            0.200     2.557    
    SLICE_X23Y302        FDCE (Hold_fdce_C_D)         0.060     2.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.146ns (38.081%)  route 0.237ns (61.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.738     2.359    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/mclk
    SLICE_X10Y304        FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y304        FDSE (Prop_fdse_C_Q)         0.118     2.477 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[28]/Q
                         net (fo=5, routed)           0.237     2.714    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_inst/Q[28]
    SLICE_X12Y306        LUT2 (Prop_lut2_I0_O)        0.028     2.742 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_inst/state_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_data[14]
    SLICE_X12Y306        FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.983     2.883    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/mclk
    SLICE_X12Y306        FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[14]/C
                         clock pessimism             -0.492     2.391    
                         clock uncertainty            0.200     2.591    
    SLICE_X12Y306        FDSE (Hold_fdse_C_D)         0.087     2.678    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.420%)  route 0.197ns (60.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.735     2.356    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y312         FDCE (Prop_fdce_C_Q)         0.100     2.456 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/Q
                         net (fo=3, routed)           0.197     2.653    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[22]
    SLICE_X9Y312         LUT6 (Prop_lut6_I5_O)        0.028     2.681 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][22]_i_1/O
                         net (fo=1, routed)           0.000     2.681    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][22]_i_1_n_0
    SLICE_X9Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.979     2.879    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
                         clock pessimism             -0.523     2.356    
                         clock uncertainty            0.200     2.556    
    SLICE_X9Y312         FDCE (Hold_fdce_C_D)         0.060     2.616    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PROG_SCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X12Y324  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__4/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X30Y339  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][55]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X24Y339  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][56]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X8Y334   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][60]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X26Y339  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][124]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X36Y304  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][72]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X46Y305  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][73]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X50Y324  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][76]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X12Y324  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X12Y324  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
Low Pulse Width   Slow    FDSE/C       n/a            0.400         5.000       4.600      SLICE_X10Y304  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X11Y303  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[25]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X10Y304  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[27]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.400         5.000       4.600      SLICE_X10Y304  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X33Y316  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_bits_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X29Y317  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_bits_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X46Y305  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][73]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X11Y325  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][28]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y232  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X15Y315  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[9]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X23Y322  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X12Y324  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X23Y328  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X23Y328  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__0/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X23Y328  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X23Y328  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X12Y324  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__4/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X12Y324  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 1.517ns (17.014%)  route 7.399ns (82.986%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.067ns = ( 8.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599    -1.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223    -1.287 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     0.083    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     0.126 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     0.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     0.234 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     0.805    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     0.929 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     1.903    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     1.946 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     2.333 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.463     2.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X23Y328        LUT6 (Prop_lut6_I3_O)        0.043     2.838 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_217/O
                         net (fo=16, routed)          0.567     3.405    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_213
    SLICE_X34Y331        LUT3 (Prop_lut3_I1_O)        0.048     3.453 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_137/O
                         net (fo=4, routed)           0.448     3.901    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133_4
    SLICE_X37Y330        LUT4 (Prop_lut4_I1_O)        0.132     4.033 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=1, routed)           0.000     4.033    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.292 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.422     4.714    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X34Y331        LUT6 (Prop_lut6_I0_O)        0.043     4.757 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_59/O
                         net (fo=19, routed)          0.653     5.410    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X19Y334        LUT3 (Prop_lut3_I1_O)        0.043     5.453 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_19/O
                         net (fo=3, routed)           0.520     5.973    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]
    SLICE_X21Y336        LUT4 (Prop_lut4_I1_O)        0.043     6.016 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129/O
                         net (fo=1, routed)           0.000     6.016    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129_n_0
    SLICE_X21Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.209 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.319     6.528    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X21Y335        LUT6 (Prop_lut6_I5_O)        0.043     6.571 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.450     7.021    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X24Y332        LUT6 (Prop_lut6_I4_O)        0.043     7.064 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_4/O
                         net (fo=1, routed)           0.299     7.363    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_4_n_0
    SLICE_X24Y331        LUT6 (Prop_lut6_I2_O)        0.043     7.406 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[0]_i_1/O
                         net (fo=1, routed)           0.000     7.406    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_4[0]
    SLICE_X24Y331        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.396     8.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y331        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]/C
                         clock pessimism             -0.494     8.440    
                         clock uncertainty           -0.066     8.373    
    SLICE_X24Y331        FDCE (Setup_fdce_C_D)        0.034     8.407    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[0]
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 1.691ns (19.021%)  route 7.199ns (80.979%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=1 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 8.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599    -1.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223    -1.287 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     0.083    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     0.126 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     0.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     0.234 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     0.805    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     0.929 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     1.903    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     1.946 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     2.333 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.472     2.805    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X21Y327        LUT5 (Prop_lut5_I1_O)        0.043     2.848 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68/O
                         net (fo=13, routed)          0.525     3.373    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68_n_0
    SLICE_X21Y332        LUT3 (Prop_lut3_I1_O)        0.043     3.416 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.333     3.748    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X23Y332        LUT4 (Prop_lut4_I1_O)        0.043     3.791 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000     3.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y332        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.050 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.774     4.824    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X41Y332        LUT3 (Prop_lut3_I1_O)        0.043     4.867 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26/O
                         net (fo=2, routed)           0.240     5.107    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26_n_0
    SLICE_X41Y332        LUT6 (Prop_lut6_I1_O)        0.043     5.150 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134/O
                         net (fo=1, routed)           0.281     5.431    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134_n_0
    SLICE_X39Y331        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.700 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.700    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65_n_0
    SLICE_X39Y332        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.811 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42/O[0]
                         net (fo=8, routed)           0.376     6.187    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42_n_7
    SLICE_X38Y329        LUT5 (Prop_lut5_I3_O)        0.124     6.311 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_17/O
                         net (fo=1, routed)           0.447     6.758    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_17_n_0
    SLICE_X38Y328        LUT5 (Prop_lut5_I4_O)        0.043     6.801 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_9/O
                         net (fo=1, routed)           0.299     7.100    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_9_n_0
    SLICE_X38Y328        LUT6 (Prop_lut6_I5_O)        0.043     7.143 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_3/O
                         net (fo=1, routed)           0.194     7.337    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_3_n_0
    SLICE_X40Y327        LUT5 (Prop_lut5_I2_O)        0.043     7.380 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_1/O
                         net (fo=1, routed)           0.000     7.380    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[4]
    SLICE_X40Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.385     8.922    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X40Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/C
                         clock pessimism             -0.494     8.429    
                         clock uncertainty           -0.066     8.362    
    SLICE_X40Y327        FDCE (Setup_fdce_C_D)        0.034     8.396    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]
  -------------------------------------------------------------------
                         required time                          8.396    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 1.691ns (19.028%)  route 7.196ns (80.972%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=1 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.077ns = ( 8.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599    -1.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223    -1.287 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     0.083    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     0.126 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     0.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     0.234 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     0.805    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     0.929 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     1.903    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     1.946 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     2.333 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.472     2.805    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X21Y327        LUT5 (Prop_lut5_I1_O)        0.043     2.848 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68/O
                         net (fo=13, routed)          0.525     3.373    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68_n_0
    SLICE_X21Y332        LUT3 (Prop_lut3_I1_O)        0.043     3.416 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.333     3.748    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X23Y332        LUT4 (Prop_lut4_I1_O)        0.043     3.791 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000     3.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y332        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.050 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.774     4.824    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X41Y332        LUT3 (Prop_lut3_I1_O)        0.043     4.867 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26/O
                         net (fo=2, routed)           0.240     5.107    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26_n_0
    SLICE_X41Y332        LUT6 (Prop_lut6_I1_O)        0.043     5.150 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134/O
                         net (fo=1, routed)           0.281     5.431    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134_n_0
    SLICE_X39Y331        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.700 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.700    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65_n_0
    SLICE_X39Y332        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.811 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42/O[0]
                         net (fo=8, routed)           0.353     6.164    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42_n_7
    SLICE_X36Y332        LUT5 (Prop_lut5_I3_O)        0.124     6.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_18/O
                         net (fo=1, routed)           0.318     6.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_18_n_0
    SLICE_X36Y331        LUT5 (Prop_lut5_I4_O)        0.043     6.649 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_9/O
                         net (fo=1, routed)           0.277     6.926    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_9_n_0
    SLICE_X39Y329        LUT6 (Prop_lut6_I5_O)        0.043     6.969 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3/O
                         net (fo=1, routed)           0.364     7.334    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3_n_0
    SLICE_X40Y328        LUT5 (Prop_lut5_I2_O)        0.043     7.377 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_1/O
                         net (fo=1, routed)           0.000     7.377    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[3]
    SLICE_X40Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.386     8.923    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X40Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/C
                         clock pessimism             -0.494     8.430    
                         clock uncertainty           -0.066     8.363    
    SLICE_X40Y328        FDCE (Setup_fdce_C_D)        0.033     8.396    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]
  -------------------------------------------------------------------
                         required time                          8.396    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 sa_do[39]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 1.733ns (20.134%)  route 6.874ns (79.866%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT4=1 LUT6=8)
  Input Delay:            4.000ns
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    D11                                               0.000    -1.799 f  sa_do[39] (IN)
                         net (fo=0)                   0.000    -1.799    sa_do[39]
    D11                  IBUF (Prop_ibuf_I_O)         1.303    -0.496 f  sa_do_IBUF[39]_inst/O
                         net (fo=7, routed)           3.873     3.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[39]
    SLICE_X22Y310        LUT2 (Prop_lut2_I0_O)        0.043     3.419 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[39]_i_7/O
                         net (fo=2, routed)           0.172     3.592    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[39]_i_7_n_0
    SLICE_X22Y310        LUT6 (Prop_lut6_I3_O)        0.043     3.635 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_66/O
                         net (fo=1, routed)           0.281     3.916    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_66_n_0
    SLICE_X19Y310        LUT6 (Prop_lut6_I5_O)        0.043     3.959 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_49/O
                         net (fo=1, routed)           0.325     4.284    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_49_n_0
    SLICE_X15Y310        LUT6 (Prop_lut6_I4_O)        0.043     4.327 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_20/O
                         net (fo=1, routed)           0.099     4.426    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_20_n_0
    SLICE_X15Y310        LUT6 (Prop_lut6_I0_O)        0.043     4.469 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_12/O
                         net (fo=2, routed)           0.310     4.779    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_12_n_0
    SLICE_X19Y315        LUT6 (Prop_lut6_I1_O)        0.043     4.822 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_4/O
                         net (fo=1, routed)           0.273     5.094    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_4_n_0
    SLICE_X19Y315        LUT6 (Prop_lut6_I4_O)        0.043     5.137 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_1/O
                         net (fo=6, routed)           0.439     5.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]_0[4]
    SLICE_X22Y308        LUT6 (Prop_lut6_I1_O)        0.043     5.619 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_3/O
                         net (fo=1, routed)           0.440     6.059    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_3_n_0
    SLICE_X34Y308        LUT6 (Prop_lut6_I4_O)        0.043     6.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_2/O
                         net (fo=1, routed)           0.329     6.432    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_2_n_0
    SLICE_X34Y308        LUT4 (Prop_lut4_I2_O)        0.043     6.475 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_1/O
                         net (fo=1, routed)           0.333     6.808    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[5]
    SLICE_X34Y308        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.401     8.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X34Y308        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/C
                         clock pessimism             -0.830     7.907    
                         clock uncertainty           -0.066     7.840    
    SLICE_X34Y308        FDCE (Setup_fdce_C_D)       -0.010     7.830    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 sa_do[39]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 1.733ns (20.097%)  route 6.890ns (79.903%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT6=9)
  Input Delay:            4.000ns
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    D11                                               0.000    -1.799 f  sa_do[39] (IN)
                         net (fo=0)                   0.000    -1.799    sa_do[39]
    D11                  IBUF (Prop_ibuf_I_O)         1.303    -0.496 f  sa_do_IBUF[39]_inst/O
                         net (fo=7, routed)           3.873     3.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[39]
    SLICE_X22Y310        LUT2 (Prop_lut2_I0_O)        0.043     3.419 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[39]_i_7/O
                         net (fo=2, routed)           0.172     3.592    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[39]_i_7_n_0
    SLICE_X22Y310        LUT6 (Prop_lut6_I3_O)        0.043     3.635 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_66/O
                         net (fo=1, routed)           0.281     3.916    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_66_n_0
    SLICE_X19Y310        LUT6 (Prop_lut6_I5_O)        0.043     3.959 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_49/O
                         net (fo=1, routed)           0.325     4.284    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_49_n_0
    SLICE_X15Y310        LUT6 (Prop_lut6_I4_O)        0.043     4.327 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_20/O
                         net (fo=1, routed)           0.099     4.426    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_20_n_0
    SLICE_X15Y310        LUT6 (Prop_lut6_I0_O)        0.043     4.469 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_12/O
                         net (fo=2, routed)           0.498     4.967    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_12_n_0
    SLICE_X18Y318        LUT6 (Prop_lut6_I3_O)        0.043     5.010 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_16/O
                         net (fo=1, routed)           0.255     5.264    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_16_n_0
    SLICE_X18Y318        LUT6 (Prop_lut6_I2_O)        0.043     5.307 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_6/O
                         net (fo=2, routed)           0.393     5.700    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_6_n_0
    SLICE_X18Y313        LUT6 (Prop_lut6_I0_O)        0.043     5.743 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/prdata_sr[6]_i_9/O
                         net (fo=1, routed)           0.572     6.315    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]_0
    SLICE_X27Y308        LUT6 (Prop_lut6_I3_O)        0.043     6.358 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_3/O
                         net (fo=1, routed)           0.423     6.781    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_3_n_0
    SLICE_X34Y308        LUT6 (Prop_lut6_I2_O)        0.043     6.824 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_1/O
                         net (fo=1, routed)           0.000     6.824    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[6]
    SLICE_X34Y308        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.401     8.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X34Y308        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/C
                         clock pessimism             -0.830     7.907    
                         clock uncertainty           -0.066     7.840    
    SLICE_X34Y308        FDCE (Setup_fdce_C_D)        0.034     7.874    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 1.517ns (17.126%)  route 7.341ns (82.874%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.066ns = ( 8.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599    -1.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223    -1.287 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     0.083    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     0.126 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     0.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     0.234 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     0.805    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     0.929 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     1.903    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     1.946 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     2.333 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.463     2.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X23Y328        LUT6 (Prop_lut6_I3_O)        0.043     2.838 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_217/O
                         net (fo=16, routed)          0.567     3.405    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_213
    SLICE_X34Y331        LUT3 (Prop_lut3_I1_O)        0.048     3.453 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_137/O
                         net (fo=4, routed)           0.448     3.901    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133_4
    SLICE_X37Y330        LUT4 (Prop_lut4_I1_O)        0.132     4.033 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=1, routed)           0.000     4.033    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.292 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.422     4.714    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X34Y331        LUT6 (Prop_lut6_I0_O)        0.043     4.757 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_59/O
                         net (fo=19, routed)          0.653     5.410    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X19Y334        LUT3 (Prop_lut3_I1_O)        0.043     5.453 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_19/O
                         net (fo=3, routed)           0.520     5.973    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]
    SLICE_X21Y336        LUT4 (Prop_lut4_I1_O)        0.043     6.016 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129/O
                         net (fo=1, routed)           0.000     6.016    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129_n_0
    SLICE_X21Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.209 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.319     6.528    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X21Y335        LUT6 (Prop_lut6_I5_O)        0.043     6.571 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.450     7.021    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X22Y332        LUT6 (Prop_lut6_I4_O)        0.043     7.064 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_4/O
                         net (fo=1, routed)           0.240     7.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_4_n_0
    SLICE_X25Y332        LUT6 (Prop_lut6_I2_O)        0.043     7.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_1/O
                         net (fo=1, routed)           0.000     7.347    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_4[1]
    SLICE_X25Y332        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.397     8.934    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X25Y332        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]/C
                         clock pessimism             -0.494     8.441    
                         clock uncertainty           -0.066     8.374    
    SLICE_X25Y332        FDCE (Setup_fdce_C_D)        0.034     8.408    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 sa_do[34]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 1.756ns (20.440%)  route 6.835ns (79.560%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT6=6 MUXF7=1)
  Input Delay:            4.000ns
  Clock Path Skew:        3.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 8.723 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    L13                                               0.000    -1.799 r  sa_do[34] (IN)
                         net (fo=0)                   0.000    -1.799    sa_do[34]
    L13                  IBUF (Prop_ibuf_I_O)         1.272    -0.527 r  sa_do_IBUF[34]_inst/O
                         net (fo=7, routed)           3.954     3.427    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[34]
    SLICE_X24Y313        LUT4 (Prop_lut4_I1_O)        0.043     3.470 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[34]_i_6/O
                         net (fo=2, routed)           0.453     3.923    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[34]_i_6_n_0
    SLICE_X17Y313        LUT6 (Prop_lut6_I4_O)        0.043     3.966 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_24/O
                         net (fo=1, routed)           0.268     4.234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_24_n_0
    SLICE_X15Y312        LUT6 (Prop_lut6_I5_O)        0.043     4.277 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_7/O
                         net (fo=3, routed)           0.456     4.733    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_7_n_0
    SLICE_X17Y311        LUT6 (Prop_lut6_I5_O)        0.043     4.776 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_i_5/O
                         net (fo=1, routed)           0.570     5.346    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_i_5_n_0
    SLICE_X16Y322        LUT6 (Prop_lut6_I3_O)        0.043     5.389 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_i_3/O
                         net (fo=1, routed)           0.000     5.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_i_3_n_0
    SLICE_X16Y322        MUXF7 (Prop_muxf7_I1_O)      0.103     5.492 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_reg_i_1/O
                         net (fo=2, routed)           0.621     6.113    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]_0[27]
    SLICE_X34Y325        LUT6 (Prop_lut6_I2_O)        0.123     6.236 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[154]_i_2/O
                         net (fo=1, routed)           0.512     6.748    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[154]_i_2_n_0
    SLICE_X37Y328        LUT6 (Prop_lut6_I2_O)        0.043     6.791 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[154]_i_1/O
                         net (fo=1, routed)           0.000     6.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[154]
    SLICE_X37Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.388     8.723    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X37Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]/C
                         clock pessimism             -0.830     7.894    
                         clock uncertainty           -0.066     7.827    
    SLICE_X37Y328        FDCE (Setup_fdce_C_D)        0.033     7.860    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 1.517ns (17.129%)  route 7.339ns (82.871%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 8.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599    -1.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223    -1.287 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     0.083    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     0.126 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     0.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     0.234 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     0.805    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     0.929 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     1.903    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     1.946 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     2.333 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.463     2.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X23Y328        LUT6 (Prop_lut6_I3_O)        0.043     2.838 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_217/O
                         net (fo=16, routed)          0.567     3.405    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_213
    SLICE_X34Y331        LUT3 (Prop_lut3_I1_O)        0.048     3.453 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_137/O
                         net (fo=4, routed)           0.448     3.901    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133_4
    SLICE_X37Y330        LUT4 (Prop_lut4_I1_O)        0.132     4.033 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=1, routed)           0.000     4.033    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.292 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.422     4.714    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X34Y331        LUT6 (Prop_lut6_I0_O)        0.043     4.757 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_59/O
                         net (fo=19, routed)          0.653     5.410    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X19Y334        LUT3 (Prop_lut3_I1_O)        0.043     5.453 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_19/O
                         net (fo=3, routed)           0.520     5.973    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]
    SLICE_X21Y336        LUT4 (Prop_lut4_I1_O)        0.043     6.016 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129/O
                         net (fo=1, routed)           0.000     6.016    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129_n_0
    SLICE_X21Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.209 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.319     6.528    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X21Y335        LUT6 (Prop_lut6_I5_O)        0.043     6.571 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.488     7.059    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X21Y335        LUT6 (Prop_lut6_I4_O)        0.043     7.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_4/O
                         net (fo=1, routed)           0.201     7.303    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_4_n_0
    SLICE_X19Y335        LUT6 (Prop_lut6_I2_O)        0.043     7.346 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[5]_i_1/O
                         net (fo=1, routed)           0.000     7.346    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_4[5]
    SLICE_X19Y335        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.405     8.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X19Y335        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]/C
                         clock pessimism             -0.494     8.449    
                         clock uncertainty           -0.066     8.382    
    SLICE_X19Y335        FDCE (Setup_fdce_C_D)        0.034     8.416    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[5]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 1.691ns (19.136%)  route 7.146ns (80.864%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.077ns = ( 8.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599    -1.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223    -1.287 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     0.083    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     0.126 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     0.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     0.234 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     0.805    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     0.929 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     1.903    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     1.946 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     2.333 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.472     2.805    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X21Y327        LUT5 (Prop_lut5_I1_O)        0.043     2.848 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68/O
                         net (fo=13, routed)          0.525     3.373    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_68_n_0
    SLICE_X21Y332        LUT3 (Prop_lut3_I1_O)        0.043     3.416 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13/O
                         net (fo=3, routed)           0.333     3.748    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_13_n_0
    SLICE_X23Y332        LUT4 (Prop_lut4_I1_O)        0.043     3.791 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000     3.791    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X23Y332        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.050 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20/CO[3]
                         net (fo=31, routed)          0.774     4.824    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_20_n_0
    SLICE_X41Y332        LUT3 (Prop_lut3_I1_O)        0.043     4.867 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26/O
                         net (fo=2, routed)           0.240     5.107    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_26_n_0
    SLICE_X41Y332        LUT6 (Prop_lut6_I1_O)        0.043     5.150 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134/O
                         net (fo=1, routed)           0.281     5.431    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_134_n_0
    SLICE_X39Y331        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.700 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.700    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_65_n_0
    SLICE_X39Y332        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.811 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42/O[0]
                         net (fo=8, routed)           0.398     6.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_42_n_7
    SLICE_X37Y329        LUT6 (Prop_lut6_I2_O)        0.124     6.334 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_17/O
                         net (fo=1, routed)           0.236     6.570    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_17_n_0
    SLICE_X37Y329        LUT5 (Prop_lut5_I4_O)        0.043     6.613 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_8/O
                         net (fo=1, routed)           0.282     6.895    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_8_n_0
    SLICE_X40Y328        LUT6 (Prop_lut6_I3_O)        0.043     6.938 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_3/O
                         net (fo=1, routed)           0.346     7.284    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_3_n_0
    SLICE_X40Y328        LUT5 (Prop_lut5_I2_O)        0.043     7.327 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[2]_i_1/O
                         net (fo=1, routed)           0.000     7.327    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[2]
    SLICE_X40Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.386     8.923    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X40Y328        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/C
                         clock pessimism             -0.494     8.430    
                         clock uncertainty           -0.066     8.363    
    SLICE_X40Y328        FDCE (Setup_fdce_C_D)        0.034     8.397    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 1.517ns (17.185%)  route 7.311ns (82.815%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 8.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.599    -1.510    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X13Y330        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y330        FDCE (Prop_fdce_C_Q)         0.223    -1.287 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/Q
                         net (fo=114, routed)         1.370     0.083    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_10_0
    SLICE_X51Y317        LUT6 (Prop_lut6_I4_O)        0.043     0.126 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35/O
                         net (fo=1, routed)           0.000     0.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_35_n_0
    SLICE_X51Y317        MUXF7 (Prop_muxf7_I1_O)      0.108     0.234 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29/O
                         net (fo=1, routed)           0.571     0.805    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_29_n_0
    SLICE_X46Y316        LUT6 (Prop_lut6_I1_O)        0.124     0.929 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_26/O
                         net (fo=4, routed)           0.974     1.903    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_31
    SLICE_X23Y327        LUT6 (Prop_lut6_I1_O)        0.043     1.946 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222/O
                         net (fo=2, routed)           0.344     2.290    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_222_n_0
    SLICE_X23Y327        LUT5 (Prop_lut5_I0_O)        0.043     2.333 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_140/O
                         net (fo=8, routed)           0.463     2.795    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]
    SLICE_X23Y328        LUT6 (Prop_lut6_I3_O)        0.043     2.838 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_217/O
                         net (fo=16, routed)          0.567     3.405    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_213
    SLICE_X34Y331        LUT3 (Prop_lut3_I1_O)        0.048     3.453 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_137/O
                         net (fo=4, routed)           0.448     3.901    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133_4
    SLICE_X37Y330        LUT4 (Prop_lut4_I1_O)        0.132     4.033 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216/O
                         net (fo=1, routed)           0.000     4.033    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_216_n_0
    SLICE_X37Y330        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.292 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.422     4.714    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[1]_i_14[0]
    SLICE_X34Y331        LUT6 (Prop_lut6_I0_O)        0.043     4.757 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_59/O
                         net (fo=19, routed)          0.653     5.410    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]_0
    SLICE_X19Y334        LUT3 (Prop_lut3_I1_O)        0.043     5.453 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_19/O
                         net (fo=3, routed)           0.520     5.973    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]
    SLICE_X21Y336        LUT4 (Prop_lut4_I1_O)        0.043     6.016 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129/O
                         net (fo=1, routed)           0.000     6.016    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_129_n_0
    SLICE_X21Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.209 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.319     6.528    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_5_0[0]
    SLICE_X21Y335        LUT6 (Prop_lut6_I5_O)        0.043     6.571 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_18/O
                         net (fo=8, routed)           0.448     7.019    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[0]_2
    SLICE_X22Y333        LUT6 (Prop_lut6_I4_O)        0.043     7.062 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_4/O
                         net (fo=1, routed)           0.212     7.274    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_4_n_0
    SLICE_X23Y333        LUT6 (Prop_lut6_I2_O)        0.043     7.317 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_1/O
                         net (fo=1, routed)           0.000     7.317    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_4[2]
    SLICE_X23Y333        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         1.402     8.939    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X23Y333        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]/C
                         clock pessimism             -0.494     8.446    
                         clock uncertainty           -0.066     8.379    
    SLICE_X23Y333        FDCE (Setup_fdce_C_D)        0.034     8.413    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[2]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  1.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.650%)  route 0.221ns (63.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.727    -0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X13Y321        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y321        FDCE (Prop_fdce_C_Q)         0.100    -0.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[17]/Q
                         net (fo=1, routed)           0.221    -0.060    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[17]
    SLICE_X11Y322        LUT6 (Prop_lut6_I1_O)        0.028    -0.032 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[18]
    SLICE_X11Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.970    -0.378    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X11Y322        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[18]/C
                         clock pessimism              0.027    -0.352    
    SLICE_X11Y322        FDCE (Hold_fdce_C_D)         0.060    -0.292    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.638%)  route 0.189ns (56.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.738    -0.310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/mclk
    SLICE_X8Y304         FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y304         FDSE (Prop_fdse_C_Q)         0.118    -0.192 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[29]/Q
                         net (fo=4, routed)           0.189    -0.003    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_inst/Q[29]
    SLICE_X9Y303         LUT2 (Prop_lut2_I1_O)        0.028     0.025 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_inst/state_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.025    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_data[15]
    SLICE_X9Y303         FDRE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.983    -0.296    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/mclk
    SLICE_X9Y303         FDRE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[15]/C
                         clock pessimism              0.001    -0.296    
    SLICE_X9Y303         FDRE (Hold_fdre_C_D)         0.060    -0.236    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.146ns (41.755%)  route 0.204ns (58.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.724    -0.324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X12Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y324        FDCE (Prop_fdce_C_Q)         0.118    -0.206 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/Q
                         net (fo=17, routed)          0.204    -0.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5_n_0
    SLICE_X12Y324        LUT3 (Prop_lut3_I0_O)        0.028     0.026 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[1]_rep__5_i_1/O
                         net (fo=1, routed)           0.000     0.026    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[1]_rep__5_i_1_n_0
    SLICE_X12Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.967    -0.312    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X12Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
                         clock pessimism             -0.011    -0.324    
    SLICE_X12Y324        FDCE (Hold_fdce_C_D)         0.087    -0.237    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.636%)  route 0.205ns (58.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.737    -0.311    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y306        FDCE (Prop_fdce_C_Q)         0.118    -0.193 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/Q
                         net (fo=3, routed)           0.205     0.012    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[35]
    SLICE_X14Y306        LUT6 (Prop_lut6_I5_O)        0.028     0.040 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][35]_i_1/O
                         net (fo=1, routed)           0.000     0.040    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][35]_i_1_n_0
    SLICE_X14Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.983    -0.296    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X14Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]/C
                         clock pessimism             -0.014    -0.311    
    SLICE_X14Y306        FDCE (Hold_fdce_C_D)         0.087    -0.224    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][35]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.426%)  route 0.197ns (60.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.738    -0.310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y302        FDCE (Prop_fdce_C_Q)         0.100    -0.210 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/Q
                         net (fo=3, routed)           0.197    -0.013    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[17]
    SLICE_X15Y302        LUT6 (Prop_lut6_I5_O)        0.028     0.015 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][17]_i_1/O
                         net (fo=1, routed)           0.000     0.015    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][17]_i_1_n_0
    SLICE_X15Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.984    -0.295    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X15Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]/C
                         clock pessimism             -0.014    -0.310    
    SLICE_X15Y302        FDCE (Hold_fdce_C_D)         0.061    -0.249    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][17]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.077%)  route 0.227ns (63.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.720    -0.389    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X40Y317        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y317        FDCE (Prop_fdce_C_Q)         0.100    -0.289 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[103]/Q
                         net (fo=1, routed)           0.227    -0.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[103]
    SLICE_X36Y317        LUT3 (Prop_lut3_I1_O)        0.028    -0.034 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[104]_i_1/O
                         net (fo=1, routed)           0.000    -0.034    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[104]
    SLICE_X36Y317        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.964    -0.384    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X36Y317        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[104]/C
                         clock pessimism              0.027    -0.358    
    SLICE_X36Y317        FDCE (Hold_fdce_C_D)         0.060    -0.298    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[104]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.463%)  route 0.196ns (60.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.736    -0.312    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X23Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y302        FDCE (Prop_fdce_C_Q)         0.100    -0.212 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/Q
                         net (fo=3, routed)           0.196    -0.015    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[5]
    SLICE_X23Y302        LUT6 (Prop_lut6_I5_O)        0.028     0.013 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][5]_i_1/O
                         net (fo=1, routed)           0.000     0.013    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][5]_i_1_n_0
    SLICE_X23Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.981    -0.298    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X23Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]/C
                         clock pessimism             -0.013    -0.312    
    SLICE_X23Y302        FDCE (Hold_fdce_C_D)         0.060    -0.252    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][5]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.146ns (38.081%)  route 0.237ns (61.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.738    -0.310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/mclk
    SLICE_X10Y304        FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y304        FDSE (Prop_fdse_C_Q)         0.118    -0.192 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[28]/Q
                         net (fo=5, routed)           0.237     0.046    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_inst/Q[28]
    SLICE_X12Y306        LUT2 (Prop_lut2_I0_O)        0.028     0.074 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_inst/state_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/lfsr_data[14]
    SLICE_X12Y306        FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.983    -0.296    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/mclk
    SLICE_X12Y306        FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[14]/C
                         clock pessimism              0.019    -0.278    
    SLICE_X12Y306        FDSE (Hold_fdse_C_D)         0.087    -0.191    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.420%)  route 0.197ns (60.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.735    -0.313    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y312         FDCE (Prop_fdce_C_Q)         0.100    -0.213 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/Q
                         net (fo=3, routed)           0.197    -0.016    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[22]
    SLICE_X9Y312         LUT6 (Prop_lut6_I5_O)        0.028     0.012 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][22]_i_1/O
                         net (fo=1, routed)           0.000     0.012    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][22]_i_1_n_0
    SLICE_X9Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.979    -0.300    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X9Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]/C
                         clock pessimism             -0.012    -0.313    
    SLICE_X9Y312         FDCE (Hold_fdce_C_D)         0.060    -0.253    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][22]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][41]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.420%)  route 0.197ns (60.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.731    -0.317    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X25Y308        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y308        FDCE (Prop_fdce_C_Q)         0.100    -0.217 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][41]/Q
                         net (fo=3, routed)           0.197    -0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[41]
    SLICE_X25Y308        LUT6 (Prop_lut6_I5_O)        0.028     0.008 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][41]_i_1/O
                         net (fo=1, routed)           0.000     0.008    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][41]_i_1_n_0
    SLICE_X25Y308        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=793, routed)         0.976    -0.303    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X25Y308        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][41]/C
                         clock pessimism             -0.013    -0.317    
    SLICE_X25Y308        FDCE (Hold_fdce_C_D)         0.060    -0.257    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][41]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y15   ember_fpga_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I1         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0    ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I1
Min Period        n/a     BUFGCTRL/I0         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X12Y324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__4/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X30Y339    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][55]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X24Y339    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][56]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X8Y334     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][60]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X26Y339    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][124]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X36Y304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][72]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X24Y339    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][56]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X26Y339    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][124]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X36Y304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][72]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X46Y305    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][73]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X44Y323    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][78]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X42Y299    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X42Y299    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/data_bit_ctr_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X36Y309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X36Y309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__4/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X43Y322    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[138]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X15Y315    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X23Y322    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X12Y324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X12Y330    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X13Y330    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X12Y330    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__2/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X23Y325    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[0]_rep__3/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X23Y328    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X23Y328    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X23Y328    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ember_fpga_clk_wiz_0
  To Clock:  clkfbout_ember_fpga_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y2    ember_fpga_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][47]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.266ns (5.256%)  route 4.795ns (94.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466    -1.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043    -1.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.329     3.324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X13Y336        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407     8.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y336        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][47]/C
                         clock pessimism             -0.517     8.226    
                         clock uncertainty           -0.066     8.159    
    SLICE_X13Y336        FDCE (Recov_fdce_C_CLR)     -0.212     7.947    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][47]
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][47]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.266ns (5.256%)  route 4.795ns (94.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466    -1.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043    -1.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.329     3.324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X12Y336        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407     8.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X12Y336        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][47]/C
                         clock pessimism             -0.517     8.226    
                         clock uncertainty           -0.066     8.159    
    SLICE_X12Y336        FDCE (Recov_fdce_C_CLR)     -0.154     8.005    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][47]
  -------------------------------------------------------------------
                         required time                          8.005    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][50]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.266ns (5.256%)  route 4.795ns (94.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466    -1.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043    -1.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.329     3.324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X12Y336        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407     8.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X12Y336        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][50]/C
                         clock pessimism             -0.517     8.226    
                         clock uncertainty           -0.066     8.159    
    SLICE_X12Y336        FDCE (Recov_fdce_C_CLR)     -0.154     8.005    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][50]
  -------------------------------------------------------------------
                         required time                          8.005    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][48]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.266ns (5.342%)  route 4.713ns (94.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466    -1.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043    -1.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.247     3.243    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X13Y337        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407     8.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y337        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][48]/C
                         clock pessimism             -0.517     8.226    
                         clock uncertainty           -0.066     8.159    
    SLICE_X13Y337        FDCE (Recov_fdce_C_CLR)     -0.212     7.947    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][48]
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][63]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.266ns (5.342%)  route 4.713ns (94.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466    -1.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043    -1.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.247     3.243    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X13Y337        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407     8.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y337        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][63]/C
                         clock pessimism             -0.517     8.226    
                         clock uncertainty           -0.066     8.159    
    SLICE_X13Y337        FDCE (Recov_fdce_C_CLR)     -0.212     7.947    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][63]
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][47]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.266ns (5.356%)  route 4.701ns (94.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466    -1.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043    -1.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.234     3.230    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X13Y338        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407     8.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y338        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][47]/C
                         clock pessimism             -0.517     8.226    
                         clock uncertainty           -0.066     8.159    
    SLICE_X13Y338        FDCE (Recov_fdce_C_CLR)     -0.212     7.947    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][47]
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][64]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.266ns (5.356%)  route 4.701ns (94.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466    -1.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043    -1.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.234     3.230    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X12Y338        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407     8.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X12Y338        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][64]/C
                         clock pessimism             -0.517     8.226    
                         clock uncertainty           -0.066     8.159    
    SLICE_X12Y338        FDCE (Recov_fdce_C_CLR)     -0.187     7.972    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][64]
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][63]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.266ns (5.342%)  route 4.713ns (94.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466    -1.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043    -1.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.247     3.243    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X12Y337        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407     8.742    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X12Y337        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][63]/C
                         clock pessimism             -0.517     8.226    
                         clock uncertainty           -0.066     8.159    
    SLICE_X12Y337        FDCE (Recov_fdce_C_CLR)     -0.154     8.005    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][63]
  -------------------------------------------------------------------
                         required time                          8.005    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][43]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 0.266ns (5.412%)  route 4.649ns (94.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466    -1.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043    -1.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.183     3.179    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X15Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.405     8.740    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X15Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][43]/C
                         clock pessimism             -0.517     8.224    
                         clock uncertainty           -0.066     8.157    
    SLICE_X15Y334        FDCE (Recov_fdce_C_CLR)     -0.212     7.945    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][43]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][46]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 0.266ns (5.412%)  route 4.649ns (94.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466    -1.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043    -1.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.183     3.179    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X15Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.405     8.740    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X15Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][46]/C
                         clock pessimism             -0.517     8.224    
                         clock uncertainty           -0.066     8.157    
    SLICE_X15Y334        FDCE (Recov_fdce_C_CLR)     -0.212     7.945    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][46]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  4.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][4]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.823%)  route 0.388ns (75.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028    -0.015 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.149     0.133    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X37Y303        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][4]/C
                         clock pessimism              0.027    -0.350    
    SLICE_X37Y303        FDCE (Remov_fdce_C_CLR)     -0.069    -0.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][39]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.128ns (24.722%)  route 0.390ns (75.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028    -0.015 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.151     0.135    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y303        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][39]/C
                         clock pessimism              0.027    -0.350    
    SLICE_X36Y303        FDCE (Remov_fdce_C_CLR)     -0.069    -0.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][39]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][4]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.128ns (24.722%)  route 0.390ns (75.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028    -0.015 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.151     0.135    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y303        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][4]/C
                         clock pessimism              0.027    -0.350    
    SLICE_X36Y303        FDCE (Remov_fdce_C_CLR)     -0.069    -0.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][6]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.128ns (24.722%)  route 0.390ns (75.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028    -0.015 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.151     0.135    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y303        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][6]/C
                         clock pessimism              0.027    -0.350    
    SLICE_X36Y303        FDCE (Remov_fdce_C_CLR)     -0.069    -0.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][6]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][6]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.691%)  route 0.436ns (77.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028    -0.015 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.197     0.182    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y302        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.973    -0.375    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][6]/C
                         clock pessimism              0.027    -0.349    
    SLICE_X36Y302        FDCE (Remov_fdce_C_CLR)     -0.069    -0.418    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][105]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.128ns (19.520%)  route 0.528ns (80.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028    -0.015 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.289     0.273    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X37Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][105]/C
                         clock pessimism              0.027    -0.350    
    SLICE_X37Y306        FDCE (Remov_fdce_C_CLR)     -0.069    -0.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][105]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][105]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.458%)  route 0.530ns (80.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028    -0.015 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.291     0.275    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][105]/C
                         clock pessimism              0.027    -0.350    
    SLICE_X36Y306        FDCE (Remov_fdce_C_CLR)     -0.069    -0.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][105]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][39]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.458%)  route 0.530ns (80.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028    -0.015 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.291     0.275    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][39]/C
                         clock pessimism              0.027    -0.350    
    SLICE_X36Y306        FDCE (Remov_fdce_C_CLR)     -0.069    -0.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][39]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][72]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.458%)  route 0.530ns (80.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.376ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028    -0.015 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.291     0.275    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][72]/C
                         clock pessimism              0.027    -0.350    
    SLICE_X36Y306        FDCE (Remov_fdce_C_CLR)     -0.069    -0.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][72]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][39]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.139%)  route 0.541ns (80.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239    -0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028    -0.015 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.302     0.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X38Y302        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.971    -0.377    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][39]/C
                         clock pessimism              0.010    -0.368    
    SLICE_X38Y302        FDCE (Remov_fdce_C_CLR)     -0.050    -0.418    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][39]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.704    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        4.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][47]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.266ns (5.256%)  route 4.795ns (94.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466     6.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.329    10.582    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X13Y336        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407    15.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y336        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][47]/C
                         clock pessimism              0.422    15.483    
                         clock uncertainty           -0.335    15.148    
    SLICE_X13Y336        FDCE (Recov_fdce_C_CLR)     -0.212    14.936    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][47]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][47]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.266ns (5.256%)  route 4.795ns (94.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466     6.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.329    10.582    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X12Y336        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407    15.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X12Y336        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][47]/C
                         clock pessimism              0.422    15.483    
                         clock uncertainty           -0.335    15.148    
    SLICE_X12Y336        FDCE (Recov_fdce_C_CLR)     -0.154    14.994    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][47]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][50]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.266ns (5.256%)  route 4.795ns (94.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466     6.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.329    10.582    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X12Y336        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407    15.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X12Y336        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][50]/C
                         clock pessimism              0.422    15.483    
                         clock uncertainty           -0.335    15.148    
    SLICE_X12Y336        FDCE (Recov_fdce_C_CLR)     -0.154    14.994    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][50]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][48]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.266ns (5.342%)  route 4.713ns (94.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466     6.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.247    10.500    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X13Y337        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407    15.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y337        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][48]/C
                         clock pessimism              0.422    15.483    
                         clock uncertainty           -0.335    15.148    
    SLICE_X13Y337        FDCE (Recov_fdce_C_CLR)     -0.212    14.936    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][48]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][63]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.266ns (5.342%)  route 4.713ns (94.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466     6.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.247    10.500    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X13Y337        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407    15.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y337        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][63]/C
                         clock pessimism              0.422    15.483    
                         clock uncertainty           -0.335    15.148    
    SLICE_X13Y337        FDCE (Recov_fdce_C_CLR)     -0.212    14.936    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][63]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][47]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.266ns (5.356%)  route 4.701ns (94.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466     6.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.234    10.488    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X13Y338        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407    15.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X13Y338        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][47]/C
                         clock pessimism              0.422    15.483    
                         clock uncertainty           -0.335    15.148    
    SLICE_X13Y338        FDCE (Recov_fdce_C_CLR)     -0.212    14.936    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][47]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][64]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.266ns (5.356%)  route 4.701ns (94.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466     6.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.234    10.488    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X12Y338        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407    15.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X12Y338        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][64]/C
                         clock pessimism              0.422    15.483    
                         clock uncertainty           -0.335    15.148    
    SLICE_X12Y338        FDCE (Recov_fdce_C_CLR)     -0.187    14.961    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][64]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][63]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.266ns (5.342%)  route 4.713ns (94.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466     6.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.247    10.500    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X12Y337        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.407    15.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X12Y337        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][63]/C
                         clock pessimism              0.422    15.483    
                         clock uncertainty           -0.335    15.148    
    SLICE_X12Y337        FDCE (Recov_fdce_C_CLR)     -0.154    14.994    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][63]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][43]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 0.266ns (5.412%)  route 4.649ns (94.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466     6.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.183    10.436    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X15Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.405    15.059    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X15Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][43]/C
                         clock pessimism              0.422    15.481    
                         clock uncertainty           -0.335    15.146    
    SLICE_X15Y334        FDCE (Recov_fdce_C_CLR)     -0.212    14.934    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][43]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][46]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 0.266ns (5.412%)  route 4.649ns (94.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.466     6.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.043     6.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        4.183    10.436    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X15Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        1.405    15.059    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X15Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][46]/C
                         clock pessimism              0.422    15.481    
                         clock uncertainty           -0.335    15.146    
    SLICE_X15Y334        FDCE (Recov_fdce_C_CLR)     -0.212    14.934    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][46]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][4]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.823%)  route 0.388ns (75.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.625    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028     2.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.149     2.801    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X37Y303        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972     2.803    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][4]/C
                         clock pessimism             -0.484     2.319    
                         clock uncertainty            0.200     2.519    
    SLICE_X37Y303        FDCE (Remov_fdce_C_CLR)     -0.069     2.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][4]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][39]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.128ns (24.722%)  route 0.390ns (75.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.625    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028     2.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.151     2.804    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y303        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972     2.803    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][39]/C
                         clock pessimism             -0.484     2.319    
                         clock uncertainty            0.200     2.519    
    SLICE_X36Y303        FDCE (Remov_fdce_C_CLR)     -0.069     2.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][39]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][4]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.128ns (24.722%)  route 0.390ns (75.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.625    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028     2.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.151     2.804    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y303        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972     2.803    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][4]/C
                         clock pessimism             -0.484     2.319    
                         clock uncertainty            0.200     2.519    
    SLICE_X36Y303        FDCE (Remov_fdce_C_CLR)     -0.069     2.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][6]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.128ns (24.722%)  route 0.390ns (75.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.625    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028     2.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.151     2.804    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y303        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972     2.803    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y303        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][6]/C
                         clock pessimism             -0.484     2.319    
                         clock uncertainty            0.200     2.519    
    SLICE_X36Y303        FDCE (Remov_fdce_C_CLR)     -0.069     2.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][6]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.691%)  route 0.436ns (77.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.625    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028     2.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.197     2.850    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y302        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.973     2.804    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][6]/C
                         clock pessimism             -0.484     2.320    
                         clock uncertainty            0.200     2.520    
    SLICE_X36Y302        FDCE (Remov_fdce_C_CLR)     -0.069     2.451    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][105]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.128ns (19.520%)  route 0.528ns (80.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.625    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028     2.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.289     2.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X37Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972     2.803    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][105]/C
                         clock pessimism             -0.484     2.319    
                         clock uncertainty            0.200     2.519    
    SLICE_X37Y306        FDCE (Remov_fdce_C_CLR)     -0.069     2.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][105]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][105]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.458%)  route 0.530ns (80.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.625    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028     2.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.291     2.944    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972     2.803    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][105]/C
                         clock pessimism             -0.484     2.319    
                         clock uncertainty            0.200     2.519    
    SLICE_X36Y306        FDCE (Remov_fdce_C_CLR)     -0.069     2.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][105]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][39]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.458%)  route 0.530ns (80.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.625    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028     2.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.291     2.944    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972     2.803    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][39]/C
                         clock pessimism             -0.484     2.319    
                         clock uncertainty            0.200     2.519    
    SLICE_X36Y306        FDCE (Remov_fdce_C_CLR)     -0.069     2.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][39]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][72]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.458%)  route 0.530ns (80.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.625    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028     2.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.291     2.944    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X36Y306        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.972     2.803    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][72]/C
                         clock pessimism             -0.484     2.319    
                         clock uncertainty            0.200     2.519    
    SLICE_X36Y306        FDCE (Remov_fdce_C_CLR)     -0.069     2.450    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][72]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][39]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.139%)  route 0.541ns (80.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y303        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y303        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.239     2.625    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X40Y299        LUT2 (Prop_lut2_I0_O)        0.028     2.653 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2960, routed)        0.302     2.955    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_5
    SLICE_X38Y302        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3337, routed)        0.971     2.802    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][39]/C
                         clock pessimism             -0.501     2.301    
                         clock uncertainty            0.200     2.501    
    SLICE_X38Y302        FDCE (Remov_fdce_C_CLR)     -0.050     2.451    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][39]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.504    





