`timescale 1ns/1ps

module alu_tb;
reg [31:0] A, B;
reg [3:0] OPRN;
wire [31:0] Y, ZERO;

ALU aluInst(.OUT(Y), .ZERO(ZERO), .OP1(A), .OP2(B), .OPRN(OPRN));

initial
begin
	LnR = 0;
	D=11;
	S=1;
	s=S;
#10	LnR = 1;
#10	LnR = 0;
	D=1;
	S=0;
	s=S;
#10	LnR = 1;
#10	LnR = 0;
	D=1;
	S=2;
	s=40;
#10	LnR = 1;
#10	LnR = 0;
	D=1;
	S=31;
	s=S;
#10	LnR = 1;
#10	LnR = 0;
	D=1;
	S=7;
	s=S;
#10	LnR = 1;
#10	LnR = 0;
	D=5;
	S=11;
	s=S;
#10;
end

endmodule;
