# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../censor_axi.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" --include "../../../../censor_axi.srcs/sources_1/bd/mb_design/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../censor_axi.ip_user_files/bd/mb_design/sim/mb_design.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/src/bloom_table_control.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/hdl/censor_ip_v1_0_S00_AXI.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/src/censor_main.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/src/character_to_lower.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/src/hash_bernstein.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/src/hash_rotating.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/src/hashing.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/src/input_char_shift_reg.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/src/is_alpha.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/src/mask_controller.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/src/out_char_select.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/src/word_length_counter.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ipshared/17c6/hdl/censor_ip_v1_0.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ip/mb_design_censor_ip_0_0/sim/mb_design_censor_ip_0_0.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ip/mb_design_processing_system7_0_0/sim/mb_design_processing_system7_0_0.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ip/mb_design_xbar_0/sim/mb_design_xbar_0.v" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ip/mb_design_auto_pc_0/sim/mb_design_auto_pc_0.v" \
"../../../../censor_axi.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v" \
"../../../../censor_axi.srcs/sim_1/new/mb_design_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
