==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Code/intergerize_convolution.cpp:1:
In file included from Code/intergerize_convolution.cpp:1:
Code/integerize_convolution.h:30:40: error: unknown type name 'uint8_t'
int top_module(float output[510][510], uint8_t input[512][512], int4_t kernel[3][3], float alpha_kernel);
                                       ^
In file included from Code/intergerize_convolution.cpp:1:
Code/intergerize_convolution.cpp:3:40: error: unknown type name 'uint8_t'
int top_module(float output[510][510], uint8_t input[512][512], int4_t kernel[3][3], float alpha_kernel)
                                       ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 175.871 ; gain = 84.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 175.871 ; gain = 84.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 175.871 ; gain = 84.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 175.871 ; gain = 84.305
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 175.871 ; gain = 84.305
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 175.871 ; gain = 84.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.184 seconds; current allocated memory: 107.628 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 108.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_4s_8ns_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 108.526 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 180.535 ; gain = 88.969
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 36.406 seconds; peak allocated memory: 108.526 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 175.238 ; gain = 84.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 175.238 ; gain = 84.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 175.238 ; gain = 84.148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 175.238 ; gain = 84.148
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 175.238 ; gain = 84.148
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 175.238 ; gain = 84.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.935 seconds; current allocated memory: 107.581 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 107.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_4s_8ns_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 108.542 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 182.812 ; gain = 91.723
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 37.84 seconds; peak allocated memory: 108.542 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 176.211 ; gain = 84.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 176.211 ; gain = 84.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 176.211 ; gain = 84.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 176.211 ; gain = 84.605
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 176.211 ; gain = 84.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 176.211 ; gain = 84.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.116 seconds; current allocated memory: 107.604 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 108.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_4s_8ns_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 108.567 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 181.031 ; gain = 89.426
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 23.856 seconds; peak allocated memory: 108.567 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 175.238 ; gain = 83.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 175.238 ; gain = 83.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 175.238 ; gain = 83.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 175.238 ; gain = 83.672
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 175.238 ; gain = 83.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 175.238 ; gain = 83.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.589 seconds; current allocated memory: 107.589 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 107.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_4s_8ns_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 108.551 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 180.852 ; gain = 89.285
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 29.253 seconds; peak allocated memory: 108.551 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Code/intergerize_convolution.cpp:1:
In file included from Code/intergerize_convolution.cpp:1:
Code/integerize_convolution.h:30:65: error: unknown type name 'int8_t'
int top_module(float output[510][510], uint8_t input[512][512], int8_t kernel[5][5], float alpha_kernel);
                                                                ^
In file included from Code/intergerize_convolution.cpp:1:
Code/intergerize_convolution.cpp:3:65: error: unknown type name 'int8_t'
int top_module(float output[510][510], uint8_t input[512][512], int8_t kernel[5][5], float alpha_kernel)
                                                                ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 175.980 ; gain = 84.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 175.980 ; gain = 84.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 175.980 ; gain = 84.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 175.980 ; gain = 84.809
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 175.980 ; gain = 84.809
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:01 . Memory (MB): peak = 175.980 ; gain = 84.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.908 seconds; current allocated memory: 106.176 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 106.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_8ns_8s_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 107.138 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 179.590 ; gain = 88.418
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 66.776 seconds; peak allocated memory: 107.138 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 175.262 ; gain = 108.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 175.262 ; gain = 108.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 175.262 ; gain = 108.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 175.262 ; gain = 108.074
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 175.262 ; gain = 108.074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 175.262 ; gain = 108.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.974 seconds; current allocated memory: 106.162 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.213 seconds; current allocated memory: 106.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_8ns_8s_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 107.124 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 181.395 ; gain = 114.207
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 45.741 seconds; peak allocated memory: 107.124 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 175.957 ; gain = 84.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 175.957 ; gain = 84.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 175.957 ; gain = 84.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 175.957 ; gain = 84.328
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 175.957 ; gain = 84.328
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 175.957 ; gain = 84.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.184 seconds; current allocated memory: 106.156 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 106.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_8ns_8s_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 107.118 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 179.703 ; gain = 88.074
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 24.682 seconds; peak allocated memory: 107.118 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 175.234 ; gain = 83.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 175.234 ; gain = 83.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 175.234 ; gain = 83.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 175.234 ; gain = 83.676
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 175.234 ; gain = 83.676
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 175.234 ; gain = 83.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.148 seconds; current allocated memory: 106.162 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 106.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_8ns_8s_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 107.124 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 181.617 ; gain = 90.059
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 35.857 seconds; peak allocated memory: 107.124 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Code/intergerize_convolution.cpp:1:
In file included from Code/intergerize_convolution.cpp:1:
Code/integerize_convolution.h:31:16: error: use of undeclared identifier 'uint8_t'
int top_module(uint8_t output[508][508], uint8_t input[512][512], int4_t kernel[5][5], float alpha_kernel);
               ^
In file included from Code/intergerize_convolution.cpp:1:
Code/intergerize_convolution.cpp:3:40: error: unknown type name 'uint8_t'
int top_module(float output[508][508], uint8_t input[512][512], int8_t kernel[5][5], float alpha_kernel)
                                       ^
Code/intergerize_convolution.cpp:3:65: error: unknown type name 'int8_t'
int top_module(float output[508][508], uint8_t input[512][512], int8_t kernel[5][5], float alpha_kernel)
                                                                ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 175.457 ; gain = 84.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 175.457 ; gain = 84.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 175.457 ; gain = 84.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 175.457 ; gain = 84.477
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 175.457 ; gain = 84.477
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 175.457 ; gain = 84.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.932 seconds; current allocated memory: 106.178 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 106.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_8ns_8s_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 107.124 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 181.215 ; gain = 90.234
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 55.985 seconds; peak allocated memory: 107.124 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Code/intergerize_convolution.cpp:1:
In file included from Code/intergerize_convolution.cpp:1:
Code/integerize_convolution.h:31:16: error: use of undeclared identifier 'uint8_t'
int top_module(uint8_t output[508][508], uint8_t input[512][512], int4_t kernel[5][5], float alpha_kernel);
               ^
In file included from Code/intergerize_convolution.cpp:1:
Code/intergerize_convolution.cpp:3:40: error: unknown type name 'uint8_t'
int top_module(float output[508][508], uint8_t input[512][512], int8_t kernel[5][5], float alpha_kernel)
                                       ^
Code/intergerize_convolution.cpp:3:65: error: unknown type name 'int8_t'
int top_module(float output[508][508], uint8_t input[512][512], int8_t kernel[5][5], float alpha_kernel)
                                                                ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 175.004 ; gain = 83.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 175.004 ; gain = 83.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 175.004 ; gain = 83.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 175.004 ; gain = 83.449
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 175.004 ; gain = 83.449
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 175.004 ; gain = 83.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.726 seconds; current allocated memory: 106.190 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 106.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_8ns_8s_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 107.136 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 181.414 ; gain = 89.859
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 34.827 seconds; peak allocated memory: 107.136 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 175.449 ; gain = 85.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 175.449 ; gain = 85.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 175.449 ; gain = 85.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 175.449 ; gain = 85.316
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Code/intergerize_convolution.cpp:30:4) to (Code/intergerize_convolution.cpp:13:24) in function 'top_module'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 175.449 ; gain = 85.316
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 175.449 ; gain = 85.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.384 seconds; current allocated memory: 114.326 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 114.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_4s_8ns_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 115.730 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 188.664 ; gain = 98.531
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 33.098 seconds; peak allocated memory: 115.730 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.402 ; gain = 83.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.402 ; gain = 83.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 179.984 ; gain = 88.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'top_module' (Code/intergerize_convolution.cpp:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 216.297 ; gain = 124.727
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'top_module' (Code/intergerize_convolution.cpp:30) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 277.387 ; gain = 185.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 290.277 ; gain = 198.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_module/input' to 'top_module/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.244 seconds; current allocated memory: 221.810 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 222.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_4s_8ns_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 222.991 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 302.730 ; gain = 211.160
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 19.116 seconds; peak allocated memory: 222.991 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'top_module' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.262 ; gain = 83.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.262 ; gain = 83.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 180.770 ; gain = 89.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'top_module' (Code/intergerize_convolution.cpp:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 216.062 ; gain = 124.473
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'top_module' (Code/intergerize_convolution.cpp:30) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 277.414 ; gain = 185.824
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 290.562 ; gain = 198.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
WARNING: [SYN 201-107] Renaming port name 'top_module/output' to 'top_module/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_module/input' to 'top_module/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.507 seconds; current allocated memory: 221.810 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 222.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/alpha_kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_module_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_module_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_sitofp_32ns_32_6_1' to 'top_module_sitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_module_mac_muladd_4s_8ns_32ns_32_1_1' to 'top_module_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_module_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_module_sitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 222.991 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 301.812 ; gain = 210.223
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-112] Total elapsed time: 22.185 seconds; peak allocated memory: 222.991 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Code/intergerize_convolution.cpp' ... 
WARNING: [HLS 200-40] In file included from Code/intergerize_convolution.cpp:1:
In file included from Code/integerize_convolution.h:14:
F:/Vivado/Vivado/2019.1/common/technology/autopilot\hls_opencv.h:300:2: error: hls_opencv.h is not intended to be included in design source files, please include hls_opencv.h only in design testbench.
#error hls_opencv.h is not intended to be included in design source files, please include hls_opencv.h only in design testbench.
 ^
1 error generated.
