
cviceni10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004554  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08004704  08004704  00014704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047e8  080047e8  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080047e8  080047e8  000147e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080047f0  080047f0  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047f0  080047f0  000147f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080047f4  080047f4  000147f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080047f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000444  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200004ac  200004ac  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   000101ab  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001fee  00000000  00000000  00030286  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e58  00000000  00000000  00032278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000b3c  00000000  00000000  000330d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025383  00000000  00000000  00033c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000fc18  00000000  00000000  00058f8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e244a  00000000  00000000  00068ba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000044c4  00000000  00000000  0014aff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  0014f4b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080046ec 	.word	0x080046ec

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	080046ec 	.word	0x080046ec

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000594:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000598:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800059c:	f003 0301 	and.w	r3, r3, #1
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d013      	beq.n	80005cc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005a4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005ac:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d00b      	beq.n	80005cc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005b4:	e000      	b.n	80005b8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005b6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d0f9      	beq.n	80005b6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005c2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005c6:	687a      	ldr	r2, [r7, #4]
 80005c8:	b2d2      	uxtb	r2, r2
 80005ca:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005cc:	687b      	ldr	r3, [r7, #4]
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	370c      	adds	r7, #12
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr

080005da <compare>:
static void MX_USART3_UART_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */

uint8_t compare(const uint8_t *f, const uint8_t *s, uint8_t size)
{
 80005da:	b480      	push	{r7}
 80005dc:	b087      	sub	sp, #28
 80005de:	af00      	add	r7, sp, #0
 80005e0:	60f8      	str	r0, [r7, #12]
 80005e2:	60b9      	str	r1, [r7, #8]
 80005e4:	4613      	mov	r3, r2
 80005e6:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < size; i++)  {
 80005e8:	2300      	movs	r3, #0
 80005ea:	75fb      	strb	r3, [r7, #23]
 80005ec:	e00e      	b.n	800060c <compare+0x32>
		if (f[i] != s[i])  {
 80005ee:	7dfb      	ldrb	r3, [r7, #23]
 80005f0:	68fa      	ldr	r2, [r7, #12]
 80005f2:	4413      	add	r3, r2
 80005f4:	781a      	ldrb	r2, [r3, #0]
 80005f6:	7dfb      	ldrb	r3, [r7, #23]
 80005f8:	68b9      	ldr	r1, [r7, #8]
 80005fa:	440b      	add	r3, r1
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	429a      	cmp	r2, r3
 8000600:	d001      	beq.n	8000606 <compare+0x2c>
			return 1;
 8000602:	2301      	movs	r3, #1
 8000604:	e007      	b.n	8000616 <compare+0x3c>
	for (uint8_t i = 0; i < size; i++)  {
 8000606:	7dfb      	ldrb	r3, [r7, #23]
 8000608:	3301      	adds	r3, #1
 800060a:	75fb      	strb	r3, [r7, #23]
 800060c:	7dfa      	ldrb	r2, [r7, #23]
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	429a      	cmp	r2, r3
 8000612:	d3ec      	bcc.n	80005ee <compare+0x14>
		}
	}
	return 0;
 8000614:	2300      	movs	r3, #0
}
 8000616:	4618      	mov	r0, r3
 8000618:	371c      	adds	r7, #28
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
	...

08000624 <lock>:

void lock(int8_t number)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
 800062a:	4603      	mov	r3, r0
 800062c:	71fb      	strb	r3, [r7, #7]
	const uint8_t password[PWD_LEN] = {2, 4, 6, 2, 3};
 800062e:	4a4e      	ldr	r2, [pc, #312]	; (8000768 <lock+0x144>)
 8000630:	f107 0308 	add.w	r3, r7, #8
 8000634:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000638:	6018      	str	r0, [r3, #0]
 800063a:	3304      	adds	r3, #4
 800063c:	7019      	strb	r1, [r3, #0]
	static uint8_t seq[PWD_LEN];
	static uint32_t counter;
	const uint16_t delay = 3000;
 800063e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000642:	81fb      	strh	r3, [r7, #14]
	static uint8_t i = 0;

	static enum {IDLE, GET_SEQ, RESULT} state;

	if (HAL_GetTick() > counter + delay && state != IDLE)  {
 8000644:	f000 feb0 	bl	80013a8 <HAL_GetTick>
 8000648:	4601      	mov	r1, r0
 800064a:	89fa      	ldrh	r2, [r7, #14]
 800064c:	4b47      	ldr	r3, [pc, #284]	; (800076c <lock+0x148>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4413      	add	r3, r2
 8000652:	4299      	cmp	r1, r3
 8000654:	d90d      	bls.n	8000672 <lock+0x4e>
 8000656:	4b46      	ldr	r3, [pc, #280]	; (8000770 <lock+0x14c>)
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d009      	beq.n	8000672 <lock+0x4e>
		state = IDLE;
 800065e:	4b44      	ldr	r3, [pc, #272]	; (8000770 <lock+0x14c>)
 8000660:	2200      	movs	r2, #0
 8000662:	701a      	strb	r2, [r3, #0]
		printf("LOCK: Timeout! Going to IDLE...\n");
 8000664:	4843      	ldr	r0, [pc, #268]	; (8000774 <lock+0x150>)
 8000666:	f003 f9d9 	bl	8003a1c <puts>
		i = 0;
 800066a:	4b43      	ldr	r3, [pc, #268]	; (8000778 <lock+0x154>)
 800066c:	2200      	movs	r2, #0
 800066e:	701a      	strb	r2, [r3, #0]
 8000670:	e077      	b.n	8000762 <lock+0x13e>
		return;
	}

	switch(state)
 8000672:	4b3f      	ldr	r3, [pc, #252]	; (8000770 <lock+0x14c>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b02      	cmp	r3, #2
 8000678:	d050      	beq.n	800071c <lock+0xf8>
 800067a:	2b02      	cmp	r3, #2
 800067c:	dc71      	bgt.n	8000762 <lock+0x13e>
 800067e:	2b00      	cmp	r3, #0
 8000680:	d002      	beq.n	8000688 <lock+0x64>
 8000682:	2b01      	cmp	r3, #1
 8000684:	d023      	beq.n	80006ce <lock+0xaa>
 8000686:	e06c      	b.n	8000762 <lock+0x13e>
	{
	case IDLE:
		if (number != -1)  {
 8000688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000690:	d017      	beq.n	80006c2 <lock+0x9e>
			printf("LOCK: Stisk %d\n", number);
 8000692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000696:	4619      	mov	r1, r3
 8000698:	4838      	ldr	r0, [pc, #224]	; (800077c <lock+0x158>)
 800069a:	f003 f959 	bl	8003950 <iprintf>
			seq[i] = number;
 800069e:	4b36      	ldr	r3, [pc, #216]	; (8000778 <lock+0x154>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	461a      	mov	r2, r3
 80006a4:	79f9      	ldrb	r1, [r7, #7]
 80006a6:	4b36      	ldr	r3, [pc, #216]	; (8000780 <lock+0x15c>)
 80006a8:	5499      	strb	r1, [r3, r2]
			state++;
 80006aa:	4b31      	ldr	r3, [pc, #196]	; (8000770 <lock+0x14c>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	3301      	adds	r3, #1
 80006b0:	b2da      	uxtb	r2, r3
 80006b2:	4b2f      	ldr	r3, [pc, #188]	; (8000770 <lock+0x14c>)
 80006b4:	701a      	strb	r2, [r3, #0]
			i++;
 80006b6:	4b30      	ldr	r3, [pc, #192]	; (8000778 <lock+0x154>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	3301      	adds	r3, #1
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	4b2e      	ldr	r3, [pc, #184]	; (8000778 <lock+0x154>)
 80006c0:	701a      	strb	r2, [r3, #0]
		}

		counter = HAL_GetTick();
 80006c2:	f000 fe71 	bl	80013a8 <HAL_GetTick>
 80006c6:	4603      	mov	r3, r0
 80006c8:	4a28      	ldr	r2, [pc, #160]	; (800076c <lock+0x148>)
 80006ca:	6013      	str	r3, [r2, #0]
		break;
 80006cc:	e049      	b.n	8000762 <lock+0x13e>

	case GET_SEQ:

		if (number != -1)  {
 80006ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006d6:	d016      	beq.n	8000706 <lock+0xe2>
			printf("LOCK: Stisk %d\n", number);
 80006d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006dc:	4619      	mov	r1, r3
 80006de:	4827      	ldr	r0, [pc, #156]	; (800077c <lock+0x158>)
 80006e0:	f003 f936 	bl	8003950 <iprintf>
			seq[i] = number;
 80006e4:	4b24      	ldr	r3, [pc, #144]	; (8000778 <lock+0x154>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	461a      	mov	r2, r3
 80006ea:	79f9      	ldrb	r1, [r7, #7]
 80006ec:	4b24      	ldr	r3, [pc, #144]	; (8000780 <lock+0x15c>)
 80006ee:	5499      	strb	r1, [r3, r2]
			counter = HAL_GetTick();
 80006f0:	f000 fe5a 	bl	80013a8 <HAL_GetTick>
 80006f4:	4603      	mov	r3, r0
 80006f6:	4a1d      	ldr	r2, [pc, #116]	; (800076c <lock+0x148>)
 80006f8:	6013      	str	r3, [r2, #0]
			i++;
 80006fa:	4b1f      	ldr	r3, [pc, #124]	; (8000778 <lock+0x154>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	3301      	adds	r3, #1
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4b1d      	ldr	r3, [pc, #116]	; (8000778 <lock+0x154>)
 8000704:	701a      	strb	r2, [r3, #0]
		}

		if (i == 5)  {
 8000706:	4b1c      	ldr	r3, [pc, #112]	; (8000778 <lock+0x154>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2b05      	cmp	r3, #5
 800070c:	d128      	bne.n	8000760 <lock+0x13c>
			state++;
 800070e:	4b18      	ldr	r3, [pc, #96]	; (8000770 <lock+0x14c>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	3301      	adds	r3, #1
 8000714:	b2da      	uxtb	r2, r3
 8000716:	4b16      	ldr	r3, [pc, #88]	; (8000770 <lock+0x14c>)
 8000718:	701a      	strb	r2, [r3, #0]
		}

		break;
 800071a:	e021      	b.n	8000760 <lock+0x13c>

	case RESULT:

		if (compare(seq, password, PWD_LEN) == 0)  {
 800071c:	f107 0308 	add.w	r3, r7, #8
 8000720:	2205      	movs	r2, #5
 8000722:	4619      	mov	r1, r3
 8000724:	4816      	ldr	r0, [pc, #88]	; (8000780 <lock+0x15c>)
 8000726:	f7ff ff58 	bl	80005da <compare>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d108      	bne.n	8000742 <lock+0x11e>
			HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000730:	2201      	movs	r2, #1
 8000732:	2101      	movs	r1, #1
 8000734:	4813      	ldr	r0, [pc, #76]	; (8000784 <lock+0x160>)
 8000736:	f001 fc65 	bl	8002004 <HAL_GPIO_WritePin>
			printf("thats it!\n");
 800073a:	4813      	ldr	r0, [pc, #76]	; (8000788 <lock+0x164>)
 800073c:	f003 f96e 	bl	8003a1c <puts>
 8000740:	e007      	b.n	8000752 <lock+0x12e>
		}
		else  {
			printf("Wrong password...\n");
 8000742:	4812      	ldr	r0, [pc, #72]	; (800078c <lock+0x168>)
 8000744:	f003 f96a 	bl	8003a1c <puts>
			HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	2101      	movs	r1, #1
 800074c:	480d      	ldr	r0, [pc, #52]	; (8000784 <lock+0x160>)
 800074e:	f001 fc59 	bl	8002004 <HAL_GPIO_WritePin>
		}

		state = IDLE;
 8000752:	4b07      	ldr	r3, [pc, #28]	; (8000770 <lock+0x14c>)
 8000754:	2200      	movs	r2, #0
 8000756:	701a      	strb	r2, [r3, #0]
		i = 0;
 8000758:	4b07      	ldr	r3, [pc, #28]	; (8000778 <lock+0x154>)
 800075a:	2200      	movs	r2, #0
 800075c:	701a      	strb	r2, [r3, #0]
		break;
 800075e:	e000      	b.n	8000762 <lock+0x13e>
		break;
 8000760:	bf00      	nop
	}


}
 8000762:	3710      	adds	r7, #16
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	08004754 	.word	0x08004754
 800076c:	2000033c 	.word	0x2000033c
 8000770:	20000340 	.word	0x20000340
 8000774:	08004704 	.word	0x08004704
 8000778:	20000341 	.word	0x20000341
 800077c:	08004724 	.word	0x08004724
 8000780:	20000344 	.word	0x20000344
 8000784:	40020400 	.word	0x40020400
 8000788:	08004734 	.word	0x08004734
 800078c:	08004740 	.word	0x08004740

08000790 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff fef6 	bl	800058c <ITM_SendChar>
	return 0;
 80007a0:	2300      	movs	r3, #0
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
	...

080007ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b0:	f000 fd94 	bl	80012dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b4:	f000 f826 	bl	8000804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b8:	f000 f954 	bl	8000a64 <MX_GPIO_Init>
  MX_ETH_Init();
 80007bc:	f000 f88c 	bl	80008d8 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80007c0:	f000 f926 	bl	8000a10 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 80007c4:	f000 f8d6 	bl	8000974 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 80007c8:	480c      	ldr	r0, [pc, #48]	; (80007fc <main+0x50>)
 80007ca:	f002 f91d 	bl	8002a08 <HAL_TIM_Base_Start_IT>
  key = -1;
 80007ce:	4b0c      	ldr	r3, [pc, #48]	; (8000800 <main+0x54>)
 80007d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007d4:	801a      	strh	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	    lock(key);
 80007d6:	4b0a      	ldr	r3, [pc, #40]	; (8000800 <main+0x54>)
 80007d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007dc:	b25b      	sxtb	r3, r3
 80007de:	4618      	mov	r0, r3
 80007e0:	f7ff ff20 	bl	8000624 <lock>
		HAL_Delay(50);
 80007e4:	2032      	movs	r0, #50	; 0x32
 80007e6:	f000 fdeb 	bl	80013c0 <HAL_Delay>
		key = -1;
 80007ea:	4b05      	ldr	r3, [pc, #20]	; (8000800 <main+0x54>)
 80007ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007f0:	801a      	strh	r2, [r3, #0]

		HAL_Delay(700);
 80007f2:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80007f6:	f000 fde3 	bl	80013c0 <HAL_Delay>
	    lock(key);
 80007fa:	e7ec      	b.n	80007d6 <main+0x2a>
 80007fc:	200002ac 	.word	0x200002ac
 8000800:	20000338 	.word	0x20000338

08000804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b094      	sub	sp, #80	; 0x50
 8000808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080a:	f107 0320 	add.w	r3, r7, #32
 800080e:	2230      	movs	r2, #48	; 0x30
 8000810:	2100      	movs	r1, #0
 8000812:	4618      	mov	r0, r3
 8000814:	f003 f9e2 	bl	8003bdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000818:	f107 030c 	add.w	r3, r7, #12
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000828:	2300      	movs	r3, #0
 800082a:	60bb      	str	r3, [r7, #8]
 800082c:	4b28      	ldr	r3, [pc, #160]	; (80008d0 <SystemClock_Config+0xcc>)
 800082e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000830:	4a27      	ldr	r2, [pc, #156]	; (80008d0 <SystemClock_Config+0xcc>)
 8000832:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000836:	6413      	str	r3, [r2, #64]	; 0x40
 8000838:	4b25      	ldr	r3, [pc, #148]	; (80008d0 <SystemClock_Config+0xcc>)
 800083a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000840:	60bb      	str	r3, [r7, #8]
 8000842:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000844:	2300      	movs	r3, #0
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	4b22      	ldr	r3, [pc, #136]	; (80008d4 <SystemClock_Config+0xd0>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a21      	ldr	r2, [pc, #132]	; (80008d4 <SystemClock_Config+0xd0>)
 800084e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000852:	6013      	str	r3, [r2, #0]
 8000854:	4b1f      	ldr	r3, [pc, #124]	; (80008d4 <SystemClock_Config+0xd0>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800085c:	607b      	str	r3, [r7, #4]
 800085e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000860:	2301      	movs	r3, #1
 8000862:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000864:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000868:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800086a:	2302      	movs	r3, #2
 800086c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800086e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000872:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000874:	2304      	movs	r3, #4
 8000876:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000878:	23a8      	movs	r3, #168	; 0xa8
 800087a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800087c:	2302      	movs	r3, #2
 800087e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000880:	2307      	movs	r3, #7
 8000882:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000884:	f107 0320 	add.w	r3, r7, #32
 8000888:	4618      	mov	r0, r3
 800088a:	f001 fbd5 	bl	8002038 <HAL_RCC_OscConfig>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000894:	f000 faaa 	bl	8000dec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000898:	230f      	movs	r3, #15
 800089a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800089c:	2302      	movs	r3, #2
 800089e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008a4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008b0:	f107 030c 	add.w	r3, r7, #12
 80008b4:	2105      	movs	r1, #5
 80008b6:	4618      	mov	r0, r3
 80008b8:	f001 fe36 	bl	8002528 <HAL_RCC_ClockConfig>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008c2:	f000 fa93 	bl	8000dec <Error_Handler>
  }
}
 80008c6:	bf00      	nop
 80008c8:	3750      	adds	r7, #80	; 0x50
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40023800 	.word	0x40023800
 80008d4:	40007000 	.word	0x40007000

080008d8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80008dc:	4b1f      	ldr	r3, [pc, #124]	; (800095c <MX_ETH_Init+0x84>)
 80008de:	4a20      	ldr	r2, [pc, #128]	; (8000960 <MX_ETH_Init+0x88>)
 80008e0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80008e2:	4b20      	ldr	r3, [pc, #128]	; (8000964 <MX_ETH_Init+0x8c>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80008e8:	4b1e      	ldr	r3, [pc, #120]	; (8000964 <MX_ETH_Init+0x8c>)
 80008ea:	2280      	movs	r2, #128	; 0x80
 80008ec:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80008ee:	4b1d      	ldr	r3, [pc, #116]	; (8000964 <MX_ETH_Init+0x8c>)
 80008f0:	22e1      	movs	r2, #225	; 0xe1
 80008f2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008f4:	4b1b      	ldr	r3, [pc, #108]	; (8000964 <MX_ETH_Init+0x8c>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80008fa:	4b1a      	ldr	r3, [pc, #104]	; (8000964 <MX_ETH_Init+0x8c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000900:	4b18      	ldr	r3, [pc, #96]	; (8000964 <MX_ETH_Init+0x8c>)
 8000902:	2200      	movs	r2, #0
 8000904:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000906:	4b15      	ldr	r3, [pc, #84]	; (800095c <MX_ETH_Init+0x84>)
 8000908:	4a16      	ldr	r2, [pc, #88]	; (8000964 <MX_ETH_Init+0x8c>)
 800090a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800090c:	4b13      	ldr	r3, [pc, #76]	; (800095c <MX_ETH_Init+0x84>)
 800090e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000912:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000914:	4b11      	ldr	r3, [pc, #68]	; (800095c <MX_ETH_Init+0x84>)
 8000916:	4a14      	ldr	r2, [pc, #80]	; (8000968 <MX_ETH_Init+0x90>)
 8000918:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800091a:	4b10      	ldr	r3, [pc, #64]	; (800095c <MX_ETH_Init+0x84>)
 800091c:	4a13      	ldr	r2, [pc, #76]	; (800096c <MX_ETH_Init+0x94>)
 800091e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000920:	4b0e      	ldr	r3, [pc, #56]	; (800095c <MX_ETH_Init+0x84>)
 8000922:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000926:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000928:	480c      	ldr	r0, [pc, #48]	; (800095c <MX_ETH_Init+0x84>)
 800092a:	f000 fe7f 	bl	800162c <HAL_ETH_Init>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000934:	f000 fa5a 	bl	8000dec <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000938:	2238      	movs	r2, #56	; 0x38
 800093a:	2100      	movs	r1, #0
 800093c:	480c      	ldr	r0, [pc, #48]	; (8000970 <MX_ETH_Init+0x98>)
 800093e:	f003 f94d 	bl	8003bdc <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000942:	4b0b      	ldr	r3, [pc, #44]	; (8000970 <MX_ETH_Init+0x98>)
 8000944:	2221      	movs	r2, #33	; 0x21
 8000946:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000948:	4b09      	ldr	r3, [pc, #36]	; (8000970 <MX_ETH_Init+0x98>)
 800094a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800094e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000950:	4b07      	ldr	r3, [pc, #28]	; (8000970 <MX_ETH_Init+0x98>)
 8000952:	2200      	movs	r2, #0
 8000954:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	200001fc 	.word	0x200001fc
 8000960:	40028000 	.word	0x40028000
 8000964:	2000034c 	.word	0x2000034c
 8000968:	2000015c 	.word	0x2000015c
 800096c:	200000bc 	.word	0x200000bc
 8000970:	20000084 	.word	0x20000084

08000974 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800097a:	f107 0308 	add.w	r3, r7, #8
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
 8000982:	605a      	str	r2, [r3, #4]
 8000984:	609a      	str	r2, [r3, #8]
 8000986:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000988:	463b      	mov	r3, r7
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000990:	4b1d      	ldr	r3, [pc, #116]	; (8000a08 <MX_TIM3_Init+0x94>)
 8000992:	4a1e      	ldr	r2, [pc, #120]	; (8000a0c <MX_TIM3_Init+0x98>)
 8000994:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 8000996:	4b1c      	ldr	r3, [pc, #112]	; (8000a08 <MX_TIM3_Init+0x94>)
 8000998:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800099c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800099e:	4b1a      	ldr	r3, [pc, #104]	; (8000a08 <MX_TIM3_Init+0x94>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80009a4:	4b18      	ldr	r3, [pc, #96]	; (8000a08 <MX_TIM3_Init+0x94>)
 80009a6:	2263      	movs	r2, #99	; 0x63
 80009a8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009aa:	4b17      	ldr	r3, [pc, #92]	; (8000a08 <MX_TIM3_Init+0x94>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009b0:	4b15      	ldr	r3, [pc, #84]	; (8000a08 <MX_TIM3_Init+0x94>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009b6:	4814      	ldr	r0, [pc, #80]	; (8000a08 <MX_TIM3_Init+0x94>)
 80009b8:	f001 ffd6 	bl	8002968 <HAL_TIM_Base_Init>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80009c2:	f000 fa13 	bl	8000dec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009cc:	f107 0308 	add.w	r3, r7, #8
 80009d0:	4619      	mov	r1, r3
 80009d2:	480d      	ldr	r0, [pc, #52]	; (8000a08 <MX_TIM3_Init+0x94>)
 80009d4:	f002 f990 	bl	8002cf8 <HAL_TIM_ConfigClockSource>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80009de:	f000 fa05 	bl	8000dec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009e2:	2300      	movs	r3, #0
 80009e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e6:	2300      	movs	r3, #0
 80009e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009ea:	463b      	mov	r3, r7
 80009ec:	4619      	mov	r1, r3
 80009ee:	4806      	ldr	r0, [pc, #24]	; (8000a08 <MX_TIM3_Init+0x94>)
 80009f0:	f002 fbac 	bl	800314c <HAL_TIMEx_MasterConfigSynchronization>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80009fa:	f000 f9f7 	bl	8000dec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80009fe:	bf00      	nop
 8000a00:	3718      	adds	r7, #24
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	200002ac 	.word	0x200002ac
 8000a0c:	40000400 	.word	0x40000400

08000a10 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a14:	4b11      	ldr	r3, [pc, #68]	; (8000a5c <MX_USART3_UART_Init+0x4c>)
 8000a16:	4a12      	ldr	r2, [pc, #72]	; (8000a60 <MX_USART3_UART_Init+0x50>)
 8000a18:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a1a:	4b10      	ldr	r3, [pc, #64]	; (8000a5c <MX_USART3_UART_Init+0x4c>)
 8000a1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a20:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a22:	4b0e      	ldr	r3, [pc, #56]	; (8000a5c <MX_USART3_UART_Init+0x4c>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a28:	4b0c      	ldr	r3, [pc, #48]	; (8000a5c <MX_USART3_UART_Init+0x4c>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	; (8000a5c <MX_USART3_UART_Init+0x4c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a34:	4b09      	ldr	r3, [pc, #36]	; (8000a5c <MX_USART3_UART_Init+0x4c>)
 8000a36:	220c      	movs	r2, #12
 8000a38:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a3a:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <MX_USART3_UART_Init+0x4c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a40:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <MX_USART3_UART_Init+0x4c>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a46:	4805      	ldr	r0, [pc, #20]	; (8000a5c <MX_USART3_UART_Init+0x4c>)
 8000a48:	f002 fc10 	bl	800326c <HAL_UART_Init>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000a52:	f000 f9cb 	bl	8000dec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a56:	bf00      	nop
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	200002f4 	.word	0x200002f4
 8000a60:	40004800 	.word	0x40004800

08000a64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08e      	sub	sp, #56	; 0x38
 8000a68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
 8000a72:	605a      	str	r2, [r3, #4]
 8000a74:	609a      	str	r2, [r3, #8]
 8000a76:	60da      	str	r2, [r3, #12]
 8000a78:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
 8000a7e:	4b80      	ldr	r3, [pc, #512]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	4a7f      	ldr	r2, [pc, #508]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000a84:	f043 0310 	orr.w	r3, r3, #16
 8000a88:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8a:	4b7d      	ldr	r3, [pc, #500]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	f003 0310 	and.w	r3, r3, #16
 8000a92:	623b      	str	r3, [r7, #32]
 8000a94:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	61fb      	str	r3, [r7, #28]
 8000a9a:	4b79      	ldr	r3, [pc, #484]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	4a78      	ldr	r2, [pc, #480]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000aa0:	f043 0304 	orr.w	r3, r3, #4
 8000aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa6:	4b76      	ldr	r3, [pc, #472]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aaa:	f003 0304 	and.w	r3, r3, #4
 8000aae:	61fb      	str	r3, [r7, #28]
 8000ab0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61bb      	str	r3, [r7, #24]
 8000ab6:	4b72      	ldr	r3, [pc, #456]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	4a71      	ldr	r2, [pc, #452]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000abc:	f043 0320 	orr.w	r3, r3, #32
 8000ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac2:	4b6f      	ldr	r3, [pc, #444]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f003 0320 	and.w	r3, r3, #32
 8000aca:	61bb      	str	r3, [r7, #24]
 8000acc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	617b      	str	r3, [r7, #20]
 8000ad2:	4b6b      	ldr	r3, [pc, #428]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad6:	4a6a      	ldr	r2, [pc, #424]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000ad8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000adc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ade:	4b68      	ldr	r3, [pc, #416]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ae6:	617b      	str	r3, [r7, #20]
 8000ae8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	613b      	str	r3, [r7, #16]
 8000aee:	4b64      	ldr	r3, [pc, #400]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af2:	4a63      	ldr	r2, [pc, #396]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	6313      	str	r3, [r2, #48]	; 0x30
 8000afa:	4b61      	ldr	r3, [pc, #388]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	613b      	str	r3, [r7, #16]
 8000b04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	4b5d      	ldr	r3, [pc, #372]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	4a5c      	ldr	r2, [pc, #368]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000b10:	f043 0302 	orr.w	r3, r3, #2
 8000b14:	6313      	str	r3, [r2, #48]	; 0x30
 8000b16:	4b5a      	ldr	r3, [pc, #360]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1a:	f003 0302 	and.w	r3, r3, #2
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	60bb      	str	r3, [r7, #8]
 8000b26:	4b56      	ldr	r3, [pc, #344]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	4a55      	ldr	r2, [pc, #340]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000b2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b30:	6313      	str	r3, [r2, #48]	; 0x30
 8000b32:	4b53      	ldr	r3, [pc, #332]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b3a:	60bb      	str	r3, [r7, #8]
 8000b3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	607b      	str	r3, [r7, #4]
 8000b42:	4b4f      	ldr	r3, [pc, #316]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b46:	4a4e      	ldr	r2, [pc, #312]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000b48:	f043 0308 	orr.w	r3, r3, #8
 8000b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b4e:	4b4c      	ldr	r3, [pc, #304]	; (8000c80 <MX_GPIO_Init+0x21c>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b52:	f003 0308 	and.w	r3, r3, #8
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, ROW3_Pin|ROW4_Pin|ROW2_Pin, GPIO_PIN_RESET);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000b60:	4848      	ldr	r0, [pc, #288]	; (8000c84 <MX_GPIO_Init+0x220>)
 8000b62:	f001 fa4f 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b66:	2200      	movs	r2, #0
 8000b68:	f244 0181 	movw	r1, #16513	; 0x4081
 8000b6c:	4846      	ldr	r0, [pc, #280]	; (8000c88 <MX_GPIO_Init+0x224>)
 8000b6e:	f001 fa49 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ROW1_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2142      	movs	r1, #66	; 0x42
 8000b76:	4845      	ldr	r0, [pc, #276]	; (8000c8c <MX_GPIO_Init+0x228>)
 8000b78:	f001 fa44 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : COL1_Pin COL4_Pin COL3_Pin COL2_Pin */
  GPIO_InitStruct.Pin = COL1_Pin|COL4_Pin|COL3_Pin|COL2_Pin;
 8000b7c:	2378      	movs	r3, #120	; 0x78
 8000b7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b80:	2300      	movs	r3, #0
 8000b82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b84:	2301      	movs	r3, #1
 8000b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	4840      	ldr	r0, [pc, #256]	; (8000c90 <MX_GPIO_Init+0x22c>)
 8000b90:	f001 f874 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b9a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000ba4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ba8:	4619      	mov	r1, r3
 8000baa:	483a      	ldr	r0, [pc, #232]	; (8000c94 <MX_GPIO_Init+0x230>)
 8000bac:	f001 f866 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW3_Pin ROW4_Pin ROW2_Pin */
  GPIO_InitStruct.Pin = ROW3_Pin|ROW4_Pin|ROW2_Pin;
 8000bb0:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000bb4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000bb6:	2311      	movs	r3, #17
 8000bb8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000bc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	482e      	ldr	r0, [pc, #184]	; (8000c84 <MX_GPIO_Init+0x220>)
 8000bca:	f001 f857 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000bce:	f244 0381 	movw	r3, #16513	; 0x4081
 8000bd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be4:	4619      	mov	r1, r3
 8000be6:	4828      	ldr	r0, [pc, #160]	; (8000c88 <MX_GPIO_Init+0x224>)
 8000be8:	f001 f848 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : ROW1_Pin */
  GPIO_InitStruct.Pin = ROW1_Pin;
 8000bec:	2302      	movs	r3, #2
 8000bee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000bf0:	2311      	movs	r3, #17
 8000bf2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ROW1_GPIO_Port, &GPIO_InitStruct);
 8000bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c00:	4619      	mov	r1, r3
 8000c02:	4822      	ldr	r0, [pc, #136]	; (8000c8c <MX_GPIO_Init+0x228>)
 8000c04:	f001 f83a 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000c08:	2340      	movs	r3, #64	; 0x40
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c14:	2300      	movs	r3, #0
 8000c16:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	481b      	ldr	r0, [pc, #108]	; (8000c8c <MX_GPIO_Init+0x228>)
 8000c20:	f001 f82c 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000c24:	2380      	movs	r3, #128	; 0x80
 8000c26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c34:	4619      	mov	r1, r3
 8000c36:	4815      	ldr	r0, [pc, #84]	; (8000c8c <MX_GPIO_Init+0x228>)
 8000c38:	f001 f820 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000c3c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000c40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c42:	2302      	movs	r3, #2
 8000c44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4a:	2303      	movs	r3, #3
 8000c4c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c4e:	230a      	movs	r3, #10
 8000c50:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c56:	4619      	mov	r1, r3
 8000c58:	480f      	ldr	r0, [pc, #60]	; (8000c98 <MX_GPIO_Init+0x234>)
 8000c5a:	f001 f80f 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000c5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000c6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c70:	4619      	mov	r1, r3
 8000c72:	4809      	ldr	r0, [pc, #36]	; (8000c98 <MX_GPIO_Init+0x234>)
 8000c74:	f001 f802 	bl	8001c7c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c78:	bf00      	nop
 8000c7a:	3738      	adds	r7, #56	; 0x38
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	40023800 	.word	0x40023800
 8000c84:	40021400 	.word	0x40021400
 8000c88:	40020400 	.word	0x40020400
 8000c8c:	40021800 	.word	0x40021800
 8000c90:	40021000 	.word	0x40021000
 8000c94:	40020800 	.word	0x40020800
 8000c98:	40020000 	.word	0x40020000

08000c9c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
										{ 1, 2, 3, 21 },
										{ 4, 5, 6, 22 },
										{ 7, 8, 9, 23 },
										{ 11, 0, 12, 24 },
									  };
	if (key == -1) {
 8000ca4:	4b4b      	ldr	r3, [pc, #300]	; (8000dd4 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000ca6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cae:	d142      	bne.n	8000d36 <HAL_TIM_PeriodElapsedCallback+0x9a>
		if (HAL_GPIO_ReadPin(COL1_GPIO_Port, COL1_Pin) == GPIO_PIN_RESET) key = keyboard[row][0];
 8000cb0:	2108      	movs	r1, #8
 8000cb2:	4849      	ldr	r0, [pc, #292]	; (8000dd8 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8000cb4:	f001 f98e 	bl	8001fd4 <HAL_GPIO_ReadPin>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d108      	bne.n	8000cd0 <HAL_TIM_PeriodElapsedCallback+0x34>
 8000cbe:	4b47      	ldr	r3, [pc, #284]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a47      	ldr	r2, [pc, #284]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8000cc4:	011b      	lsls	r3, r3, #4
 8000cc6:	4413      	add	r3, r2
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	b21a      	sxth	r2, r3
 8000ccc:	4b41      	ldr	r3, [pc, #260]	; (8000dd4 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000cce:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(COL2_GPIO_Port, COL2_Pin) == GPIO_PIN_RESET) key = keyboard[row][1];
 8000cd0:	2140      	movs	r1, #64	; 0x40
 8000cd2:	4841      	ldr	r0, [pc, #260]	; (8000dd8 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8000cd4:	f001 f97e 	bl	8001fd4 <HAL_GPIO_ReadPin>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d109      	bne.n	8000cf2 <HAL_TIM_PeriodElapsedCallback+0x56>
 8000cde:	4b3f      	ldr	r3, [pc, #252]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a3f      	ldr	r2, [pc, #252]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8000ce4:	011b      	lsls	r3, r3, #4
 8000ce6:	4413      	add	r3, r2
 8000ce8:	3304      	adds	r3, #4
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	b21a      	sxth	r2, r3
 8000cee:	4b39      	ldr	r3, [pc, #228]	; (8000dd4 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000cf0:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(COL3_GPIO_Port, COL3_Pin) == GPIO_PIN_RESET) key = keyboard[row][2];
 8000cf2:	2120      	movs	r1, #32
 8000cf4:	4838      	ldr	r0, [pc, #224]	; (8000dd8 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8000cf6:	f001 f96d 	bl	8001fd4 <HAL_GPIO_ReadPin>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d109      	bne.n	8000d14 <HAL_TIM_PeriodElapsedCallback+0x78>
 8000d00:	4b36      	ldr	r3, [pc, #216]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a36      	ldr	r2, [pc, #216]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8000d06:	011b      	lsls	r3, r3, #4
 8000d08:	4413      	add	r3, r2
 8000d0a:	3308      	adds	r3, #8
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	b21a      	sxth	r2, r3
 8000d10:	4b30      	ldr	r3, [pc, #192]	; (8000dd4 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000d12:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(COL4_GPIO_Port, COL4_Pin) == GPIO_PIN_RESET) key = keyboard[row][3];
 8000d14:	2110      	movs	r1, #16
 8000d16:	4830      	ldr	r0, [pc, #192]	; (8000dd8 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8000d18:	f001 f95c 	bl	8001fd4 <HAL_GPIO_ReadPin>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d109      	bne.n	8000d36 <HAL_TIM_PeriodElapsedCallback+0x9a>
 8000d22:	4b2e      	ldr	r3, [pc, #184]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a2e      	ldr	r2, [pc, #184]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8000d28:	011b      	lsls	r3, r3, #4
 8000d2a:	4413      	add	r3, r2
 8000d2c:	330c      	adds	r3, #12
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	b21a      	sxth	r2, r3
 8000d32:	4b28      	ldr	r3, [pc, #160]	; (8000dd4 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000d34:	801a      	strh	r2, [r3, #0]
		}
	HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, GPIO_PIN_SET);
 8000d36:	2201      	movs	r2, #1
 8000d38:	2102      	movs	r1, #2
 8000d3a:	482a      	ldr	r0, [pc, #168]	; (8000de4 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8000d3c:	f001 f962 	bl	8002004 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, GPIO_PIN_SET);
 8000d40:	2201      	movs	r2, #1
 8000d42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d46:	4828      	ldr	r0, [pc, #160]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8000d48:	f001 f95c 	bl	8002004 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	2180      	movs	r1, #128	; 0x80
 8000d50:	4825      	ldr	r0, [pc, #148]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8000d52:	f001 f957 	bl	8002004 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, GPIO_PIN_SET);
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d5c:	4822      	ldr	r0, [pc, #136]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8000d5e:	f001 f951 	bl	8002004 <HAL_GPIO_WritePin>

	switch (row) {
 8000d62:	4b1e      	ldr	r3, [pc, #120]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2b03      	cmp	r3, #3
 8000d68:	d830      	bhi.n	8000dcc <HAL_TIM_PeriodElapsedCallback+0x130>
 8000d6a:	a201      	add	r2, pc, #4	; (adr r2, 8000d70 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d70:	08000d81 	.word	0x08000d81
 8000d74:	08000d95 	.word	0x08000d95
 8000d78:	08000da7 	.word	0x08000da7
 8000d7c:	08000dbb 	.word	0x08000dbb
	case 0: row = 1; HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, GPIO_PIN_RESET); break;
 8000d80:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	2200      	movs	r2, #0
 8000d88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d8c:	4816      	ldr	r0, [pc, #88]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8000d8e:	f001 f939 	bl	8002004 <HAL_GPIO_WritePin>
 8000d92:	e01b      	b.n	8000dcc <HAL_TIM_PeriodElapsedCallback+0x130>
	case 1: row = 2; HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, GPIO_PIN_RESET); break;
 8000d94:	4b11      	ldr	r3, [pc, #68]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000d96:	2202      	movs	r2, #2
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2180      	movs	r1, #128	; 0x80
 8000d9e:	4812      	ldr	r0, [pc, #72]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8000da0:	f001 f930 	bl	8002004 <HAL_GPIO_WritePin>
 8000da4:	e012      	b.n	8000dcc <HAL_TIM_PeriodElapsedCallback+0x130>
	case 2: row = 3; HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, GPIO_PIN_RESET); break;
 8000da6:	4b0d      	ldr	r3, [pc, #52]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000da8:	2203      	movs	r2, #3
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	2200      	movs	r2, #0
 8000dae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000db2:	480d      	ldr	r0, [pc, #52]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8000db4:	f001 f926 	bl	8002004 <HAL_GPIO_WritePin>
 8000db8:	e008      	b.n	8000dcc <HAL_TIM_PeriodElapsedCallback+0x130>
	case 3: row = 0; HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, GPIO_PIN_RESET); break;
 8000dba:	4b08      	ldr	r3, [pc, #32]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	2102      	movs	r1, #2
 8000dc4:	4807      	ldr	r0, [pc, #28]	; (8000de4 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8000dc6:	f001 f91d 	bl	8002004 <HAL_GPIO_WritePin>
 8000dca:	bf00      	nop
	}

}
 8000dcc:	bf00      	nop
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000338 	.word	0x20000338
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	20000354 	.word	0x20000354
 8000de0:	0800475c 	.word	0x0800475c
 8000de4:	40021800 	.word	0x40021800
 8000de8:	40021400 	.word	0x40021400

08000dec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df0:	b672      	cpsid	i
}
 8000df2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000df4:	e7fe      	b.n	8000df4 <Error_Handler+0x8>
	...

08000df8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	607b      	str	r3, [r7, #4]
 8000e02:	4b10      	ldr	r3, [pc, #64]	; (8000e44 <HAL_MspInit+0x4c>)
 8000e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e06:	4a0f      	ldr	r2, [pc, #60]	; (8000e44 <HAL_MspInit+0x4c>)
 8000e08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e0c:	6453      	str	r3, [r2, #68]	; 0x44
 8000e0e:	4b0d      	ldr	r3, [pc, #52]	; (8000e44 <HAL_MspInit+0x4c>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e16:	607b      	str	r3, [r7, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	603b      	str	r3, [r7, #0]
 8000e1e:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <HAL_MspInit+0x4c>)
 8000e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e22:	4a08      	ldr	r2, [pc, #32]	; (8000e44 <HAL_MspInit+0x4c>)
 8000e24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e28:	6413      	str	r3, [r2, #64]	; 0x40
 8000e2a:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <HAL_MspInit+0x4c>)
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e32:	603b      	str	r3, [r7, #0]
 8000e34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e36:	bf00      	nop
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	40023800 	.word	0x40023800

08000e48 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08e      	sub	sp, #56	; 0x38
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	605a      	str	r2, [r3, #4]
 8000e5a:	609a      	str	r2, [r3, #8]
 8000e5c:	60da      	str	r2, [r3, #12]
 8000e5e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a55      	ldr	r2, [pc, #340]	; (8000fbc <HAL_ETH_MspInit+0x174>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	f040 80a4 	bne.w	8000fb4 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	623b      	str	r3, [r7, #32]
 8000e70:	4b53      	ldr	r3, [pc, #332]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e74:	4a52      	ldr	r2, [pc, #328]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000e76:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e7a:	6313      	str	r3, [r2, #48]	; 0x30
 8000e7c:	4b50      	ldr	r3, [pc, #320]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e84:	623b      	str	r3, [r7, #32]
 8000e86:	6a3b      	ldr	r3, [r7, #32]
 8000e88:	2300      	movs	r3, #0
 8000e8a:	61fb      	str	r3, [r7, #28]
 8000e8c:	4b4c      	ldr	r3, [pc, #304]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e90:	4a4b      	ldr	r2, [pc, #300]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000e92:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e96:	6313      	str	r3, [r2, #48]	; 0x30
 8000e98:	4b49      	ldr	r3, [pc, #292]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000ea0:	61fb      	str	r3, [r7, #28]
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61bb      	str	r3, [r7, #24]
 8000ea8:	4b45      	ldr	r3, [pc, #276]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eac:	4a44      	ldr	r2, [pc, #272]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000eae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000eb2:	6313      	str	r3, [r2, #48]	; 0x30
 8000eb4:	4b42      	ldr	r3, [pc, #264]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000ebc:	61bb      	str	r3, [r7, #24]
 8000ebe:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]
 8000ec4:	4b3e      	ldr	r3, [pc, #248]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec8:	4a3d      	ldr	r2, [pc, #244]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000eca:	f043 0304 	orr.w	r3, r3, #4
 8000ece:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed0:	4b3b      	ldr	r3, [pc, #236]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed4:	f003 0304 	and.w	r3, r3, #4
 8000ed8:	617b      	str	r3, [r7, #20]
 8000eda:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000edc:	2300      	movs	r3, #0
 8000ede:	613b      	str	r3, [r7, #16]
 8000ee0:	4b37      	ldr	r3, [pc, #220]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee4:	4a36      	ldr	r2, [pc, #216]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000ee6:	f043 0301 	orr.w	r3, r3, #1
 8000eea:	6313      	str	r3, [r2, #48]	; 0x30
 8000eec:	4b34      	ldr	r3, [pc, #208]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef0:	f003 0301 	and.w	r3, r3, #1
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef8:	2300      	movs	r3, #0
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	4b30      	ldr	r3, [pc, #192]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f00:	4a2f      	ldr	r2, [pc, #188]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000f02:	f043 0302 	orr.w	r3, r3, #2
 8000f06:	6313      	str	r3, [r2, #48]	; 0x30
 8000f08:	4b2d      	ldr	r3, [pc, #180]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f14:	2300      	movs	r3, #0
 8000f16:	60bb      	str	r3, [r7, #8]
 8000f18:	4b29      	ldr	r3, [pc, #164]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1c:	4a28      	ldr	r2, [pc, #160]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000f1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f22:	6313      	str	r3, [r2, #48]	; 0x30
 8000f24:	4b26      	ldr	r3, [pc, #152]	; (8000fc0 <HAL_ETH_MspInit+0x178>)
 8000f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000f30:	2332      	movs	r3, #50	; 0x32
 8000f32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f34:	2302      	movs	r3, #2
 8000f36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f40:	230b      	movs	r3, #11
 8000f42:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f48:	4619      	mov	r1, r3
 8000f4a:	481e      	ldr	r0, [pc, #120]	; (8000fc4 <HAL_ETH_MspInit+0x17c>)
 8000f4c:	f000 fe96 	bl	8001c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000f50:	2386      	movs	r3, #134	; 0x86
 8000f52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f54:	2302      	movs	r3, #2
 8000f56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f60:	230b      	movs	r3, #11
 8000f62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4817      	ldr	r0, [pc, #92]	; (8000fc8 <HAL_ETH_MspInit+0x180>)
 8000f6c:	f000 fe86 	bl	8001c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000f70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f76:	2302      	movs	r3, #2
 8000f78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f82:	230b      	movs	r3, #11
 8000f84:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000f86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	480f      	ldr	r0, [pc, #60]	; (8000fcc <HAL_ETH_MspInit+0x184>)
 8000f8e:	f000 fe75 	bl	8001c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000f92:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000f96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000fa4:	230b      	movs	r3, #11
 8000fa6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fa8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fac:	4619      	mov	r1, r3
 8000fae:	4808      	ldr	r0, [pc, #32]	; (8000fd0 <HAL_ETH_MspInit+0x188>)
 8000fb0:	f000 fe64 	bl	8001c7c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000fb4:	bf00      	nop
 8000fb6:	3738      	adds	r7, #56	; 0x38
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40028000 	.word	0x40028000
 8000fc0:	40023800 	.word	0x40023800
 8000fc4:	40020800 	.word	0x40020800
 8000fc8:	40020000 	.word	0x40020000
 8000fcc:	40020400 	.word	0x40020400
 8000fd0:	40021800 	.word	0x40021800

08000fd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a0e      	ldr	r2, [pc, #56]	; (800101c <HAL_TIM_Base_MspInit+0x48>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d115      	bne.n	8001012 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	4b0d      	ldr	r3, [pc, #52]	; (8001020 <HAL_TIM_Base_MspInit+0x4c>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fee:	4a0c      	ldr	r2, [pc, #48]	; (8001020 <HAL_TIM_Base_MspInit+0x4c>)
 8000ff0:	f043 0302 	orr.w	r3, r3, #2
 8000ff4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ff6:	4b0a      	ldr	r3, [pc, #40]	; (8001020 <HAL_TIM_Base_MspInit+0x4c>)
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001002:	2200      	movs	r2, #0
 8001004:	2100      	movs	r1, #0
 8001006:	201d      	movs	r0, #29
 8001008:	f000 fad9 	bl	80015be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800100c:	201d      	movs	r0, #29
 800100e:	f000 faf2 	bl	80015f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001012:	bf00      	nop
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40000400 	.word	0x40000400
 8001020:	40023800 	.word	0x40023800

08001024 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b08a      	sub	sp, #40	; 0x28
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a19      	ldr	r2, [pc, #100]	; (80010a8 <HAL_UART_MspInit+0x84>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d12c      	bne.n	80010a0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
 800104a:	4b18      	ldr	r3, [pc, #96]	; (80010ac <HAL_UART_MspInit+0x88>)
 800104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104e:	4a17      	ldr	r2, [pc, #92]	; (80010ac <HAL_UART_MspInit+0x88>)
 8001050:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001054:	6413      	str	r3, [r2, #64]	; 0x40
 8001056:	4b15      	ldr	r3, [pc, #84]	; (80010ac <HAL_UART_MspInit+0x88>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	4b11      	ldr	r3, [pc, #68]	; (80010ac <HAL_UART_MspInit+0x88>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	4a10      	ldr	r2, [pc, #64]	; (80010ac <HAL_UART_MspInit+0x88>)
 800106c:	f043 0308 	orr.w	r3, r3, #8
 8001070:	6313      	str	r3, [r2, #48]	; 0x30
 8001072:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <HAL_UART_MspInit+0x88>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f003 0308 	and.w	r3, r3, #8
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800107e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001082:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001084:	2302      	movs	r3, #2
 8001086:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800108c:	2303      	movs	r3, #3
 800108e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001090:	2307      	movs	r3, #7
 8001092:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	4619      	mov	r1, r3
 800109a:	4805      	ldr	r0, [pc, #20]	; (80010b0 <HAL_UART_MspInit+0x8c>)
 800109c:	f000 fdee 	bl	8001c7c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80010a0:	bf00      	nop
 80010a2:	3728      	adds	r7, #40	; 0x28
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40004800 	.word	0x40004800
 80010ac:	40023800 	.word	0x40023800
 80010b0:	40020c00 	.word	0x40020c00

080010b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010b8:	e7fe      	b.n	80010b8 <NMI_Handler+0x4>

080010ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ba:	b480      	push	{r7}
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010be:	e7fe      	b.n	80010be <HardFault_Handler+0x4>

080010c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c4:	e7fe      	b.n	80010c4 <MemManage_Handler+0x4>

080010c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c6:	b480      	push	{r7}
 80010c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ca:	e7fe      	b.n	80010ca <BusFault_Handler+0x4>

080010cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d0:	e7fe      	b.n	80010d0 <UsageFault_Handler+0x4>

080010d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d2:	b480      	push	{r7}
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ee:	b480      	push	{r7}
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001100:	f000 f93e 	bl	8001380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}

08001108 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800110c:	4802      	ldr	r0, [pc, #8]	; (8001118 <TIM3_IRQHandler+0x10>)
 800110e:	f001 fceb 	bl	8002ae8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	200002ac 	.word	0x200002ac

0800111c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	e00a      	b.n	8001144 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800112e:	f3af 8000 	nop.w
 8001132:	4601      	mov	r1, r0
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	1c5a      	adds	r2, r3, #1
 8001138:	60ba      	str	r2, [r7, #8]
 800113a:	b2ca      	uxtb	r2, r1
 800113c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	3301      	adds	r3, #1
 8001142:	617b      	str	r3, [r7, #20]
 8001144:	697a      	ldr	r2, [r7, #20]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	429a      	cmp	r2, r3
 800114a:	dbf0      	blt.n	800112e <_read+0x12>
  }

  return len;
 800114c:	687b      	ldr	r3, [r7, #4]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3718      	adds	r7, #24
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b086      	sub	sp, #24
 800115a:	af00      	add	r7, sp, #0
 800115c:	60f8      	str	r0, [r7, #12]
 800115e:	60b9      	str	r1, [r7, #8]
 8001160:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001162:	2300      	movs	r3, #0
 8001164:	617b      	str	r3, [r7, #20]
 8001166:	e009      	b.n	800117c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	1c5a      	adds	r2, r3, #1
 800116c:	60ba      	str	r2, [r7, #8]
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff fb0d 	bl	8000790 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	3301      	adds	r3, #1
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	429a      	cmp	r2, r3
 8001182:	dbf1      	blt.n	8001168 <_write+0x12>
  }
  return len;
 8001184:	687b      	ldr	r3, [r7, #4]
}
 8001186:	4618      	mov	r0, r3
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <_close>:

int _close(int file)
{
 800118e:	b480      	push	{r7}
 8001190:	b083      	sub	sp, #12
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001196:	f04f 33ff 	mov.w	r3, #4294967295
}
 800119a:	4618      	mov	r0, r3
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
 80011ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011b6:	605a      	str	r2, [r3, #4]
  return 0;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr

080011c6 <_isatty>:

int _isatty(int file)
{
 80011c6:	b480      	push	{r7}
 80011c8:	b083      	sub	sp, #12
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011ce:	2301      	movs	r3, #1
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
	...

080011f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001200:	4a14      	ldr	r2, [pc, #80]	; (8001254 <_sbrk+0x5c>)
 8001202:	4b15      	ldr	r3, [pc, #84]	; (8001258 <_sbrk+0x60>)
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800120c:	4b13      	ldr	r3, [pc, #76]	; (800125c <_sbrk+0x64>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d102      	bne.n	800121a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001214:	4b11      	ldr	r3, [pc, #68]	; (800125c <_sbrk+0x64>)
 8001216:	4a12      	ldr	r2, [pc, #72]	; (8001260 <_sbrk+0x68>)
 8001218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800121a:	4b10      	ldr	r3, [pc, #64]	; (800125c <_sbrk+0x64>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4413      	add	r3, r2
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	429a      	cmp	r2, r3
 8001226:	d207      	bcs.n	8001238 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001228:	f002 fd26 	bl	8003c78 <__errno>
 800122c:	4603      	mov	r3, r0
 800122e:	220c      	movs	r2, #12
 8001230:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001232:	f04f 33ff 	mov.w	r3, #4294967295
 8001236:	e009      	b.n	800124c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001238:	4b08      	ldr	r3, [pc, #32]	; (800125c <_sbrk+0x64>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800123e:	4b07      	ldr	r3, [pc, #28]	; (800125c <_sbrk+0x64>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	4a05      	ldr	r2, [pc, #20]	; (800125c <_sbrk+0x64>)
 8001248:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800124a:	68fb      	ldr	r3, [r7, #12]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3718      	adds	r7, #24
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20030000 	.word	0x20030000
 8001258:	00000400 	.word	0x00000400
 800125c:	20000358 	.word	0x20000358
 8001260:	200004b0 	.word	0x200004b0

08001264 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001268:	4b06      	ldr	r3, [pc, #24]	; (8001284 <SystemInit+0x20>)
 800126a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800126e:	4a05      	ldr	r2, [pc, #20]	; (8001284 <SystemInit+0x20>)
 8001270:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001274:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001288:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012c0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800128c:	480d      	ldr	r0, [pc, #52]	; (80012c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800128e:	490e      	ldr	r1, [pc, #56]	; (80012c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001290:	4a0e      	ldr	r2, [pc, #56]	; (80012cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001294:	e002      	b.n	800129c <LoopCopyDataInit>

08001296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129a:	3304      	adds	r3, #4

0800129c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800129c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800129e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a0:	d3f9      	bcc.n	8001296 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a2:	4a0b      	ldr	r2, [pc, #44]	; (80012d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012a4:	4c0b      	ldr	r4, [pc, #44]	; (80012d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80012a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012a8:	e001      	b.n	80012ae <LoopFillZerobss>

080012aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ac:	3204      	adds	r2, #4

080012ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b0:	d3fb      	bcc.n	80012aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012b2:	f7ff ffd7 	bl	8001264 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012b6:	f002 fce5 	bl	8003c84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ba:	f7ff fa77 	bl	80007ac <main>
  bx  lr    
 80012be:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80012c0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80012c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80012cc:	080047f8 	.word	0x080047f8
  ldr r2, =_sbss
 80012d0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80012d4:	200004ac 	.word	0x200004ac

080012d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012d8:	e7fe      	b.n	80012d8 <ADC_IRQHandler>
	...

080012dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012e0:	4b0e      	ldr	r3, [pc, #56]	; (800131c <HAL_Init+0x40>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a0d      	ldr	r2, [pc, #52]	; (800131c <HAL_Init+0x40>)
 80012e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012ec:	4b0b      	ldr	r3, [pc, #44]	; (800131c <HAL_Init+0x40>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0a      	ldr	r2, [pc, #40]	; (800131c <HAL_Init+0x40>)
 80012f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f8:	4b08      	ldr	r3, [pc, #32]	; (800131c <HAL_Init+0x40>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a07      	ldr	r2, [pc, #28]	; (800131c <HAL_Init+0x40>)
 80012fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001302:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001304:	2003      	movs	r0, #3
 8001306:	f000 f94f 	bl	80015a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800130a:	2000      	movs	r0, #0
 800130c:	f000 f808 	bl	8001320 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001310:	f7ff fd72 	bl	8000df8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40023c00 	.word	0x40023c00

08001320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001328:	4b12      	ldr	r3, [pc, #72]	; (8001374 <HAL_InitTick+0x54>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4b12      	ldr	r3, [pc, #72]	; (8001378 <HAL_InitTick+0x58>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	4619      	mov	r1, r3
 8001332:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001336:	fbb3 f3f1 	udiv	r3, r3, r1
 800133a:	fbb2 f3f3 	udiv	r3, r2, r3
 800133e:	4618      	mov	r0, r3
 8001340:	f000 f967 	bl	8001612 <HAL_SYSTICK_Config>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e00e      	b.n	800136c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b0f      	cmp	r3, #15
 8001352:	d80a      	bhi.n	800136a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001354:	2200      	movs	r2, #0
 8001356:	6879      	ldr	r1, [r7, #4]
 8001358:	f04f 30ff 	mov.w	r0, #4294967295
 800135c:	f000 f92f 	bl	80015be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001360:	4a06      	ldr	r2, [pc, #24]	; (800137c <HAL_InitTick+0x5c>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	e000      	b.n	800136c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
}
 800136c:	4618      	mov	r0, r3
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20000000 	.word	0x20000000
 8001378:	20000008 	.word	0x20000008
 800137c:	20000004 	.word	0x20000004

08001380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <HAL_IncTick+0x20>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <HAL_IncTick+0x24>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4413      	add	r3, r2
 8001390:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <HAL_IncTick+0x24>)
 8001392:	6013      	str	r3, [r2, #0]
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	20000008 	.word	0x20000008
 80013a4:	2000035c 	.word	0x2000035c

080013a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return uwTick;
 80013ac:	4b03      	ldr	r3, [pc, #12]	; (80013bc <HAL_GetTick+0x14>)
 80013ae:	681b      	ldr	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	2000035c 	.word	0x2000035c

080013c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013c8:	f7ff ffee 	bl	80013a8 <HAL_GetTick>
 80013cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d8:	d005      	beq.n	80013e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013da:	4b0a      	ldr	r3, [pc, #40]	; (8001404 <HAL_Delay+0x44>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	461a      	mov	r2, r3
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4413      	add	r3, r2
 80013e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013e6:	bf00      	nop
 80013e8:	f7ff ffde 	bl	80013a8 <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	68fa      	ldr	r2, [r7, #12]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d8f7      	bhi.n	80013e8 <HAL_Delay+0x28>
  {
  }
}
 80013f8:	bf00      	nop
 80013fa:	bf00      	nop
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000008 	.word	0x20000008

08001408 <__NVIC_SetPriorityGrouping>:
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <__NVIC_SetPriorityGrouping+0x44>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800141e:	68ba      	ldr	r2, [r7, #8]
 8001420:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001424:	4013      	ands	r3, r2
 8001426:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001430:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001434:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001438:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800143a:	4a04      	ldr	r2, [pc, #16]	; (800144c <__NVIC_SetPriorityGrouping+0x44>)
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	60d3      	str	r3, [r2, #12]
}
 8001440:	bf00      	nop
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr
 800144c:	e000ed00 	.word	0xe000ed00

08001450 <__NVIC_GetPriorityGrouping>:
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001454:	4b04      	ldr	r3, [pc, #16]	; (8001468 <__NVIC_GetPriorityGrouping+0x18>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	0a1b      	lsrs	r3, r3, #8
 800145a:	f003 0307 	and.w	r3, r3, #7
}
 800145e:	4618      	mov	r0, r3
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	e000ed00 	.word	0xe000ed00

0800146c <__NVIC_EnableIRQ>:
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	2b00      	cmp	r3, #0
 800147c:	db0b      	blt.n	8001496 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800147e:	79fb      	ldrb	r3, [r7, #7]
 8001480:	f003 021f 	and.w	r2, r3, #31
 8001484:	4907      	ldr	r1, [pc, #28]	; (80014a4 <__NVIC_EnableIRQ+0x38>)
 8001486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148a:	095b      	lsrs	r3, r3, #5
 800148c:	2001      	movs	r0, #1
 800148e:	fa00 f202 	lsl.w	r2, r0, r2
 8001492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	e000e100 	.word	0xe000e100

080014a8 <__NVIC_SetPriority>:
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	6039      	str	r1, [r7, #0]
 80014b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	db0a      	blt.n	80014d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	490c      	ldr	r1, [pc, #48]	; (80014f4 <__NVIC_SetPriority+0x4c>)
 80014c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c6:	0112      	lsls	r2, r2, #4
 80014c8:	b2d2      	uxtb	r2, r2
 80014ca:	440b      	add	r3, r1
 80014cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80014d0:	e00a      	b.n	80014e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4908      	ldr	r1, [pc, #32]	; (80014f8 <__NVIC_SetPriority+0x50>)
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	f003 030f 	and.w	r3, r3, #15
 80014de:	3b04      	subs	r3, #4
 80014e0:	0112      	lsls	r2, r2, #4
 80014e2:	b2d2      	uxtb	r2, r2
 80014e4:	440b      	add	r3, r1
 80014e6:	761a      	strb	r2, [r3, #24]
}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	e000e100 	.word	0xe000e100
 80014f8:	e000ed00 	.word	0xe000ed00

080014fc <NVIC_EncodePriority>:
{
 80014fc:	b480      	push	{r7}
 80014fe:	b089      	sub	sp, #36	; 0x24
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f003 0307 	and.w	r3, r3, #7
 800150e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	f1c3 0307 	rsb	r3, r3, #7
 8001516:	2b04      	cmp	r3, #4
 8001518:	bf28      	it	cs
 800151a:	2304      	movcs	r3, #4
 800151c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	3304      	adds	r3, #4
 8001522:	2b06      	cmp	r3, #6
 8001524:	d902      	bls.n	800152c <NVIC_EncodePriority+0x30>
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	3b03      	subs	r3, #3
 800152a:	e000      	b.n	800152e <NVIC_EncodePriority+0x32>
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001530:	f04f 32ff 	mov.w	r2, #4294967295
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	fa02 f303 	lsl.w	r3, r2, r3
 800153a:	43da      	mvns	r2, r3
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	401a      	ands	r2, r3
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001544:	f04f 31ff 	mov.w	r1, #4294967295
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	fa01 f303 	lsl.w	r3, r1, r3
 800154e:	43d9      	mvns	r1, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001554:	4313      	orrs	r3, r2
}
 8001556:	4618      	mov	r0, r3
 8001558:	3724      	adds	r7, #36	; 0x24
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
	...

08001564 <SysTick_Config>:
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3b01      	subs	r3, #1
 8001570:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001574:	d301      	bcc.n	800157a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001576:	2301      	movs	r3, #1
 8001578:	e00f      	b.n	800159a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800157a:	4a0a      	ldr	r2, [pc, #40]	; (80015a4 <SysTick_Config+0x40>)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3b01      	subs	r3, #1
 8001580:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001582:	210f      	movs	r1, #15
 8001584:	f04f 30ff 	mov.w	r0, #4294967295
 8001588:	f7ff ff8e 	bl	80014a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800158c:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <SysTick_Config+0x40>)
 800158e:	2200      	movs	r2, #0
 8001590:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001592:	4b04      	ldr	r3, [pc, #16]	; (80015a4 <SysTick_Config+0x40>)
 8001594:	2207      	movs	r2, #7
 8001596:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	e000e010 	.word	0xe000e010

080015a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff ff29 	bl	8001408 <__NVIC_SetPriorityGrouping>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015be:	b580      	push	{r7, lr}
 80015c0:	b086      	sub	sp, #24
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	4603      	mov	r3, r0
 80015c6:	60b9      	str	r1, [r7, #8]
 80015c8:	607a      	str	r2, [r7, #4]
 80015ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015d0:	f7ff ff3e 	bl	8001450 <__NVIC_GetPriorityGrouping>
 80015d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	68b9      	ldr	r1, [r7, #8]
 80015da:	6978      	ldr	r0, [r7, #20]
 80015dc:	f7ff ff8e 	bl	80014fc <NVIC_EncodePriority>
 80015e0:	4602      	mov	r2, r0
 80015e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e6:	4611      	mov	r1, r2
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff ff5d 	bl	80014a8 <__NVIC_SetPriority>
}
 80015ee:	bf00      	nop
 80015f0:	3718      	adds	r7, #24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b082      	sub	sp, #8
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	4603      	mov	r3, r0
 80015fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff ff31 	bl	800146c <__NVIC_EnableIRQ>
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f7ff ffa2 	bl	8001564 <SysTick_Config>
 8001620:	4603      	mov	r3, r0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
	...

0800162c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d101      	bne.n	800163e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e06c      	b.n	8001718 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001644:	2b00      	cmp	r3, #0
 8001646:	d106      	bne.n	8001656 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2223      	movs	r2, #35	; 0x23
 800164c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f7ff fbf9 	bl	8000e48 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	4b31      	ldr	r3, [pc, #196]	; (8001720 <HAL_ETH_Init+0xf4>)
 800165c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800165e:	4a30      	ldr	r2, [pc, #192]	; (8001720 <HAL_ETH_Init+0xf4>)
 8001660:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001664:	6453      	str	r3, [r2, #68]	; 0x44
 8001666:	4b2e      	ldr	r3, [pc, #184]	; (8001720 <HAL_ETH_Init+0xf4>)
 8001668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800166a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800166e:	60bb      	str	r3, [r7, #8]
 8001670:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001672:	4b2c      	ldr	r3, [pc, #176]	; (8001724 <HAL_ETH_Init+0xf8>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	4a2b      	ldr	r2, [pc, #172]	; (8001724 <HAL_ETH_Init+0xf8>)
 8001678:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800167c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800167e:	4b29      	ldr	r3, [pc, #164]	; (8001724 <HAL_ETH_Init+0xf8>)
 8001680:	685a      	ldr	r2, [r3, #4]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	4927      	ldr	r1, [pc, #156]	; (8001724 <HAL_ETH_Init+0xf8>)
 8001688:	4313      	orrs	r3, r2
 800168a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800168c:	4b25      	ldr	r3, [pc, #148]	; (8001724 <HAL_ETH_Init+0xf8>)
 800168e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	6812      	ldr	r2, [r2, #0]
 800169e:	f043 0301 	orr.w	r3, r3, #1
 80016a2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80016a6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80016a8:	f7ff fe7e 	bl	80013a8 <HAL_GetTick>
 80016ac:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80016ae:	e011      	b.n	80016d4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80016b0:	f7ff fe7a 	bl	80013a8 <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80016be:	d909      	bls.n	80016d4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2204      	movs	r2, #4
 80016c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	22e0      	movs	r2, #224	; 0xe0
 80016cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e021      	b.n	8001718 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1e4      	bne.n	80016b0 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f000 f958 	bl	800199c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f000 f9ff 	bl	8001af0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f000 fa55 	bl	8001ba2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	461a      	mov	r2, r3
 80016fe:	2100      	movs	r1, #0
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f000 f9bd 	bl	8001a80 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2210      	movs	r2, #16
 8001712:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001716:	2300      	movs	r3, #0
}
 8001718:	4618      	mov	r0, r3
 800171a:	3710      	adds	r7, #16
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40023800 	.word	0x40023800
 8001724:	40013800 	.word	0x40013800

08001728 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800173a:	68fa      	ldr	r2, [r7, #12]
 800173c:	4b51      	ldr	r3, [pc, #324]	; (8001884 <ETH_SetMACConfig+0x15c>)
 800173e:	4013      	ands	r3, r2
 8001740:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	7c1b      	ldrb	r3, [r3, #16]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d102      	bne.n	8001750 <ETH_SetMACConfig+0x28>
 800174a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800174e:	e000      	b.n	8001752 <ETH_SetMACConfig+0x2a>
 8001750:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	7c5b      	ldrb	r3, [r3, #17]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d102      	bne.n	8001760 <ETH_SetMACConfig+0x38>
 800175a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800175e:	e000      	b.n	8001762 <ETH_SetMACConfig+0x3a>
 8001760:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001762:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001768:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	7fdb      	ldrb	r3, [r3, #31]
 800176e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001770:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001776:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	7f92      	ldrb	r2, [r2, #30]
 800177c:	2a00      	cmp	r2, #0
 800177e:	d102      	bne.n	8001786 <ETH_SetMACConfig+0x5e>
 8001780:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001784:	e000      	b.n	8001788 <ETH_SetMACConfig+0x60>
 8001786:	2200      	movs	r2, #0
                        macconf->Speed |
 8001788:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	7f1b      	ldrb	r3, [r3, #28]
 800178e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001790:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001796:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	791b      	ldrb	r3, [r3, #4]
 800179c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800179e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80017a0:	683a      	ldr	r2, [r7, #0]
 80017a2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80017a6:	2a00      	cmp	r2, #0
 80017a8:	d102      	bne.n	80017b0 <ETH_SetMACConfig+0x88>
 80017aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017ae:	e000      	b.n	80017b2 <ETH_SetMACConfig+0x8a>
 80017b0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80017b2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	7bdb      	ldrb	r3, [r3, #15]
 80017b8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80017ba:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80017c0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80017c8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80017ca:	4313      	orrs	r3, r2
 80017cc:	68fa      	ldr	r2, [r7, #12]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	68fa      	ldr	r2, [r7, #12]
 80017d8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80017e2:	2001      	movs	r0, #1
 80017e4:	f7ff fdec 	bl	80013c0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	68fa      	ldr	r2, [r7, #12]
 80017ee:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80017f8:	68fa      	ldr	r2, [r7, #12]
 80017fa:	f64f 7341 	movw	r3, #65345	; 0xff41
 80017fe:	4013      	ands	r3, r2
 8001800:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001806:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001808:	683a      	ldr	r2, [r7, #0]
 800180a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800180e:	2a00      	cmp	r2, #0
 8001810:	d101      	bne.n	8001816 <ETH_SetMACConfig+0xee>
 8001812:	2280      	movs	r2, #128	; 0x80
 8001814:	e000      	b.n	8001818 <ETH_SetMACConfig+0xf0>
 8001816:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001818:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800181e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001826:	2a01      	cmp	r2, #1
 8001828:	d101      	bne.n	800182e <ETH_SetMACConfig+0x106>
 800182a:	2208      	movs	r2, #8
 800182c:	e000      	b.n	8001830 <ETH_SetMACConfig+0x108>
 800182e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001830:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001832:	683a      	ldr	r2, [r7, #0]
 8001834:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001838:	2a01      	cmp	r2, #1
 800183a:	d101      	bne.n	8001840 <ETH_SetMACConfig+0x118>
 800183c:	2204      	movs	r2, #4
 800183e:	e000      	b.n	8001842 <ETH_SetMACConfig+0x11a>
 8001840:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001842:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800184a:	2a01      	cmp	r2, #1
 800184c:	d101      	bne.n	8001852 <ETH_SetMACConfig+0x12a>
 800184e:	2202      	movs	r2, #2
 8001850:	e000      	b.n	8001854 <ETH_SetMACConfig+0x12c>
 8001852:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001854:	4313      	orrs	r3, r2
 8001856:	68fa      	ldr	r2, [r7, #12]
 8001858:	4313      	orrs	r3, r2
 800185a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800186c:	2001      	movs	r0, #1
 800186e:	f7ff fda7 	bl	80013c0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	68fa      	ldr	r2, [r7, #12]
 8001878:	619a      	str	r2, [r3, #24]
}
 800187a:	bf00      	nop
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	ff20810f 	.word	0xff20810f

08001888 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	4b3d      	ldr	r3, [pc, #244]	; (8001998 <ETH_SetDMAConfig+0x110>)
 80018a2:	4013      	ands	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	7b1b      	ldrb	r3, [r3, #12]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d102      	bne.n	80018b4 <ETH_SetDMAConfig+0x2c>
 80018ae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80018b2:	e000      	b.n	80018b6 <ETH_SetDMAConfig+0x2e>
 80018b4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	7b5b      	ldrb	r3, [r3, #13]
 80018ba:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80018bc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80018be:	683a      	ldr	r2, [r7, #0]
 80018c0:	7f52      	ldrb	r2, [r2, #29]
 80018c2:	2a00      	cmp	r2, #0
 80018c4:	d102      	bne.n	80018cc <ETH_SetDMAConfig+0x44>
 80018c6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80018ca:	e000      	b.n	80018ce <ETH_SetDMAConfig+0x46>
 80018cc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80018ce:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	7b9b      	ldrb	r3, [r3, #14]
 80018d4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80018d6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80018dc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	7f1b      	ldrb	r3, [r3, #28]
 80018e2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80018e4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	7f9b      	ldrb	r3, [r3, #30]
 80018ea:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80018ec:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80018f2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80018fa:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80018fc:	4313      	orrs	r3, r2
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	4313      	orrs	r3, r2
 8001902:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800190c:	461a      	mov	r2, r3
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800191e:	2001      	movs	r0, #1
 8001920:	f7ff fd4e 	bl	80013c0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800192c:	461a      	mov	r2, r3
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	791b      	ldrb	r3, [r3, #4]
 8001936:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800193c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001942:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001948:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001950:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001952:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001958:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800195a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001960:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	6812      	ldr	r2, [r2, #0]
 8001966:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800196a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800196e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800197c:	2001      	movs	r0, #1
 800197e:	f7ff fd1f 	bl	80013c0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800198a:	461a      	mov	r2, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	6013      	str	r3, [r2, #0]
}
 8001990:	bf00      	nop
 8001992:	3710      	adds	r7, #16
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	f8de3f23 	.word	0xf8de3f23

0800199c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b0a6      	sub	sp, #152	; 0x98
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80019a4:	2301      	movs	r3, #1
 80019a6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80019aa:	2301      	movs	r3, #1
 80019ac:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80019b0:	2300      	movs	r3, #0
 80019b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80019b4:	2300      	movs	r3, #0
 80019b6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80019ba:	2301      	movs	r3, #1
 80019bc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80019c6:	2301      	movs	r3, #1
 80019c8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80019cc:	2300      	movs	r3, #0
 80019ce:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80019d2:	2300      	movs	r3, #0
 80019d4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80019d8:	2300      	movs	r3, #0
 80019da:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80019dc:	2300      	movs	r3, #0
 80019de:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80019e2:	2300      	movs	r3, #0
 80019e4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80019ec:	2300      	movs	r3, #0
 80019ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80019f2:	2300      	movs	r3, #0
 80019f4:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80019f8:	2300      	movs	r3, #0
 80019fa:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80019fe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a02:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001a04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a08:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001a10:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a14:	4619      	mov	r1, r3
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f7ff fe86 	bl	8001728 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001a20:	2301      	movs	r3, #1
 8001a22:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001a24:	2301      	movs	r3, #1
 8001a26:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001a42:	2301      	movs	r3, #1
 8001a44:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001a4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a50:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001a52:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a56:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001a58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a5c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001a64:	2300      	movs	r3, #0
 8001a66:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001a6c:	f107 0308 	add.w	r3, r7, #8
 8001a70:	4619      	mov	r1, r3
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff ff08 	bl	8001888 <ETH_SetDMAConfig>
}
 8001a78:	bf00      	nop
 8001a7a:	3798      	adds	r7, #152	; 0x98
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b087      	sub	sp, #28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3305      	adds	r3, #5
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	021b      	lsls	r3, r3, #8
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	3204      	adds	r2, #4
 8001a98:	7812      	ldrb	r2, [r2, #0]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001a9e:	68ba      	ldr	r2, [r7, #8]
 8001aa0:	4b11      	ldr	r3, [pc, #68]	; (8001ae8 <ETH_MACAddressConfig+0x68>)
 8001aa2:	4413      	add	r3, r2
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	3303      	adds	r3, #3
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	061a      	lsls	r2, r3, #24
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	3302      	adds	r3, #2
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	041b      	lsls	r3, r3, #16
 8001aba:	431a      	orrs	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	021b      	lsls	r3, r3, #8
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	7812      	ldrb	r2, [r2, #0]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001ace:	68ba      	ldr	r2, [r7, #8]
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <ETH_MACAddressConfig+0x6c>)
 8001ad2:	4413      	add	r3, r2
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	6013      	str	r3, [r2, #0]
}
 8001ada:	bf00      	nop
 8001adc:	371c      	adds	r7, #28
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	40028040 	.word	0x40028040
 8001aec:	40028044 	.word	0x40028044

08001af0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001af8:	2300      	movs	r3, #0
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	e03e      	b.n	8001b7c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	68d9      	ldr	r1, [r3, #12]
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	4613      	mov	r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	4413      	add	r3, r2
 8001b0a:	00db      	lsls	r3, r3, #3
 8001b0c:	440b      	add	r3, r1
 8001b0e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	2200      	movs	r2, #0
 8001b26:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001b28:	68b9      	ldr	r1, [r7, #8]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	3206      	adds	r2, #6
 8001b30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d80c      	bhi.n	8001b60 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68d9      	ldr	r1, [r3, #12]
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	1c5a      	adds	r2, r3, #1
 8001b4e:	4613      	mov	r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4413      	add	r3, r2
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	440b      	add	r3, r1
 8001b58:	461a      	mov	r2, r3
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	60da      	str	r2, [r3, #12]
 8001b5e:	e004      	b.n	8001b6a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	461a      	mov	r2, r3
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2b03      	cmp	r3, #3
 8001b80:	d9bd      	bls.n	8001afe <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	68da      	ldr	r2, [r3, #12]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b94:	611a      	str	r2, [r3, #16]
}
 8001b96:	bf00      	nop
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b085      	sub	sp, #20
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	e046      	b.n	8001c3e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6919      	ldr	r1, [r3, #16]
 8001bb4:	68fa      	ldr	r2, [r7, #12]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	4413      	add	r3, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	440b      	add	r3, r1
 8001bc0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	2200      	movs	r2, #0
 8001be4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001bec:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8001bf4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001c02:	68b9      	ldr	r1, [r7, #8]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	68fa      	ldr	r2, [r7, #12]
 8001c08:	3212      	adds	r2, #18
 8001c0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d80c      	bhi.n	8001c2e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6919      	ldr	r1, [r3, #16]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	1c5a      	adds	r2, r3, #1
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4413      	add	r3, r2
 8001c22:	00db      	lsls	r3, r3, #3
 8001c24:	440b      	add	r3, r1
 8001c26:	461a      	mov	r2, r3
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	60da      	str	r2, [r3, #12]
 8001c2c:	e004      	b.n	8001c38 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	461a      	mov	r2, r3
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2b03      	cmp	r3, #3
 8001c42:	d9b5      	bls.n	8001bb0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	691a      	ldr	r2, [r3, #16]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c6e:	60da      	str	r2, [r3, #12]
}
 8001c70:	bf00      	nop
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b089      	sub	sp, #36	; 0x24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
 8001c96:	e177      	b.n	8001f88 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c98:	2201      	movs	r2, #1
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	697a      	ldr	r2, [r7, #20]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	f040 8166 	bne.w	8001f82 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f003 0303 	and.w	r3, r3, #3
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d005      	beq.n	8001cce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d130      	bne.n	8001d30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	2203      	movs	r2, #3
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	43db      	mvns	r3, r3
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	68da      	ldr	r2, [r3, #12]
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d04:	2201      	movs	r2, #1
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	4013      	ands	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	091b      	lsrs	r3, r3, #4
 8001d1a:	f003 0201 	and.w	r2, r3, #1
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	2b03      	cmp	r3, #3
 8001d3a:	d017      	beq.n	8001d6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	2203      	movs	r2, #3
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	4013      	ands	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	689a      	ldr	r2, [r3, #8]
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f003 0303 	and.w	r3, r3, #3
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d123      	bne.n	8001dc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	08da      	lsrs	r2, r3, #3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	3208      	adds	r2, #8
 8001d80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	220f      	movs	r2, #15
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	43db      	mvns	r3, r3
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	691a      	ldr	r2, [r3, #16]
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	08da      	lsrs	r2, r3, #3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	3208      	adds	r2, #8
 8001dba:	69b9      	ldr	r1, [r7, #24]
 8001dbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	2203      	movs	r2, #3
 8001dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd0:	43db      	mvns	r3, r3
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f003 0203 	and.w	r2, r3, #3
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f000 80c0 	beq.w	8001f82 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	4b66      	ldr	r3, [pc, #408]	; (8001fa0 <HAL_GPIO_Init+0x324>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0a:	4a65      	ldr	r2, [pc, #404]	; (8001fa0 <HAL_GPIO_Init+0x324>)
 8001e0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e10:	6453      	str	r3, [r2, #68]	; 0x44
 8001e12:	4b63      	ldr	r3, [pc, #396]	; (8001fa0 <HAL_GPIO_Init+0x324>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e1e:	4a61      	ldr	r2, [pc, #388]	; (8001fa4 <HAL_GPIO_Init+0x328>)
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	089b      	lsrs	r3, r3, #2
 8001e24:	3302      	adds	r3, #2
 8001e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f003 0303 	and.w	r3, r3, #3
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	220f      	movs	r2, #15
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	43db      	mvns	r3, r3
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a58      	ldr	r2, [pc, #352]	; (8001fa8 <HAL_GPIO_Init+0x32c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d037      	beq.n	8001eba <HAL_GPIO_Init+0x23e>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a57      	ldr	r2, [pc, #348]	; (8001fac <HAL_GPIO_Init+0x330>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d031      	beq.n	8001eb6 <HAL_GPIO_Init+0x23a>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a56      	ldr	r2, [pc, #344]	; (8001fb0 <HAL_GPIO_Init+0x334>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d02b      	beq.n	8001eb2 <HAL_GPIO_Init+0x236>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a55      	ldr	r2, [pc, #340]	; (8001fb4 <HAL_GPIO_Init+0x338>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d025      	beq.n	8001eae <HAL_GPIO_Init+0x232>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a54      	ldr	r2, [pc, #336]	; (8001fb8 <HAL_GPIO_Init+0x33c>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d01f      	beq.n	8001eaa <HAL_GPIO_Init+0x22e>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a53      	ldr	r2, [pc, #332]	; (8001fbc <HAL_GPIO_Init+0x340>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d019      	beq.n	8001ea6 <HAL_GPIO_Init+0x22a>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a52      	ldr	r2, [pc, #328]	; (8001fc0 <HAL_GPIO_Init+0x344>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d013      	beq.n	8001ea2 <HAL_GPIO_Init+0x226>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a51      	ldr	r2, [pc, #324]	; (8001fc4 <HAL_GPIO_Init+0x348>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d00d      	beq.n	8001e9e <HAL_GPIO_Init+0x222>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a50      	ldr	r2, [pc, #320]	; (8001fc8 <HAL_GPIO_Init+0x34c>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d007      	beq.n	8001e9a <HAL_GPIO_Init+0x21e>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a4f      	ldr	r2, [pc, #316]	; (8001fcc <HAL_GPIO_Init+0x350>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d101      	bne.n	8001e96 <HAL_GPIO_Init+0x21a>
 8001e92:	2309      	movs	r3, #9
 8001e94:	e012      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001e96:	230a      	movs	r3, #10
 8001e98:	e010      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001e9a:	2308      	movs	r3, #8
 8001e9c:	e00e      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001e9e:	2307      	movs	r3, #7
 8001ea0:	e00c      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001ea2:	2306      	movs	r3, #6
 8001ea4:	e00a      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001ea6:	2305      	movs	r3, #5
 8001ea8:	e008      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001eaa:	2304      	movs	r3, #4
 8001eac:	e006      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e004      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	e002      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e000      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001eba:	2300      	movs	r3, #0
 8001ebc:	69fa      	ldr	r2, [r7, #28]
 8001ebe:	f002 0203 	and.w	r2, r2, #3
 8001ec2:	0092      	lsls	r2, r2, #2
 8001ec4:	4093      	lsls	r3, r2
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ecc:	4935      	ldr	r1, [pc, #212]	; (8001fa4 <HAL_GPIO_Init+0x328>)
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	089b      	lsrs	r3, r3, #2
 8001ed2:	3302      	adds	r3, #2
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001eda:	4b3d      	ldr	r3, [pc, #244]	; (8001fd0 <HAL_GPIO_Init+0x354>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001efe:	4a34      	ldr	r2, [pc, #208]	; (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f04:	4b32      	ldr	r3, [pc, #200]	; (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	4013      	ands	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d003      	beq.n	8001f28 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f28:	4a29      	ldr	r2, [pc, #164]	; (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f2e:	4b28      	ldr	r3, [pc, #160]	; (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	43db      	mvns	r3, r3
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f52:	4a1f      	ldr	r2, [pc, #124]	; (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f58:	4b1d      	ldr	r3, [pc, #116]	; (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	43db      	mvns	r3, r3
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4013      	ands	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d003      	beq.n	8001f7c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f7c:	4a14      	ldr	r2, [pc, #80]	; (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	3301      	adds	r3, #1
 8001f86:	61fb      	str	r3, [r7, #28]
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	2b0f      	cmp	r3, #15
 8001f8c:	f67f ae84 	bls.w	8001c98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f90:	bf00      	nop
 8001f92:	bf00      	nop
 8001f94:	3724      	adds	r7, #36	; 0x24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	40013800 	.word	0x40013800
 8001fa8:	40020000 	.word	0x40020000
 8001fac:	40020400 	.word	0x40020400
 8001fb0:	40020800 	.word	0x40020800
 8001fb4:	40020c00 	.word	0x40020c00
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40021400 	.word	0x40021400
 8001fc0:	40021800 	.word	0x40021800
 8001fc4:	40021c00 	.word	0x40021c00
 8001fc8:	40022000 	.word	0x40022000
 8001fcc:	40022400 	.word	0x40022400
 8001fd0:	40013c00 	.word	0x40013c00

08001fd4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	460b      	mov	r3, r1
 8001fde:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	691a      	ldr	r2, [r3, #16]
 8001fe4:	887b      	ldrh	r3, [r7, #2]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d002      	beq.n	8001ff2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fec:	2301      	movs	r3, #1
 8001fee:	73fb      	strb	r3, [r7, #15]
 8001ff0:	e001      	b.n	8001ff6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	460b      	mov	r3, r1
 800200e:	807b      	strh	r3, [r7, #2]
 8002010:	4613      	mov	r3, r2
 8002012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002014:	787b      	ldrb	r3, [r7, #1]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800201a:	887a      	ldrh	r2, [r7, #2]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002020:	e003      	b.n	800202a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002022:	887b      	ldrh	r3, [r7, #2]
 8002024:	041a      	lsls	r2, r3, #16
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	619a      	str	r2, [r3, #24]
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
	...

08002038 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e267      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	2b00      	cmp	r3, #0
 8002054:	d075      	beq.n	8002142 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002056:	4b88      	ldr	r3, [pc, #544]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f003 030c 	and.w	r3, r3, #12
 800205e:	2b04      	cmp	r3, #4
 8002060:	d00c      	beq.n	800207c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002062:	4b85      	ldr	r3, [pc, #532]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800206a:	2b08      	cmp	r3, #8
 800206c:	d112      	bne.n	8002094 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800206e:	4b82      	ldr	r3, [pc, #520]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002076:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800207a:	d10b      	bne.n	8002094 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800207c:	4b7e      	ldr	r3, [pc, #504]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d05b      	beq.n	8002140 <HAL_RCC_OscConfig+0x108>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d157      	bne.n	8002140 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e242      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800209c:	d106      	bne.n	80020ac <HAL_RCC_OscConfig+0x74>
 800209e:	4b76      	ldr	r3, [pc, #472]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a75      	ldr	r2, [pc, #468]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80020a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020a8:	6013      	str	r3, [r2, #0]
 80020aa:	e01d      	b.n	80020e8 <HAL_RCC_OscConfig+0xb0>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020b4:	d10c      	bne.n	80020d0 <HAL_RCC_OscConfig+0x98>
 80020b6:	4b70      	ldr	r3, [pc, #448]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a6f      	ldr	r2, [pc, #444]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80020bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020c0:	6013      	str	r3, [r2, #0]
 80020c2:	4b6d      	ldr	r3, [pc, #436]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a6c      	ldr	r2, [pc, #432]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80020c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020cc:	6013      	str	r3, [r2, #0]
 80020ce:	e00b      	b.n	80020e8 <HAL_RCC_OscConfig+0xb0>
 80020d0:	4b69      	ldr	r3, [pc, #420]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a68      	ldr	r2, [pc, #416]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80020d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020da:	6013      	str	r3, [r2, #0]
 80020dc:	4b66      	ldr	r3, [pc, #408]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a65      	ldr	r2, [pc, #404]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80020e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d013      	beq.n	8002118 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f0:	f7ff f95a 	bl	80013a8 <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f6:	e008      	b.n	800210a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020f8:	f7ff f956 	bl	80013a8 <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b64      	cmp	r3, #100	; 0x64
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e207      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210a:	4b5b      	ldr	r3, [pc, #364]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d0f0      	beq.n	80020f8 <HAL_RCC_OscConfig+0xc0>
 8002116:	e014      	b.n	8002142 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002118:	f7ff f946 	bl	80013a8 <HAL_GetTick>
 800211c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800211e:	e008      	b.n	8002132 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002120:	f7ff f942 	bl	80013a8 <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	2b64      	cmp	r3, #100	; 0x64
 800212c:	d901      	bls.n	8002132 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e1f3      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002132:	4b51      	ldr	r3, [pc, #324]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1f0      	bne.n	8002120 <HAL_RCC_OscConfig+0xe8>
 800213e:	e000      	b.n	8002142 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002140:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d063      	beq.n	8002216 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800214e:	4b4a      	ldr	r3, [pc, #296]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f003 030c 	and.w	r3, r3, #12
 8002156:	2b00      	cmp	r3, #0
 8002158:	d00b      	beq.n	8002172 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800215a:	4b47      	ldr	r3, [pc, #284]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002162:	2b08      	cmp	r3, #8
 8002164:	d11c      	bne.n	80021a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002166:	4b44      	ldr	r3, [pc, #272]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d116      	bne.n	80021a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002172:	4b41      	ldr	r3, [pc, #260]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	2b00      	cmp	r3, #0
 800217c:	d005      	beq.n	800218a <HAL_RCC_OscConfig+0x152>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d001      	beq.n	800218a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e1c7      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800218a:	4b3b      	ldr	r3, [pc, #236]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	4937      	ldr	r1, [pc, #220]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 800219a:	4313      	orrs	r3, r2
 800219c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800219e:	e03a      	b.n	8002216 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d020      	beq.n	80021ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021a8:	4b34      	ldr	r3, [pc, #208]	; (800227c <HAL_RCC_OscConfig+0x244>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ae:	f7ff f8fb 	bl	80013a8 <HAL_GetTick>
 80021b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021b6:	f7ff f8f7 	bl	80013a8 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e1a8      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021c8:	4b2b      	ldr	r3, [pc, #172]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0f0      	beq.n	80021b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021d4:	4b28      	ldr	r3, [pc, #160]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	691b      	ldr	r3, [r3, #16]
 80021e0:	00db      	lsls	r3, r3, #3
 80021e2:	4925      	ldr	r1, [pc, #148]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	600b      	str	r3, [r1, #0]
 80021e8:	e015      	b.n	8002216 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021ea:	4b24      	ldr	r3, [pc, #144]	; (800227c <HAL_RCC_OscConfig+0x244>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f0:	f7ff f8da 	bl	80013a8 <HAL_GetTick>
 80021f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021f6:	e008      	b.n	800220a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021f8:	f7ff f8d6 	bl	80013a8 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	2b02      	cmp	r3, #2
 8002204:	d901      	bls.n	800220a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e187      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800220a:	4b1b      	ldr	r3, [pc, #108]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d1f0      	bne.n	80021f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0308 	and.w	r3, r3, #8
 800221e:	2b00      	cmp	r3, #0
 8002220:	d036      	beq.n	8002290 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d016      	beq.n	8002258 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800222a:	4b15      	ldr	r3, [pc, #84]	; (8002280 <HAL_RCC_OscConfig+0x248>)
 800222c:	2201      	movs	r2, #1
 800222e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002230:	f7ff f8ba 	bl	80013a8 <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002236:	e008      	b.n	800224a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002238:	f7ff f8b6 	bl	80013a8 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b02      	cmp	r3, #2
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e167      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800224a:	4b0b      	ldr	r3, [pc, #44]	; (8002278 <HAL_RCC_OscConfig+0x240>)
 800224c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d0f0      	beq.n	8002238 <HAL_RCC_OscConfig+0x200>
 8002256:	e01b      	b.n	8002290 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002258:	4b09      	ldr	r3, [pc, #36]	; (8002280 <HAL_RCC_OscConfig+0x248>)
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800225e:	f7ff f8a3 	bl	80013a8 <HAL_GetTick>
 8002262:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002264:	e00e      	b.n	8002284 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002266:	f7ff f89f 	bl	80013a8 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	2b02      	cmp	r3, #2
 8002272:	d907      	bls.n	8002284 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e150      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
 8002278:	40023800 	.word	0x40023800
 800227c:	42470000 	.word	0x42470000
 8002280:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002284:	4b88      	ldr	r3, [pc, #544]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 8002286:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1ea      	bne.n	8002266 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 8097 	beq.w	80023cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800229e:	2300      	movs	r3, #0
 80022a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022a2:	4b81      	ldr	r3, [pc, #516]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d10f      	bne.n	80022ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	60bb      	str	r3, [r7, #8]
 80022b2:	4b7d      	ldr	r3, [pc, #500]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 80022b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b6:	4a7c      	ldr	r2, [pc, #496]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 80022b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022bc:	6413      	str	r3, [r2, #64]	; 0x40
 80022be:	4b7a      	ldr	r3, [pc, #488]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 80022c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c6:	60bb      	str	r3, [r7, #8]
 80022c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022ca:	2301      	movs	r3, #1
 80022cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ce:	4b77      	ldr	r3, [pc, #476]	; (80024ac <HAL_RCC_OscConfig+0x474>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d118      	bne.n	800230c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022da:	4b74      	ldr	r3, [pc, #464]	; (80024ac <HAL_RCC_OscConfig+0x474>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a73      	ldr	r2, [pc, #460]	; (80024ac <HAL_RCC_OscConfig+0x474>)
 80022e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022e6:	f7ff f85f 	bl	80013a8 <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ee:	f7ff f85b 	bl	80013a8 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e10c      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002300:	4b6a      	ldr	r3, [pc, #424]	; (80024ac <HAL_RCC_OscConfig+0x474>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002308:	2b00      	cmp	r3, #0
 800230a:	d0f0      	beq.n	80022ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d106      	bne.n	8002322 <HAL_RCC_OscConfig+0x2ea>
 8002314:	4b64      	ldr	r3, [pc, #400]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 8002316:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002318:	4a63      	ldr	r2, [pc, #396]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 800231a:	f043 0301 	orr.w	r3, r3, #1
 800231e:	6713      	str	r3, [r2, #112]	; 0x70
 8002320:	e01c      	b.n	800235c <HAL_RCC_OscConfig+0x324>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	2b05      	cmp	r3, #5
 8002328:	d10c      	bne.n	8002344 <HAL_RCC_OscConfig+0x30c>
 800232a:	4b5f      	ldr	r3, [pc, #380]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 800232c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800232e:	4a5e      	ldr	r2, [pc, #376]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 8002330:	f043 0304 	orr.w	r3, r3, #4
 8002334:	6713      	str	r3, [r2, #112]	; 0x70
 8002336:	4b5c      	ldr	r3, [pc, #368]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 8002338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800233a:	4a5b      	ldr	r2, [pc, #364]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 800233c:	f043 0301 	orr.w	r3, r3, #1
 8002340:	6713      	str	r3, [r2, #112]	; 0x70
 8002342:	e00b      	b.n	800235c <HAL_RCC_OscConfig+0x324>
 8002344:	4b58      	ldr	r3, [pc, #352]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 8002346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002348:	4a57      	ldr	r2, [pc, #348]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 800234a:	f023 0301 	bic.w	r3, r3, #1
 800234e:	6713      	str	r3, [r2, #112]	; 0x70
 8002350:	4b55      	ldr	r3, [pc, #340]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 8002352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002354:	4a54      	ldr	r2, [pc, #336]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 8002356:	f023 0304 	bic.w	r3, r3, #4
 800235a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d015      	beq.n	8002390 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002364:	f7ff f820 	bl	80013a8 <HAL_GetTick>
 8002368:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800236a:	e00a      	b.n	8002382 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800236c:	f7ff f81c 	bl	80013a8 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	f241 3288 	movw	r2, #5000	; 0x1388
 800237a:	4293      	cmp	r3, r2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e0cb      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002382:	4b49      	ldr	r3, [pc, #292]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 8002384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d0ee      	beq.n	800236c <HAL_RCC_OscConfig+0x334>
 800238e:	e014      	b.n	80023ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002390:	f7ff f80a 	bl	80013a8 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002396:	e00a      	b.n	80023ae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002398:	f7ff f806 	bl	80013a8 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e0b5      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ae:	4b3e      	ldr	r3, [pc, #248]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 80023b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1ee      	bne.n	8002398 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023ba:	7dfb      	ldrb	r3, [r7, #23]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d105      	bne.n	80023cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023c0:	4b39      	ldr	r3, [pc, #228]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 80023c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c4:	4a38      	ldr	r2, [pc, #224]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 80023c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023ca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f000 80a1 	beq.w	8002518 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023d6:	4b34      	ldr	r3, [pc, #208]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f003 030c 	and.w	r3, r3, #12
 80023de:	2b08      	cmp	r3, #8
 80023e0:	d05c      	beq.n	800249c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d141      	bne.n	800246e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023ea:	4b31      	ldr	r3, [pc, #196]	; (80024b0 <HAL_RCC_OscConfig+0x478>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f0:	f7fe ffda 	bl	80013a8 <HAL_GetTick>
 80023f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023f8:	f7fe ffd6 	bl	80013a8 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b02      	cmp	r3, #2
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e087      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800240a:	4b27      	ldr	r3, [pc, #156]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1f0      	bne.n	80023f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	69da      	ldr	r2, [r3, #28]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	431a      	orrs	r2, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002424:	019b      	lsls	r3, r3, #6
 8002426:	431a      	orrs	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800242c:	085b      	lsrs	r3, r3, #1
 800242e:	3b01      	subs	r3, #1
 8002430:	041b      	lsls	r3, r3, #16
 8002432:	431a      	orrs	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002438:	061b      	lsls	r3, r3, #24
 800243a:	491b      	ldr	r1, [pc, #108]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 800243c:	4313      	orrs	r3, r2
 800243e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002440:	4b1b      	ldr	r3, [pc, #108]	; (80024b0 <HAL_RCC_OscConfig+0x478>)
 8002442:	2201      	movs	r2, #1
 8002444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002446:	f7fe ffaf 	bl	80013a8 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800244e:	f7fe ffab 	bl	80013a8 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e05c      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002460:	4b11      	ldr	r3, [pc, #68]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0f0      	beq.n	800244e <HAL_RCC_OscConfig+0x416>
 800246c:	e054      	b.n	8002518 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800246e:	4b10      	ldr	r3, [pc, #64]	; (80024b0 <HAL_RCC_OscConfig+0x478>)
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002474:	f7fe ff98 	bl	80013a8 <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800247a:	e008      	b.n	800248e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800247c:	f7fe ff94 	bl	80013a8 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e045      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800248e:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <HAL_RCC_OscConfig+0x470>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1f0      	bne.n	800247c <HAL_RCC_OscConfig+0x444>
 800249a:	e03d      	b.n	8002518 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	699b      	ldr	r3, [r3, #24]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d107      	bne.n	80024b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e038      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
 80024a8:	40023800 	.word	0x40023800
 80024ac:	40007000 	.word	0x40007000
 80024b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024b4:	4b1b      	ldr	r3, [pc, #108]	; (8002524 <HAL_RCC_OscConfig+0x4ec>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d028      	beq.n	8002514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d121      	bne.n	8002514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024da:	429a      	cmp	r2, r3
 80024dc:	d11a      	bne.n	8002514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024e4:	4013      	ands	r3, r2
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80024ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d111      	bne.n	8002514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024fa:	085b      	lsrs	r3, r3, #1
 80024fc:	3b01      	subs	r3, #1
 80024fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002500:	429a      	cmp	r2, r3
 8002502:	d107      	bne.n	8002514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800250e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002510:	429a      	cmp	r2, r3
 8002512:	d001      	beq.n	8002518 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e000      	b.n	800251a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	40023800 	.word	0x40023800

08002528 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e0cc      	b.n	80026d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800253c:	4b68      	ldr	r3, [pc, #416]	; (80026e0 <HAL_RCC_ClockConfig+0x1b8>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 030f 	and.w	r3, r3, #15
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	429a      	cmp	r2, r3
 8002548:	d90c      	bls.n	8002564 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800254a:	4b65      	ldr	r3, [pc, #404]	; (80026e0 <HAL_RCC_ClockConfig+0x1b8>)
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	b2d2      	uxtb	r2, r2
 8002550:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002552:	4b63      	ldr	r3, [pc, #396]	; (80026e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	683a      	ldr	r2, [r7, #0]
 800255c:	429a      	cmp	r2, r3
 800255e:	d001      	beq.n	8002564 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e0b8      	b.n	80026d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0302 	and.w	r3, r3, #2
 800256c:	2b00      	cmp	r3, #0
 800256e:	d020      	beq.n	80025b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0304 	and.w	r3, r3, #4
 8002578:	2b00      	cmp	r3, #0
 800257a:	d005      	beq.n	8002588 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800257c:	4b59      	ldr	r3, [pc, #356]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	4a58      	ldr	r2, [pc, #352]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002582:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002586:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0308 	and.w	r3, r3, #8
 8002590:	2b00      	cmp	r3, #0
 8002592:	d005      	beq.n	80025a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002594:	4b53      	ldr	r3, [pc, #332]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	4a52      	ldr	r2, [pc, #328]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 800259a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800259e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025a0:	4b50      	ldr	r3, [pc, #320]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	494d      	ldr	r1, [pc, #308]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 80025ae:	4313      	orrs	r3, r2
 80025b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d044      	beq.n	8002648 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d107      	bne.n	80025d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c6:	4b47      	ldr	r3, [pc, #284]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d119      	bne.n	8002606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e07f      	b.n	80026d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d003      	beq.n	80025e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025e2:	2b03      	cmp	r3, #3
 80025e4:	d107      	bne.n	80025f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025e6:	4b3f      	ldr	r3, [pc, #252]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d109      	bne.n	8002606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e06f      	b.n	80026d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f6:	4b3b      	ldr	r3, [pc, #236]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e067      	b.n	80026d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002606:	4b37      	ldr	r3, [pc, #220]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f023 0203 	bic.w	r2, r3, #3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4934      	ldr	r1, [pc, #208]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002614:	4313      	orrs	r3, r2
 8002616:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002618:	f7fe fec6 	bl	80013a8 <HAL_GetTick>
 800261c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800261e:	e00a      	b.n	8002636 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002620:	f7fe fec2 	bl	80013a8 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	f241 3288 	movw	r2, #5000	; 0x1388
 800262e:	4293      	cmp	r3, r2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e04f      	b.n	80026d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002636:	4b2b      	ldr	r3, [pc, #172]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f003 020c 	and.w	r2, r3, #12
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	429a      	cmp	r2, r3
 8002646:	d1eb      	bne.n	8002620 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002648:	4b25      	ldr	r3, [pc, #148]	; (80026e0 <HAL_RCC_ClockConfig+0x1b8>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 030f 	and.w	r3, r3, #15
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	429a      	cmp	r2, r3
 8002654:	d20c      	bcs.n	8002670 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002656:	4b22      	ldr	r3, [pc, #136]	; (80026e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	b2d2      	uxtb	r2, r2
 800265c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800265e:	4b20      	ldr	r3, [pc, #128]	; (80026e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	429a      	cmp	r2, r3
 800266a:	d001      	beq.n	8002670 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e032      	b.n	80026d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0304 	and.w	r3, r3, #4
 8002678:	2b00      	cmp	r3, #0
 800267a:	d008      	beq.n	800268e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800267c:	4b19      	ldr	r3, [pc, #100]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	4916      	ldr	r1, [pc, #88]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 800268a:	4313      	orrs	r3, r2
 800268c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0308 	and.w	r3, r3, #8
 8002696:	2b00      	cmp	r3, #0
 8002698:	d009      	beq.n	80026ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800269a:	4b12      	ldr	r3, [pc, #72]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	00db      	lsls	r3, r3, #3
 80026a8:	490e      	ldr	r1, [pc, #56]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80026ae:	f000 f821 	bl	80026f4 <HAL_RCC_GetSysClockFreq>
 80026b2:	4602      	mov	r2, r0
 80026b4:	4b0b      	ldr	r3, [pc, #44]	; (80026e4 <HAL_RCC_ClockConfig+0x1bc>)
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	091b      	lsrs	r3, r3, #4
 80026ba:	f003 030f 	and.w	r3, r3, #15
 80026be:	490a      	ldr	r1, [pc, #40]	; (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 80026c0:	5ccb      	ldrb	r3, [r1, r3]
 80026c2:	fa22 f303 	lsr.w	r3, r2, r3
 80026c6:	4a09      	ldr	r2, [pc, #36]	; (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80026c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80026ca:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <HAL_RCC_ClockConfig+0x1c8>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7fe fe26 	bl	8001320 <HAL_InitTick>

  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	40023c00 	.word	0x40023c00
 80026e4:	40023800 	.word	0x40023800
 80026e8:	0800479c 	.word	0x0800479c
 80026ec:	20000000 	.word	0x20000000
 80026f0:	20000004 	.word	0x20000004

080026f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026f8:	b094      	sub	sp, #80	; 0x50
 80026fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80026fc:	2300      	movs	r3, #0
 80026fe:	647b      	str	r3, [r7, #68]	; 0x44
 8002700:	2300      	movs	r3, #0
 8002702:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002704:	2300      	movs	r3, #0
 8002706:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002708:	2300      	movs	r3, #0
 800270a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800270c:	4b79      	ldr	r3, [pc, #484]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f003 030c 	and.w	r3, r3, #12
 8002714:	2b08      	cmp	r3, #8
 8002716:	d00d      	beq.n	8002734 <HAL_RCC_GetSysClockFreq+0x40>
 8002718:	2b08      	cmp	r3, #8
 800271a:	f200 80e1 	bhi.w	80028e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800271e:	2b00      	cmp	r3, #0
 8002720:	d002      	beq.n	8002728 <HAL_RCC_GetSysClockFreq+0x34>
 8002722:	2b04      	cmp	r3, #4
 8002724:	d003      	beq.n	800272e <HAL_RCC_GetSysClockFreq+0x3a>
 8002726:	e0db      	b.n	80028e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002728:	4b73      	ldr	r3, [pc, #460]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800272a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800272c:	e0db      	b.n	80028e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800272e:	4b73      	ldr	r3, [pc, #460]	; (80028fc <HAL_RCC_GetSysClockFreq+0x208>)
 8002730:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002732:	e0d8      	b.n	80028e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002734:	4b6f      	ldr	r3, [pc, #444]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800273c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800273e:	4b6d      	ldr	r3, [pc, #436]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d063      	beq.n	8002812 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800274a:	4b6a      	ldr	r3, [pc, #424]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	099b      	lsrs	r3, r3, #6
 8002750:	2200      	movs	r2, #0
 8002752:	63bb      	str	r3, [r7, #56]	; 0x38
 8002754:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002758:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800275c:	633b      	str	r3, [r7, #48]	; 0x30
 800275e:	2300      	movs	r3, #0
 8002760:	637b      	str	r3, [r7, #52]	; 0x34
 8002762:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002766:	4622      	mov	r2, r4
 8002768:	462b      	mov	r3, r5
 800276a:	f04f 0000 	mov.w	r0, #0
 800276e:	f04f 0100 	mov.w	r1, #0
 8002772:	0159      	lsls	r1, r3, #5
 8002774:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002778:	0150      	lsls	r0, r2, #5
 800277a:	4602      	mov	r2, r0
 800277c:	460b      	mov	r3, r1
 800277e:	4621      	mov	r1, r4
 8002780:	1a51      	subs	r1, r2, r1
 8002782:	6139      	str	r1, [r7, #16]
 8002784:	4629      	mov	r1, r5
 8002786:	eb63 0301 	sbc.w	r3, r3, r1
 800278a:	617b      	str	r3, [r7, #20]
 800278c:	f04f 0200 	mov.w	r2, #0
 8002790:	f04f 0300 	mov.w	r3, #0
 8002794:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002798:	4659      	mov	r1, fp
 800279a:	018b      	lsls	r3, r1, #6
 800279c:	4651      	mov	r1, sl
 800279e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027a2:	4651      	mov	r1, sl
 80027a4:	018a      	lsls	r2, r1, #6
 80027a6:	4651      	mov	r1, sl
 80027a8:	ebb2 0801 	subs.w	r8, r2, r1
 80027ac:	4659      	mov	r1, fp
 80027ae:	eb63 0901 	sbc.w	r9, r3, r1
 80027b2:	f04f 0200 	mov.w	r2, #0
 80027b6:	f04f 0300 	mov.w	r3, #0
 80027ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027c6:	4690      	mov	r8, r2
 80027c8:	4699      	mov	r9, r3
 80027ca:	4623      	mov	r3, r4
 80027cc:	eb18 0303 	adds.w	r3, r8, r3
 80027d0:	60bb      	str	r3, [r7, #8]
 80027d2:	462b      	mov	r3, r5
 80027d4:	eb49 0303 	adc.w	r3, r9, r3
 80027d8:	60fb      	str	r3, [r7, #12]
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	f04f 0300 	mov.w	r3, #0
 80027e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80027e6:	4629      	mov	r1, r5
 80027e8:	024b      	lsls	r3, r1, #9
 80027ea:	4621      	mov	r1, r4
 80027ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80027f0:	4621      	mov	r1, r4
 80027f2:	024a      	lsls	r2, r1, #9
 80027f4:	4610      	mov	r0, r2
 80027f6:	4619      	mov	r1, r3
 80027f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80027fa:	2200      	movs	r2, #0
 80027fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80027fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002800:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002804:	f7fd fd44 	bl	8000290 <__aeabi_uldivmod>
 8002808:	4602      	mov	r2, r0
 800280a:	460b      	mov	r3, r1
 800280c:	4613      	mov	r3, r2
 800280e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002810:	e058      	b.n	80028c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002812:	4b38      	ldr	r3, [pc, #224]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	099b      	lsrs	r3, r3, #6
 8002818:	2200      	movs	r2, #0
 800281a:	4618      	mov	r0, r3
 800281c:	4611      	mov	r1, r2
 800281e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002822:	623b      	str	r3, [r7, #32]
 8002824:	2300      	movs	r3, #0
 8002826:	627b      	str	r3, [r7, #36]	; 0x24
 8002828:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800282c:	4642      	mov	r2, r8
 800282e:	464b      	mov	r3, r9
 8002830:	f04f 0000 	mov.w	r0, #0
 8002834:	f04f 0100 	mov.w	r1, #0
 8002838:	0159      	lsls	r1, r3, #5
 800283a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800283e:	0150      	lsls	r0, r2, #5
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	4641      	mov	r1, r8
 8002846:	ebb2 0a01 	subs.w	sl, r2, r1
 800284a:	4649      	mov	r1, r9
 800284c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002850:	f04f 0200 	mov.w	r2, #0
 8002854:	f04f 0300 	mov.w	r3, #0
 8002858:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800285c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002860:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002864:	ebb2 040a 	subs.w	r4, r2, sl
 8002868:	eb63 050b 	sbc.w	r5, r3, fp
 800286c:	f04f 0200 	mov.w	r2, #0
 8002870:	f04f 0300 	mov.w	r3, #0
 8002874:	00eb      	lsls	r3, r5, #3
 8002876:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800287a:	00e2      	lsls	r2, r4, #3
 800287c:	4614      	mov	r4, r2
 800287e:	461d      	mov	r5, r3
 8002880:	4643      	mov	r3, r8
 8002882:	18e3      	adds	r3, r4, r3
 8002884:	603b      	str	r3, [r7, #0]
 8002886:	464b      	mov	r3, r9
 8002888:	eb45 0303 	adc.w	r3, r5, r3
 800288c:	607b      	str	r3, [r7, #4]
 800288e:	f04f 0200 	mov.w	r2, #0
 8002892:	f04f 0300 	mov.w	r3, #0
 8002896:	e9d7 4500 	ldrd	r4, r5, [r7]
 800289a:	4629      	mov	r1, r5
 800289c:	028b      	lsls	r3, r1, #10
 800289e:	4621      	mov	r1, r4
 80028a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028a4:	4621      	mov	r1, r4
 80028a6:	028a      	lsls	r2, r1, #10
 80028a8:	4610      	mov	r0, r2
 80028aa:	4619      	mov	r1, r3
 80028ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028ae:	2200      	movs	r2, #0
 80028b0:	61bb      	str	r3, [r7, #24]
 80028b2:	61fa      	str	r2, [r7, #28]
 80028b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028b8:	f7fd fcea 	bl	8000290 <__aeabi_uldivmod>
 80028bc:	4602      	mov	r2, r0
 80028be:	460b      	mov	r3, r1
 80028c0:	4613      	mov	r3, r2
 80028c2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80028c4:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	0c1b      	lsrs	r3, r3, #16
 80028ca:	f003 0303 	and.w	r3, r3, #3
 80028ce:	3301      	adds	r3, #1
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80028d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80028de:	e002      	b.n	80028e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028e0:	4b05      	ldr	r3, [pc, #20]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80028e2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80028e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3750      	adds	r7, #80	; 0x50
 80028ec:	46bd      	mov	sp, r7
 80028ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028f2:	bf00      	nop
 80028f4:	40023800 	.word	0x40023800
 80028f8:	00f42400 	.word	0x00f42400
 80028fc:	007a1200 	.word	0x007a1200

08002900 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002904:	4b03      	ldr	r3, [pc, #12]	; (8002914 <HAL_RCC_GetHCLKFreq+0x14>)
 8002906:	681b      	ldr	r3, [r3, #0]
}
 8002908:	4618      	mov	r0, r3
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	20000000 	.word	0x20000000

08002918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800291c:	f7ff fff0 	bl	8002900 <HAL_RCC_GetHCLKFreq>
 8002920:	4602      	mov	r2, r0
 8002922:	4b05      	ldr	r3, [pc, #20]	; (8002938 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	0a9b      	lsrs	r3, r3, #10
 8002928:	f003 0307 	and.w	r3, r3, #7
 800292c:	4903      	ldr	r1, [pc, #12]	; (800293c <HAL_RCC_GetPCLK1Freq+0x24>)
 800292e:	5ccb      	ldrb	r3, [r1, r3]
 8002930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002934:	4618      	mov	r0, r3
 8002936:	bd80      	pop	{r7, pc}
 8002938:	40023800 	.word	0x40023800
 800293c:	080047ac 	.word	0x080047ac

08002940 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002944:	f7ff ffdc 	bl	8002900 <HAL_RCC_GetHCLKFreq>
 8002948:	4602      	mov	r2, r0
 800294a:	4b05      	ldr	r3, [pc, #20]	; (8002960 <HAL_RCC_GetPCLK2Freq+0x20>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	0b5b      	lsrs	r3, r3, #13
 8002950:	f003 0307 	and.w	r3, r3, #7
 8002954:	4903      	ldr	r1, [pc, #12]	; (8002964 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002956:	5ccb      	ldrb	r3, [r1, r3]
 8002958:	fa22 f303 	lsr.w	r3, r2, r3
}
 800295c:	4618      	mov	r0, r3
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40023800 	.word	0x40023800
 8002964:	080047ac 	.word	0x080047ac

08002968 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e041      	b.n	80029fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d106      	bne.n	8002994 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7fe fb20 	bl	8000fd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2202      	movs	r2, #2
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	3304      	adds	r3, #4
 80029a4:	4619      	mov	r1, r3
 80029a6:	4610      	mov	r0, r2
 80029a8:	f000 fa96 	bl	8002ed8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
	...

08002a08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d001      	beq.n	8002a20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e04e      	b.n	8002abe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2202      	movs	r2, #2
 8002a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	68da      	ldr	r2, [r3, #12]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f042 0201 	orr.w	r2, r2, #1
 8002a36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a23      	ldr	r2, [pc, #140]	; (8002acc <HAL_TIM_Base_Start_IT+0xc4>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d022      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a4a:	d01d      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a1f      	ldr	r2, [pc, #124]	; (8002ad0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d018      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a1e      	ldr	r2, [pc, #120]	; (8002ad4 <HAL_TIM_Base_Start_IT+0xcc>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d013      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a1c      	ldr	r2, [pc, #112]	; (8002ad8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d00e      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a1b      	ldr	r2, [pc, #108]	; (8002adc <HAL_TIM_Base_Start_IT+0xd4>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d009      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a19      	ldr	r2, [pc, #100]	; (8002ae0 <HAL_TIM_Base_Start_IT+0xd8>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d004      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a18      	ldr	r2, [pc, #96]	; (8002ae4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d111      	bne.n	8002aac <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 0307 	and.w	r3, r3, #7
 8002a92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2b06      	cmp	r3, #6
 8002a98:	d010      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f042 0201 	orr.w	r2, r2, #1
 8002aa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aaa:	e007      	b.n	8002abc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0201 	orr.w	r2, r2, #1
 8002aba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3714      	adds	r7, #20
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	40010000 	.word	0x40010000
 8002ad0:	40000400 	.word	0x40000400
 8002ad4:	40000800 	.word	0x40000800
 8002ad8:	40000c00 	.word	0x40000c00
 8002adc:	40010400 	.word	0x40010400
 8002ae0:	40014000 	.word	0x40014000
 8002ae4:	40001800 	.word	0x40001800

08002ae8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	691b      	ldr	r3, [r3, #16]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d122      	bne.n	8002b44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d11b      	bne.n	8002b44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f06f 0202 	mvn.w	r2, #2
 8002b14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	f003 0303 	and.w	r3, r3, #3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 f9b5 	bl	8002e9a <HAL_TIM_IC_CaptureCallback>
 8002b30:	e005      	b.n	8002b3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f9a7 	bl	8002e86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 f9b8 	bl	8002eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	f003 0304 	and.w	r3, r3, #4
 8002b4e:	2b04      	cmp	r3, #4
 8002b50:	d122      	bne.n	8002b98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	f003 0304 	and.w	r3, r3, #4
 8002b5c:	2b04      	cmp	r3, #4
 8002b5e:	d11b      	bne.n	8002b98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f06f 0204 	mvn.w	r2, #4
 8002b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 f98b 	bl	8002e9a <HAL_TIM_IC_CaptureCallback>
 8002b84:	e005      	b.n	8002b92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f97d 	bl	8002e86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 f98e 	bl	8002eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	f003 0308 	and.w	r3, r3, #8
 8002ba2:	2b08      	cmp	r3, #8
 8002ba4:	d122      	bne.n	8002bec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	f003 0308 	and.w	r3, r3, #8
 8002bb0:	2b08      	cmp	r3, #8
 8002bb2:	d11b      	bne.n	8002bec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f06f 0208 	mvn.w	r2, #8
 8002bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2204      	movs	r2, #4
 8002bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	69db      	ldr	r3, [r3, #28]
 8002bca:	f003 0303 	and.w	r3, r3, #3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d003      	beq.n	8002bda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 f961 	bl	8002e9a <HAL_TIM_IC_CaptureCallback>
 8002bd8:	e005      	b.n	8002be6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f953 	bl	8002e86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f000 f964 	bl	8002eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	f003 0310 	and.w	r3, r3, #16
 8002bf6:	2b10      	cmp	r3, #16
 8002bf8:	d122      	bne.n	8002c40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	f003 0310 	and.w	r3, r3, #16
 8002c04:	2b10      	cmp	r3, #16
 8002c06:	d11b      	bne.n	8002c40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f06f 0210 	mvn.w	r2, #16
 8002c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2208      	movs	r2, #8
 8002c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	69db      	ldr	r3, [r3, #28]
 8002c1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d003      	beq.n	8002c2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f000 f937 	bl	8002e9a <HAL_TIM_IC_CaptureCallback>
 8002c2c:	e005      	b.n	8002c3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 f929 	bl	8002e86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f000 f93a 	bl	8002eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d10e      	bne.n	8002c6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	f003 0301 	and.w	r3, r3, #1
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d107      	bne.n	8002c6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f06f 0201 	mvn.w	r2, #1
 8002c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f7fe f818 	bl	8000c9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c76:	2b80      	cmp	r3, #128	; 0x80
 8002c78:	d10e      	bne.n	8002c98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c84:	2b80      	cmp	r3, #128	; 0x80
 8002c86:	d107      	bne.n	8002c98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 fae0 	bl	8003258 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ca2:	2b40      	cmp	r3, #64	; 0x40
 8002ca4:	d10e      	bne.n	8002cc4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb0:	2b40      	cmp	r3, #64	; 0x40
 8002cb2:	d107      	bne.n	8002cc4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 f8ff 	bl	8002ec2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	691b      	ldr	r3, [r3, #16]
 8002cca:	f003 0320 	and.w	r3, r3, #32
 8002cce:	2b20      	cmp	r3, #32
 8002cd0:	d10e      	bne.n	8002cf0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	f003 0320 	and.w	r3, r3, #32
 8002cdc:	2b20      	cmp	r3, #32
 8002cde:	d107      	bne.n	8002cf0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f06f 0220 	mvn.w	r2, #32
 8002ce8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 faaa 	bl	8003244 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cf0:	bf00      	nop
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d101      	bne.n	8002d14 <HAL_TIM_ConfigClockSource+0x1c>
 8002d10:	2302      	movs	r3, #2
 8002d12:	e0b4      	b.n	8002e7e <HAL_TIM_ConfigClockSource+0x186>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2202      	movs	r2, #2
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d3a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68ba      	ldr	r2, [r7, #8]
 8002d42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d4c:	d03e      	beq.n	8002dcc <HAL_TIM_ConfigClockSource+0xd4>
 8002d4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d52:	f200 8087 	bhi.w	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d5a:	f000 8086 	beq.w	8002e6a <HAL_TIM_ConfigClockSource+0x172>
 8002d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d62:	d87f      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d64:	2b70      	cmp	r3, #112	; 0x70
 8002d66:	d01a      	beq.n	8002d9e <HAL_TIM_ConfigClockSource+0xa6>
 8002d68:	2b70      	cmp	r3, #112	; 0x70
 8002d6a:	d87b      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d6c:	2b60      	cmp	r3, #96	; 0x60
 8002d6e:	d050      	beq.n	8002e12 <HAL_TIM_ConfigClockSource+0x11a>
 8002d70:	2b60      	cmp	r3, #96	; 0x60
 8002d72:	d877      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d74:	2b50      	cmp	r3, #80	; 0x50
 8002d76:	d03c      	beq.n	8002df2 <HAL_TIM_ConfigClockSource+0xfa>
 8002d78:	2b50      	cmp	r3, #80	; 0x50
 8002d7a:	d873      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d7c:	2b40      	cmp	r3, #64	; 0x40
 8002d7e:	d058      	beq.n	8002e32 <HAL_TIM_ConfigClockSource+0x13a>
 8002d80:	2b40      	cmp	r3, #64	; 0x40
 8002d82:	d86f      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d84:	2b30      	cmp	r3, #48	; 0x30
 8002d86:	d064      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0x15a>
 8002d88:	2b30      	cmp	r3, #48	; 0x30
 8002d8a:	d86b      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d8c:	2b20      	cmp	r3, #32
 8002d8e:	d060      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0x15a>
 8002d90:	2b20      	cmp	r3, #32
 8002d92:	d867      	bhi.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d05c      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0x15a>
 8002d98:	2b10      	cmp	r3, #16
 8002d9a:	d05a      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0x15a>
 8002d9c:	e062      	b.n	8002e64 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6818      	ldr	r0, [r3, #0]
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	6899      	ldr	r1, [r3, #8]
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	f000 f9ad 	bl	800310c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002dc0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68ba      	ldr	r2, [r7, #8]
 8002dc8:	609a      	str	r2, [r3, #8]
      break;
 8002dca:	e04f      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6818      	ldr	r0, [r3, #0]
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	6899      	ldr	r1, [r3, #8]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f000 f996 	bl	800310c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	689a      	ldr	r2, [r3, #8]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002dee:	609a      	str	r2, [r3, #8]
      break;
 8002df0:	e03c      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6818      	ldr	r0, [r3, #0]
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	6859      	ldr	r1, [r3, #4]
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	461a      	mov	r2, r3
 8002e00:	f000 f90a 	bl	8003018 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2150      	movs	r1, #80	; 0x50
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f000 f963 	bl	80030d6 <TIM_ITRx_SetConfig>
      break;
 8002e10:	e02c      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6818      	ldr	r0, [r3, #0]
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	6859      	ldr	r1, [r3, #4]
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	461a      	mov	r2, r3
 8002e20:	f000 f929 	bl	8003076 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2160      	movs	r1, #96	; 0x60
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f000 f953 	bl	80030d6 <TIM_ITRx_SetConfig>
      break;
 8002e30:	e01c      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6818      	ldr	r0, [r3, #0]
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	6859      	ldr	r1, [r3, #4]
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	461a      	mov	r2, r3
 8002e40:	f000 f8ea 	bl	8003018 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2140      	movs	r1, #64	; 0x40
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f000 f943 	bl	80030d6 <TIM_ITRx_SetConfig>
      break;
 8002e50:	e00c      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4610      	mov	r0, r2
 8002e5e:	f000 f93a 	bl	80030d6 <TIM_ITRx_SetConfig>
      break;
 8002e62:	e003      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	73fb      	strb	r3, [r7, #15]
      break;
 8002e68:	e000      	b.n	8002e6c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002e6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3710      	adds	r7, #16
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e86:	b480      	push	{r7}
 8002e88:	b083      	sub	sp, #12
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr

08002e9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	b083      	sub	sp, #12
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b083      	sub	sp, #12
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	b083      	sub	sp, #12
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002eca:	bf00      	nop
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
	...

08002ed8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b085      	sub	sp, #20
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a40      	ldr	r2, [pc, #256]	; (8002fec <TIM_Base_SetConfig+0x114>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d013      	beq.n	8002f18 <TIM_Base_SetConfig+0x40>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ef6:	d00f      	beq.n	8002f18 <TIM_Base_SetConfig+0x40>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a3d      	ldr	r2, [pc, #244]	; (8002ff0 <TIM_Base_SetConfig+0x118>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d00b      	beq.n	8002f18 <TIM_Base_SetConfig+0x40>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a3c      	ldr	r2, [pc, #240]	; (8002ff4 <TIM_Base_SetConfig+0x11c>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d007      	beq.n	8002f18 <TIM_Base_SetConfig+0x40>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a3b      	ldr	r2, [pc, #236]	; (8002ff8 <TIM_Base_SetConfig+0x120>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d003      	beq.n	8002f18 <TIM_Base_SetConfig+0x40>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a3a      	ldr	r2, [pc, #232]	; (8002ffc <TIM_Base_SetConfig+0x124>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d108      	bne.n	8002f2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a2f      	ldr	r2, [pc, #188]	; (8002fec <TIM_Base_SetConfig+0x114>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d02b      	beq.n	8002f8a <TIM_Base_SetConfig+0xb2>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f38:	d027      	beq.n	8002f8a <TIM_Base_SetConfig+0xb2>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a2c      	ldr	r2, [pc, #176]	; (8002ff0 <TIM_Base_SetConfig+0x118>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d023      	beq.n	8002f8a <TIM_Base_SetConfig+0xb2>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a2b      	ldr	r2, [pc, #172]	; (8002ff4 <TIM_Base_SetConfig+0x11c>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d01f      	beq.n	8002f8a <TIM_Base_SetConfig+0xb2>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a2a      	ldr	r2, [pc, #168]	; (8002ff8 <TIM_Base_SetConfig+0x120>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d01b      	beq.n	8002f8a <TIM_Base_SetConfig+0xb2>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a29      	ldr	r2, [pc, #164]	; (8002ffc <TIM_Base_SetConfig+0x124>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d017      	beq.n	8002f8a <TIM_Base_SetConfig+0xb2>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a28      	ldr	r2, [pc, #160]	; (8003000 <TIM_Base_SetConfig+0x128>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d013      	beq.n	8002f8a <TIM_Base_SetConfig+0xb2>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a27      	ldr	r2, [pc, #156]	; (8003004 <TIM_Base_SetConfig+0x12c>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d00f      	beq.n	8002f8a <TIM_Base_SetConfig+0xb2>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a26      	ldr	r2, [pc, #152]	; (8003008 <TIM_Base_SetConfig+0x130>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d00b      	beq.n	8002f8a <TIM_Base_SetConfig+0xb2>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a25      	ldr	r2, [pc, #148]	; (800300c <TIM_Base_SetConfig+0x134>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d007      	beq.n	8002f8a <TIM_Base_SetConfig+0xb2>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a24      	ldr	r2, [pc, #144]	; (8003010 <TIM_Base_SetConfig+0x138>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d003      	beq.n	8002f8a <TIM_Base_SetConfig+0xb2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a23      	ldr	r2, [pc, #140]	; (8003014 <TIM_Base_SetConfig+0x13c>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d108      	bne.n	8002f9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	68fa      	ldr	r2, [r7, #12]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	695b      	ldr	r3, [r3, #20]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68fa      	ldr	r2, [r7, #12]
 8002fae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a0a      	ldr	r2, [pc, #40]	; (8002fec <TIM_Base_SetConfig+0x114>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d003      	beq.n	8002fd0 <TIM_Base_SetConfig+0xf8>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a0c      	ldr	r2, [pc, #48]	; (8002ffc <TIM_Base_SetConfig+0x124>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d103      	bne.n	8002fd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	691a      	ldr	r2, [r3, #16]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	615a      	str	r2, [r3, #20]
}
 8002fde:	bf00      	nop
 8002fe0:	3714      	adds	r7, #20
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	40010000 	.word	0x40010000
 8002ff0:	40000400 	.word	0x40000400
 8002ff4:	40000800 	.word	0x40000800
 8002ff8:	40000c00 	.word	0x40000c00
 8002ffc:	40010400 	.word	0x40010400
 8003000:	40014000 	.word	0x40014000
 8003004:	40014400 	.word	0x40014400
 8003008:	40014800 	.word	0x40014800
 800300c:	40001800 	.word	0x40001800
 8003010:	40001c00 	.word	0x40001c00
 8003014:	40002000 	.word	0x40002000

08003018 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003018:	b480      	push	{r7}
 800301a:	b087      	sub	sp, #28
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	60b9      	str	r1, [r7, #8]
 8003022:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6a1b      	ldr	r3, [r3, #32]
 8003028:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	f023 0201 	bic.w	r2, r3, #1
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	699b      	ldr	r3, [r3, #24]
 800303a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003042:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	011b      	lsls	r3, r3, #4
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	4313      	orrs	r3, r2
 800304c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	f023 030a 	bic.w	r3, r3, #10
 8003054:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003056:	697a      	ldr	r2, [r7, #20]
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	4313      	orrs	r3, r2
 800305c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	697a      	ldr	r2, [r7, #20]
 8003068:	621a      	str	r2, [r3, #32]
}
 800306a:	bf00      	nop
 800306c:	371c      	adds	r7, #28
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003076:	b480      	push	{r7}
 8003078:	b087      	sub	sp, #28
 800307a:	af00      	add	r7, sp, #0
 800307c:	60f8      	str	r0, [r7, #12]
 800307e:	60b9      	str	r1, [r7, #8]
 8003080:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	f023 0210 	bic.w	r2, r3, #16
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6a1b      	ldr	r3, [r3, #32]
 8003098:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	031b      	lsls	r3, r3, #12
 80030a6:	697a      	ldr	r2, [r7, #20]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	011b      	lsls	r3, r3, #4
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	621a      	str	r2, [r3, #32]
}
 80030ca:	bf00      	nop
 80030cc:	371c      	adds	r7, #28
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr

080030d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030d6:	b480      	push	{r7}
 80030d8:	b085      	sub	sp, #20
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
 80030de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030ee:	683a      	ldr	r2, [r7, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	f043 0307 	orr.w	r3, r3, #7
 80030f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68fa      	ldr	r2, [r7, #12]
 80030fe:	609a      	str	r2, [r3, #8]
}
 8003100:	bf00      	nop
 8003102:	3714      	adds	r7, #20
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800310c:	b480      	push	{r7}
 800310e:	b087      	sub	sp, #28
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	607a      	str	r2, [r7, #4]
 8003118:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003126:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	021a      	lsls	r2, r3, #8
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	431a      	orrs	r2, r3
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	4313      	orrs	r3, r2
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	4313      	orrs	r3, r2
 8003138:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	697a      	ldr	r2, [r7, #20]
 800313e:	609a      	str	r2, [r3, #8]
}
 8003140:	bf00      	nop
 8003142:	371c      	adds	r7, #28
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800314c:	b480      	push	{r7}
 800314e:	b085      	sub	sp, #20
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800315c:	2b01      	cmp	r3, #1
 800315e:	d101      	bne.n	8003164 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003160:	2302      	movs	r3, #2
 8003162:	e05a      	b.n	800321a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2202      	movs	r2, #2
 8003170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800318a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68fa      	ldr	r2, [r7, #12]
 8003192:	4313      	orrs	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a21      	ldr	r2, [pc, #132]	; (8003228 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d022      	beq.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b0:	d01d      	beq.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a1d      	ldr	r2, [pc, #116]	; (800322c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d018      	beq.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a1b      	ldr	r2, [pc, #108]	; (8003230 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d013      	beq.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a1a      	ldr	r2, [pc, #104]	; (8003234 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d00e      	beq.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a18      	ldr	r2, [pc, #96]	; (8003238 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d009      	beq.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a17      	ldr	r2, [pc, #92]	; (800323c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d004      	beq.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a15      	ldr	r2, [pc, #84]	; (8003240 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d10c      	bne.n	8003208 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	68ba      	ldr	r2, [r7, #8]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40010000 	.word	0x40010000
 800322c:	40000400 	.word	0x40000400
 8003230:	40000800 	.word	0x40000800
 8003234:	40000c00 	.word	0x40000c00
 8003238:	40010400 	.word	0x40010400
 800323c:	40014000 	.word	0x40014000
 8003240:	40001800 	.word	0x40001800

08003244 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d101      	bne.n	800327e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e03f      	b.n	80032fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003284:	b2db      	uxtb	r3, r3
 8003286:	2b00      	cmp	r3, #0
 8003288:	d106      	bne.n	8003298 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f7fd fec6 	bl	8001024 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2224      	movs	r2, #36	; 0x24
 800329c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68da      	ldr	r2, [r3, #12]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 f829 	bl	8003308 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	691a      	ldr	r2, [r3, #16]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	695a      	ldr	r2, [r3, #20]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68da      	ldr	r2, [r3, #12]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2220      	movs	r2, #32
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
	...

08003308 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800330c:	b0c0      	sub	sp, #256	; 0x100
 800330e:	af00      	add	r7, sp, #0
 8003310:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003324:	68d9      	ldr	r1, [r3, #12]
 8003326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	ea40 0301 	orr.w	r3, r0, r1
 8003330:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	431a      	orrs	r2, r3
 8003340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	431a      	orrs	r2, r3
 8003348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	4313      	orrs	r3, r2
 8003350:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003360:	f021 010c 	bic.w	r1, r1, #12
 8003364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800336e:	430b      	orrs	r3, r1
 8003370:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800337e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003382:	6999      	ldr	r1, [r3, #24]
 8003384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	ea40 0301 	orr.w	r3, r0, r1
 800338e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	4b8f      	ldr	r3, [pc, #572]	; (80035d4 <UART_SetConfig+0x2cc>)
 8003398:	429a      	cmp	r2, r3
 800339a:	d005      	beq.n	80033a8 <UART_SetConfig+0xa0>
 800339c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	4b8d      	ldr	r3, [pc, #564]	; (80035d8 <UART_SetConfig+0x2d0>)
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d104      	bne.n	80033b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80033a8:	f7ff faca 	bl	8002940 <HAL_RCC_GetPCLK2Freq>
 80033ac:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80033b0:	e003      	b.n	80033ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80033b2:	f7ff fab1 	bl	8002918 <HAL_RCC_GetPCLK1Freq>
 80033b6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033c4:	f040 810c 	bne.w	80035e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80033c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033cc:	2200      	movs	r2, #0
 80033ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80033d2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80033d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80033da:	4622      	mov	r2, r4
 80033dc:	462b      	mov	r3, r5
 80033de:	1891      	adds	r1, r2, r2
 80033e0:	65b9      	str	r1, [r7, #88]	; 0x58
 80033e2:	415b      	adcs	r3, r3
 80033e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80033e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80033ea:	4621      	mov	r1, r4
 80033ec:	eb12 0801 	adds.w	r8, r2, r1
 80033f0:	4629      	mov	r1, r5
 80033f2:	eb43 0901 	adc.w	r9, r3, r1
 80033f6:	f04f 0200 	mov.w	r2, #0
 80033fa:	f04f 0300 	mov.w	r3, #0
 80033fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003402:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003406:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800340a:	4690      	mov	r8, r2
 800340c:	4699      	mov	r9, r3
 800340e:	4623      	mov	r3, r4
 8003410:	eb18 0303 	adds.w	r3, r8, r3
 8003414:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003418:	462b      	mov	r3, r5
 800341a:	eb49 0303 	adc.w	r3, r9, r3
 800341e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800342e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003432:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003436:	460b      	mov	r3, r1
 8003438:	18db      	adds	r3, r3, r3
 800343a:	653b      	str	r3, [r7, #80]	; 0x50
 800343c:	4613      	mov	r3, r2
 800343e:	eb42 0303 	adc.w	r3, r2, r3
 8003442:	657b      	str	r3, [r7, #84]	; 0x54
 8003444:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003448:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800344c:	f7fc ff20 	bl	8000290 <__aeabi_uldivmod>
 8003450:	4602      	mov	r2, r0
 8003452:	460b      	mov	r3, r1
 8003454:	4b61      	ldr	r3, [pc, #388]	; (80035dc <UART_SetConfig+0x2d4>)
 8003456:	fba3 2302 	umull	r2, r3, r3, r2
 800345a:	095b      	lsrs	r3, r3, #5
 800345c:	011c      	lsls	r4, r3, #4
 800345e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003462:	2200      	movs	r2, #0
 8003464:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003468:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800346c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003470:	4642      	mov	r2, r8
 8003472:	464b      	mov	r3, r9
 8003474:	1891      	adds	r1, r2, r2
 8003476:	64b9      	str	r1, [r7, #72]	; 0x48
 8003478:	415b      	adcs	r3, r3
 800347a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800347c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003480:	4641      	mov	r1, r8
 8003482:	eb12 0a01 	adds.w	sl, r2, r1
 8003486:	4649      	mov	r1, r9
 8003488:	eb43 0b01 	adc.w	fp, r3, r1
 800348c:	f04f 0200 	mov.w	r2, #0
 8003490:	f04f 0300 	mov.w	r3, #0
 8003494:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003498:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800349c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034a0:	4692      	mov	sl, r2
 80034a2:	469b      	mov	fp, r3
 80034a4:	4643      	mov	r3, r8
 80034a6:	eb1a 0303 	adds.w	r3, sl, r3
 80034aa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80034ae:	464b      	mov	r3, r9
 80034b0:	eb4b 0303 	adc.w	r3, fp, r3
 80034b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80034b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80034c4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80034c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80034cc:	460b      	mov	r3, r1
 80034ce:	18db      	adds	r3, r3, r3
 80034d0:	643b      	str	r3, [r7, #64]	; 0x40
 80034d2:	4613      	mov	r3, r2
 80034d4:	eb42 0303 	adc.w	r3, r2, r3
 80034d8:	647b      	str	r3, [r7, #68]	; 0x44
 80034da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80034de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80034e2:	f7fc fed5 	bl	8000290 <__aeabi_uldivmod>
 80034e6:	4602      	mov	r2, r0
 80034e8:	460b      	mov	r3, r1
 80034ea:	4611      	mov	r1, r2
 80034ec:	4b3b      	ldr	r3, [pc, #236]	; (80035dc <UART_SetConfig+0x2d4>)
 80034ee:	fba3 2301 	umull	r2, r3, r3, r1
 80034f2:	095b      	lsrs	r3, r3, #5
 80034f4:	2264      	movs	r2, #100	; 0x64
 80034f6:	fb02 f303 	mul.w	r3, r2, r3
 80034fa:	1acb      	subs	r3, r1, r3
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003502:	4b36      	ldr	r3, [pc, #216]	; (80035dc <UART_SetConfig+0x2d4>)
 8003504:	fba3 2302 	umull	r2, r3, r3, r2
 8003508:	095b      	lsrs	r3, r3, #5
 800350a:	005b      	lsls	r3, r3, #1
 800350c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003510:	441c      	add	r4, r3
 8003512:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003516:	2200      	movs	r2, #0
 8003518:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800351c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003520:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003524:	4642      	mov	r2, r8
 8003526:	464b      	mov	r3, r9
 8003528:	1891      	adds	r1, r2, r2
 800352a:	63b9      	str	r1, [r7, #56]	; 0x38
 800352c:	415b      	adcs	r3, r3
 800352e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003530:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003534:	4641      	mov	r1, r8
 8003536:	1851      	adds	r1, r2, r1
 8003538:	6339      	str	r1, [r7, #48]	; 0x30
 800353a:	4649      	mov	r1, r9
 800353c:	414b      	adcs	r3, r1
 800353e:	637b      	str	r3, [r7, #52]	; 0x34
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800354c:	4659      	mov	r1, fp
 800354e:	00cb      	lsls	r3, r1, #3
 8003550:	4651      	mov	r1, sl
 8003552:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003556:	4651      	mov	r1, sl
 8003558:	00ca      	lsls	r2, r1, #3
 800355a:	4610      	mov	r0, r2
 800355c:	4619      	mov	r1, r3
 800355e:	4603      	mov	r3, r0
 8003560:	4642      	mov	r2, r8
 8003562:	189b      	adds	r3, r3, r2
 8003564:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003568:	464b      	mov	r3, r9
 800356a:	460a      	mov	r2, r1
 800356c:	eb42 0303 	adc.w	r3, r2, r3
 8003570:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003580:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003584:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003588:	460b      	mov	r3, r1
 800358a:	18db      	adds	r3, r3, r3
 800358c:	62bb      	str	r3, [r7, #40]	; 0x28
 800358e:	4613      	mov	r3, r2
 8003590:	eb42 0303 	adc.w	r3, r2, r3
 8003594:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003596:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800359a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800359e:	f7fc fe77 	bl	8000290 <__aeabi_uldivmod>
 80035a2:	4602      	mov	r2, r0
 80035a4:	460b      	mov	r3, r1
 80035a6:	4b0d      	ldr	r3, [pc, #52]	; (80035dc <UART_SetConfig+0x2d4>)
 80035a8:	fba3 1302 	umull	r1, r3, r3, r2
 80035ac:	095b      	lsrs	r3, r3, #5
 80035ae:	2164      	movs	r1, #100	; 0x64
 80035b0:	fb01 f303 	mul.w	r3, r1, r3
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	00db      	lsls	r3, r3, #3
 80035b8:	3332      	adds	r3, #50	; 0x32
 80035ba:	4a08      	ldr	r2, [pc, #32]	; (80035dc <UART_SetConfig+0x2d4>)
 80035bc:	fba2 2303 	umull	r2, r3, r2, r3
 80035c0:	095b      	lsrs	r3, r3, #5
 80035c2:	f003 0207 	and.w	r2, r3, #7
 80035c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4422      	add	r2, r4
 80035ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80035d0:	e106      	b.n	80037e0 <UART_SetConfig+0x4d8>
 80035d2:	bf00      	nop
 80035d4:	40011000 	.word	0x40011000
 80035d8:	40011400 	.word	0x40011400
 80035dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80035e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035e4:	2200      	movs	r2, #0
 80035e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80035ea:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80035ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80035f2:	4642      	mov	r2, r8
 80035f4:	464b      	mov	r3, r9
 80035f6:	1891      	adds	r1, r2, r2
 80035f8:	6239      	str	r1, [r7, #32]
 80035fa:	415b      	adcs	r3, r3
 80035fc:	627b      	str	r3, [r7, #36]	; 0x24
 80035fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003602:	4641      	mov	r1, r8
 8003604:	1854      	adds	r4, r2, r1
 8003606:	4649      	mov	r1, r9
 8003608:	eb43 0501 	adc.w	r5, r3, r1
 800360c:	f04f 0200 	mov.w	r2, #0
 8003610:	f04f 0300 	mov.w	r3, #0
 8003614:	00eb      	lsls	r3, r5, #3
 8003616:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800361a:	00e2      	lsls	r2, r4, #3
 800361c:	4614      	mov	r4, r2
 800361e:	461d      	mov	r5, r3
 8003620:	4643      	mov	r3, r8
 8003622:	18e3      	adds	r3, r4, r3
 8003624:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003628:	464b      	mov	r3, r9
 800362a:	eb45 0303 	adc.w	r3, r5, r3
 800362e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800363e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003642:	f04f 0200 	mov.w	r2, #0
 8003646:	f04f 0300 	mov.w	r3, #0
 800364a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800364e:	4629      	mov	r1, r5
 8003650:	008b      	lsls	r3, r1, #2
 8003652:	4621      	mov	r1, r4
 8003654:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003658:	4621      	mov	r1, r4
 800365a:	008a      	lsls	r2, r1, #2
 800365c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003660:	f7fc fe16 	bl	8000290 <__aeabi_uldivmod>
 8003664:	4602      	mov	r2, r0
 8003666:	460b      	mov	r3, r1
 8003668:	4b60      	ldr	r3, [pc, #384]	; (80037ec <UART_SetConfig+0x4e4>)
 800366a:	fba3 2302 	umull	r2, r3, r3, r2
 800366e:	095b      	lsrs	r3, r3, #5
 8003670:	011c      	lsls	r4, r3, #4
 8003672:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003676:	2200      	movs	r2, #0
 8003678:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800367c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003680:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003684:	4642      	mov	r2, r8
 8003686:	464b      	mov	r3, r9
 8003688:	1891      	adds	r1, r2, r2
 800368a:	61b9      	str	r1, [r7, #24]
 800368c:	415b      	adcs	r3, r3
 800368e:	61fb      	str	r3, [r7, #28]
 8003690:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003694:	4641      	mov	r1, r8
 8003696:	1851      	adds	r1, r2, r1
 8003698:	6139      	str	r1, [r7, #16]
 800369a:	4649      	mov	r1, r9
 800369c:	414b      	adcs	r3, r1
 800369e:	617b      	str	r3, [r7, #20]
 80036a0:	f04f 0200 	mov.w	r2, #0
 80036a4:	f04f 0300 	mov.w	r3, #0
 80036a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036ac:	4659      	mov	r1, fp
 80036ae:	00cb      	lsls	r3, r1, #3
 80036b0:	4651      	mov	r1, sl
 80036b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036b6:	4651      	mov	r1, sl
 80036b8:	00ca      	lsls	r2, r1, #3
 80036ba:	4610      	mov	r0, r2
 80036bc:	4619      	mov	r1, r3
 80036be:	4603      	mov	r3, r0
 80036c0:	4642      	mov	r2, r8
 80036c2:	189b      	adds	r3, r3, r2
 80036c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80036c8:	464b      	mov	r3, r9
 80036ca:	460a      	mov	r2, r1
 80036cc:	eb42 0303 	adc.w	r3, r2, r3
 80036d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80036d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80036de:	67fa      	str	r2, [r7, #124]	; 0x7c
 80036e0:	f04f 0200 	mov.w	r2, #0
 80036e4:	f04f 0300 	mov.w	r3, #0
 80036e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80036ec:	4649      	mov	r1, r9
 80036ee:	008b      	lsls	r3, r1, #2
 80036f0:	4641      	mov	r1, r8
 80036f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036f6:	4641      	mov	r1, r8
 80036f8:	008a      	lsls	r2, r1, #2
 80036fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80036fe:	f7fc fdc7 	bl	8000290 <__aeabi_uldivmod>
 8003702:	4602      	mov	r2, r0
 8003704:	460b      	mov	r3, r1
 8003706:	4611      	mov	r1, r2
 8003708:	4b38      	ldr	r3, [pc, #224]	; (80037ec <UART_SetConfig+0x4e4>)
 800370a:	fba3 2301 	umull	r2, r3, r3, r1
 800370e:	095b      	lsrs	r3, r3, #5
 8003710:	2264      	movs	r2, #100	; 0x64
 8003712:	fb02 f303 	mul.w	r3, r2, r3
 8003716:	1acb      	subs	r3, r1, r3
 8003718:	011b      	lsls	r3, r3, #4
 800371a:	3332      	adds	r3, #50	; 0x32
 800371c:	4a33      	ldr	r2, [pc, #204]	; (80037ec <UART_SetConfig+0x4e4>)
 800371e:	fba2 2303 	umull	r2, r3, r2, r3
 8003722:	095b      	lsrs	r3, r3, #5
 8003724:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003728:	441c      	add	r4, r3
 800372a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800372e:	2200      	movs	r2, #0
 8003730:	673b      	str	r3, [r7, #112]	; 0x70
 8003732:	677a      	str	r2, [r7, #116]	; 0x74
 8003734:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003738:	4642      	mov	r2, r8
 800373a:	464b      	mov	r3, r9
 800373c:	1891      	adds	r1, r2, r2
 800373e:	60b9      	str	r1, [r7, #8]
 8003740:	415b      	adcs	r3, r3
 8003742:	60fb      	str	r3, [r7, #12]
 8003744:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003748:	4641      	mov	r1, r8
 800374a:	1851      	adds	r1, r2, r1
 800374c:	6039      	str	r1, [r7, #0]
 800374e:	4649      	mov	r1, r9
 8003750:	414b      	adcs	r3, r1
 8003752:	607b      	str	r3, [r7, #4]
 8003754:	f04f 0200 	mov.w	r2, #0
 8003758:	f04f 0300 	mov.w	r3, #0
 800375c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003760:	4659      	mov	r1, fp
 8003762:	00cb      	lsls	r3, r1, #3
 8003764:	4651      	mov	r1, sl
 8003766:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800376a:	4651      	mov	r1, sl
 800376c:	00ca      	lsls	r2, r1, #3
 800376e:	4610      	mov	r0, r2
 8003770:	4619      	mov	r1, r3
 8003772:	4603      	mov	r3, r0
 8003774:	4642      	mov	r2, r8
 8003776:	189b      	adds	r3, r3, r2
 8003778:	66bb      	str	r3, [r7, #104]	; 0x68
 800377a:	464b      	mov	r3, r9
 800377c:	460a      	mov	r2, r1
 800377e:	eb42 0303 	adc.w	r3, r2, r3
 8003782:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	663b      	str	r3, [r7, #96]	; 0x60
 800378e:	667a      	str	r2, [r7, #100]	; 0x64
 8003790:	f04f 0200 	mov.w	r2, #0
 8003794:	f04f 0300 	mov.w	r3, #0
 8003798:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800379c:	4649      	mov	r1, r9
 800379e:	008b      	lsls	r3, r1, #2
 80037a0:	4641      	mov	r1, r8
 80037a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037a6:	4641      	mov	r1, r8
 80037a8:	008a      	lsls	r2, r1, #2
 80037aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80037ae:	f7fc fd6f 	bl	8000290 <__aeabi_uldivmod>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	4b0d      	ldr	r3, [pc, #52]	; (80037ec <UART_SetConfig+0x4e4>)
 80037b8:	fba3 1302 	umull	r1, r3, r3, r2
 80037bc:	095b      	lsrs	r3, r3, #5
 80037be:	2164      	movs	r1, #100	; 0x64
 80037c0:	fb01 f303 	mul.w	r3, r1, r3
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	011b      	lsls	r3, r3, #4
 80037c8:	3332      	adds	r3, #50	; 0x32
 80037ca:	4a08      	ldr	r2, [pc, #32]	; (80037ec <UART_SetConfig+0x4e4>)
 80037cc:	fba2 2303 	umull	r2, r3, r2, r3
 80037d0:	095b      	lsrs	r3, r3, #5
 80037d2:	f003 020f 	and.w	r2, r3, #15
 80037d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4422      	add	r2, r4
 80037de:	609a      	str	r2, [r3, #8]
}
 80037e0:	bf00      	nop
 80037e2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80037e6:	46bd      	mov	sp, r7
 80037e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037ec:	51eb851f 	.word	0x51eb851f

080037f0 <std>:
 80037f0:	2300      	movs	r3, #0
 80037f2:	b510      	push	{r4, lr}
 80037f4:	4604      	mov	r4, r0
 80037f6:	e9c0 3300 	strd	r3, r3, [r0]
 80037fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037fe:	6083      	str	r3, [r0, #8]
 8003800:	8181      	strh	r1, [r0, #12]
 8003802:	6643      	str	r3, [r0, #100]	; 0x64
 8003804:	81c2      	strh	r2, [r0, #14]
 8003806:	6183      	str	r3, [r0, #24]
 8003808:	4619      	mov	r1, r3
 800380a:	2208      	movs	r2, #8
 800380c:	305c      	adds	r0, #92	; 0x5c
 800380e:	f000 f9e5 	bl	8003bdc <memset>
 8003812:	4b05      	ldr	r3, [pc, #20]	; (8003828 <std+0x38>)
 8003814:	6263      	str	r3, [r4, #36]	; 0x24
 8003816:	4b05      	ldr	r3, [pc, #20]	; (800382c <std+0x3c>)
 8003818:	62a3      	str	r3, [r4, #40]	; 0x28
 800381a:	4b05      	ldr	r3, [pc, #20]	; (8003830 <std+0x40>)
 800381c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800381e:	4b05      	ldr	r3, [pc, #20]	; (8003834 <std+0x44>)
 8003820:	6224      	str	r4, [r4, #32]
 8003822:	6323      	str	r3, [r4, #48]	; 0x30
 8003824:	bd10      	pop	{r4, pc}
 8003826:	bf00      	nop
 8003828:	08003a2d 	.word	0x08003a2d
 800382c:	08003a4f 	.word	0x08003a4f
 8003830:	08003a87 	.word	0x08003a87
 8003834:	08003aab 	.word	0x08003aab

08003838 <stdio_exit_handler>:
 8003838:	4a02      	ldr	r2, [pc, #8]	; (8003844 <stdio_exit_handler+0xc>)
 800383a:	4903      	ldr	r1, [pc, #12]	; (8003848 <stdio_exit_handler+0x10>)
 800383c:	4803      	ldr	r0, [pc, #12]	; (800384c <stdio_exit_handler+0x14>)
 800383e:	f000 b869 	b.w	8003914 <_fwalk_sglue>
 8003842:	bf00      	nop
 8003844:	2000000c 	.word	0x2000000c
 8003848:	08004575 	.word	0x08004575
 800384c:	20000018 	.word	0x20000018

08003850 <cleanup_stdio>:
 8003850:	6841      	ldr	r1, [r0, #4]
 8003852:	4b0c      	ldr	r3, [pc, #48]	; (8003884 <cleanup_stdio+0x34>)
 8003854:	4299      	cmp	r1, r3
 8003856:	b510      	push	{r4, lr}
 8003858:	4604      	mov	r4, r0
 800385a:	d001      	beq.n	8003860 <cleanup_stdio+0x10>
 800385c:	f000 fe8a 	bl	8004574 <_fflush_r>
 8003860:	68a1      	ldr	r1, [r4, #8]
 8003862:	4b09      	ldr	r3, [pc, #36]	; (8003888 <cleanup_stdio+0x38>)
 8003864:	4299      	cmp	r1, r3
 8003866:	d002      	beq.n	800386e <cleanup_stdio+0x1e>
 8003868:	4620      	mov	r0, r4
 800386a:	f000 fe83 	bl	8004574 <_fflush_r>
 800386e:	68e1      	ldr	r1, [r4, #12]
 8003870:	4b06      	ldr	r3, [pc, #24]	; (800388c <cleanup_stdio+0x3c>)
 8003872:	4299      	cmp	r1, r3
 8003874:	d004      	beq.n	8003880 <cleanup_stdio+0x30>
 8003876:	4620      	mov	r0, r4
 8003878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800387c:	f000 be7a 	b.w	8004574 <_fflush_r>
 8003880:	bd10      	pop	{r4, pc}
 8003882:	bf00      	nop
 8003884:	20000360 	.word	0x20000360
 8003888:	200003c8 	.word	0x200003c8
 800388c:	20000430 	.word	0x20000430

08003890 <global_stdio_init.part.0>:
 8003890:	b510      	push	{r4, lr}
 8003892:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <global_stdio_init.part.0+0x30>)
 8003894:	4c0b      	ldr	r4, [pc, #44]	; (80038c4 <global_stdio_init.part.0+0x34>)
 8003896:	4a0c      	ldr	r2, [pc, #48]	; (80038c8 <global_stdio_init.part.0+0x38>)
 8003898:	601a      	str	r2, [r3, #0]
 800389a:	4620      	mov	r0, r4
 800389c:	2200      	movs	r2, #0
 800389e:	2104      	movs	r1, #4
 80038a0:	f7ff ffa6 	bl	80037f0 <std>
 80038a4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80038a8:	2201      	movs	r2, #1
 80038aa:	2109      	movs	r1, #9
 80038ac:	f7ff ffa0 	bl	80037f0 <std>
 80038b0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80038b4:	2202      	movs	r2, #2
 80038b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038ba:	2112      	movs	r1, #18
 80038bc:	f7ff bf98 	b.w	80037f0 <std>
 80038c0:	20000498 	.word	0x20000498
 80038c4:	20000360 	.word	0x20000360
 80038c8:	08003839 	.word	0x08003839

080038cc <__sfp_lock_acquire>:
 80038cc:	4801      	ldr	r0, [pc, #4]	; (80038d4 <__sfp_lock_acquire+0x8>)
 80038ce:	f000 b9fd 	b.w	8003ccc <__retarget_lock_acquire_recursive>
 80038d2:	bf00      	nop
 80038d4:	200004a1 	.word	0x200004a1

080038d8 <__sfp_lock_release>:
 80038d8:	4801      	ldr	r0, [pc, #4]	; (80038e0 <__sfp_lock_release+0x8>)
 80038da:	f000 b9f8 	b.w	8003cce <__retarget_lock_release_recursive>
 80038de:	bf00      	nop
 80038e0:	200004a1 	.word	0x200004a1

080038e4 <__sinit>:
 80038e4:	b510      	push	{r4, lr}
 80038e6:	4604      	mov	r4, r0
 80038e8:	f7ff fff0 	bl	80038cc <__sfp_lock_acquire>
 80038ec:	6a23      	ldr	r3, [r4, #32]
 80038ee:	b11b      	cbz	r3, 80038f8 <__sinit+0x14>
 80038f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038f4:	f7ff bff0 	b.w	80038d8 <__sfp_lock_release>
 80038f8:	4b04      	ldr	r3, [pc, #16]	; (800390c <__sinit+0x28>)
 80038fa:	6223      	str	r3, [r4, #32]
 80038fc:	4b04      	ldr	r3, [pc, #16]	; (8003910 <__sinit+0x2c>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d1f5      	bne.n	80038f0 <__sinit+0xc>
 8003904:	f7ff ffc4 	bl	8003890 <global_stdio_init.part.0>
 8003908:	e7f2      	b.n	80038f0 <__sinit+0xc>
 800390a:	bf00      	nop
 800390c:	08003851 	.word	0x08003851
 8003910:	20000498 	.word	0x20000498

08003914 <_fwalk_sglue>:
 8003914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003918:	4607      	mov	r7, r0
 800391a:	4688      	mov	r8, r1
 800391c:	4614      	mov	r4, r2
 800391e:	2600      	movs	r6, #0
 8003920:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003924:	f1b9 0901 	subs.w	r9, r9, #1
 8003928:	d505      	bpl.n	8003936 <_fwalk_sglue+0x22>
 800392a:	6824      	ldr	r4, [r4, #0]
 800392c:	2c00      	cmp	r4, #0
 800392e:	d1f7      	bne.n	8003920 <_fwalk_sglue+0xc>
 8003930:	4630      	mov	r0, r6
 8003932:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003936:	89ab      	ldrh	r3, [r5, #12]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d907      	bls.n	800394c <_fwalk_sglue+0x38>
 800393c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003940:	3301      	adds	r3, #1
 8003942:	d003      	beq.n	800394c <_fwalk_sglue+0x38>
 8003944:	4629      	mov	r1, r5
 8003946:	4638      	mov	r0, r7
 8003948:	47c0      	blx	r8
 800394a:	4306      	orrs	r6, r0
 800394c:	3568      	adds	r5, #104	; 0x68
 800394e:	e7e9      	b.n	8003924 <_fwalk_sglue+0x10>

08003950 <iprintf>:
 8003950:	b40f      	push	{r0, r1, r2, r3}
 8003952:	b507      	push	{r0, r1, r2, lr}
 8003954:	4906      	ldr	r1, [pc, #24]	; (8003970 <iprintf+0x20>)
 8003956:	ab04      	add	r3, sp, #16
 8003958:	6808      	ldr	r0, [r1, #0]
 800395a:	f853 2b04 	ldr.w	r2, [r3], #4
 800395e:	6881      	ldr	r1, [r0, #8]
 8003960:	9301      	str	r3, [sp, #4]
 8003962:	f000 fad7 	bl	8003f14 <_vfiprintf_r>
 8003966:	b003      	add	sp, #12
 8003968:	f85d eb04 	ldr.w	lr, [sp], #4
 800396c:	b004      	add	sp, #16
 800396e:	4770      	bx	lr
 8003970:	20000064 	.word	0x20000064

08003974 <_puts_r>:
 8003974:	6a03      	ldr	r3, [r0, #32]
 8003976:	b570      	push	{r4, r5, r6, lr}
 8003978:	6884      	ldr	r4, [r0, #8]
 800397a:	4605      	mov	r5, r0
 800397c:	460e      	mov	r6, r1
 800397e:	b90b      	cbnz	r3, 8003984 <_puts_r+0x10>
 8003980:	f7ff ffb0 	bl	80038e4 <__sinit>
 8003984:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003986:	07db      	lsls	r3, r3, #31
 8003988:	d405      	bmi.n	8003996 <_puts_r+0x22>
 800398a:	89a3      	ldrh	r3, [r4, #12]
 800398c:	0598      	lsls	r0, r3, #22
 800398e:	d402      	bmi.n	8003996 <_puts_r+0x22>
 8003990:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003992:	f000 f99b 	bl	8003ccc <__retarget_lock_acquire_recursive>
 8003996:	89a3      	ldrh	r3, [r4, #12]
 8003998:	0719      	lsls	r1, r3, #28
 800399a:	d513      	bpl.n	80039c4 <_puts_r+0x50>
 800399c:	6923      	ldr	r3, [r4, #16]
 800399e:	b18b      	cbz	r3, 80039c4 <_puts_r+0x50>
 80039a0:	3e01      	subs	r6, #1
 80039a2:	68a3      	ldr	r3, [r4, #8]
 80039a4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80039a8:	3b01      	subs	r3, #1
 80039aa:	60a3      	str	r3, [r4, #8]
 80039ac:	b9e9      	cbnz	r1, 80039ea <_puts_r+0x76>
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	da2e      	bge.n	8003a10 <_puts_r+0x9c>
 80039b2:	4622      	mov	r2, r4
 80039b4:	210a      	movs	r1, #10
 80039b6:	4628      	mov	r0, r5
 80039b8:	f000 f87b 	bl	8003ab2 <__swbuf_r>
 80039bc:	3001      	adds	r0, #1
 80039be:	d007      	beq.n	80039d0 <_puts_r+0x5c>
 80039c0:	250a      	movs	r5, #10
 80039c2:	e007      	b.n	80039d4 <_puts_r+0x60>
 80039c4:	4621      	mov	r1, r4
 80039c6:	4628      	mov	r0, r5
 80039c8:	f000 f8b0 	bl	8003b2c <__swsetup_r>
 80039cc:	2800      	cmp	r0, #0
 80039ce:	d0e7      	beq.n	80039a0 <_puts_r+0x2c>
 80039d0:	f04f 35ff 	mov.w	r5, #4294967295
 80039d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80039d6:	07da      	lsls	r2, r3, #31
 80039d8:	d405      	bmi.n	80039e6 <_puts_r+0x72>
 80039da:	89a3      	ldrh	r3, [r4, #12]
 80039dc:	059b      	lsls	r3, r3, #22
 80039de:	d402      	bmi.n	80039e6 <_puts_r+0x72>
 80039e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80039e2:	f000 f974 	bl	8003cce <__retarget_lock_release_recursive>
 80039e6:	4628      	mov	r0, r5
 80039e8:	bd70      	pop	{r4, r5, r6, pc}
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	da04      	bge.n	80039f8 <_puts_r+0x84>
 80039ee:	69a2      	ldr	r2, [r4, #24]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	dc06      	bgt.n	8003a02 <_puts_r+0x8e>
 80039f4:	290a      	cmp	r1, #10
 80039f6:	d004      	beq.n	8003a02 <_puts_r+0x8e>
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	1c5a      	adds	r2, r3, #1
 80039fc:	6022      	str	r2, [r4, #0]
 80039fe:	7019      	strb	r1, [r3, #0]
 8003a00:	e7cf      	b.n	80039a2 <_puts_r+0x2e>
 8003a02:	4622      	mov	r2, r4
 8003a04:	4628      	mov	r0, r5
 8003a06:	f000 f854 	bl	8003ab2 <__swbuf_r>
 8003a0a:	3001      	adds	r0, #1
 8003a0c:	d1c9      	bne.n	80039a2 <_puts_r+0x2e>
 8003a0e:	e7df      	b.n	80039d0 <_puts_r+0x5c>
 8003a10:	6823      	ldr	r3, [r4, #0]
 8003a12:	250a      	movs	r5, #10
 8003a14:	1c5a      	adds	r2, r3, #1
 8003a16:	6022      	str	r2, [r4, #0]
 8003a18:	701d      	strb	r5, [r3, #0]
 8003a1a:	e7db      	b.n	80039d4 <_puts_r+0x60>

08003a1c <puts>:
 8003a1c:	4b02      	ldr	r3, [pc, #8]	; (8003a28 <puts+0xc>)
 8003a1e:	4601      	mov	r1, r0
 8003a20:	6818      	ldr	r0, [r3, #0]
 8003a22:	f7ff bfa7 	b.w	8003974 <_puts_r>
 8003a26:	bf00      	nop
 8003a28:	20000064 	.word	0x20000064

08003a2c <__sread>:
 8003a2c:	b510      	push	{r4, lr}
 8003a2e:	460c      	mov	r4, r1
 8003a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a34:	f000 f8fc 	bl	8003c30 <_read_r>
 8003a38:	2800      	cmp	r0, #0
 8003a3a:	bfab      	itete	ge
 8003a3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003a3e:	89a3      	ldrhlt	r3, [r4, #12]
 8003a40:	181b      	addge	r3, r3, r0
 8003a42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003a46:	bfac      	ite	ge
 8003a48:	6563      	strge	r3, [r4, #84]	; 0x54
 8003a4a:	81a3      	strhlt	r3, [r4, #12]
 8003a4c:	bd10      	pop	{r4, pc}

08003a4e <__swrite>:
 8003a4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a52:	461f      	mov	r7, r3
 8003a54:	898b      	ldrh	r3, [r1, #12]
 8003a56:	05db      	lsls	r3, r3, #23
 8003a58:	4605      	mov	r5, r0
 8003a5a:	460c      	mov	r4, r1
 8003a5c:	4616      	mov	r6, r2
 8003a5e:	d505      	bpl.n	8003a6c <__swrite+0x1e>
 8003a60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a64:	2302      	movs	r3, #2
 8003a66:	2200      	movs	r2, #0
 8003a68:	f000 f8d0 	bl	8003c0c <_lseek_r>
 8003a6c:	89a3      	ldrh	r3, [r4, #12]
 8003a6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a76:	81a3      	strh	r3, [r4, #12]
 8003a78:	4632      	mov	r2, r6
 8003a7a:	463b      	mov	r3, r7
 8003a7c:	4628      	mov	r0, r5
 8003a7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a82:	f000 b8e7 	b.w	8003c54 <_write_r>

08003a86 <__sseek>:
 8003a86:	b510      	push	{r4, lr}
 8003a88:	460c      	mov	r4, r1
 8003a8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a8e:	f000 f8bd 	bl	8003c0c <_lseek_r>
 8003a92:	1c43      	adds	r3, r0, #1
 8003a94:	89a3      	ldrh	r3, [r4, #12]
 8003a96:	bf15      	itete	ne
 8003a98:	6560      	strne	r0, [r4, #84]	; 0x54
 8003a9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003a9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003aa2:	81a3      	strheq	r3, [r4, #12]
 8003aa4:	bf18      	it	ne
 8003aa6:	81a3      	strhne	r3, [r4, #12]
 8003aa8:	bd10      	pop	{r4, pc}

08003aaa <__sclose>:
 8003aaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003aae:	f000 b89d 	b.w	8003bec <_close_r>

08003ab2 <__swbuf_r>:
 8003ab2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ab4:	460e      	mov	r6, r1
 8003ab6:	4614      	mov	r4, r2
 8003ab8:	4605      	mov	r5, r0
 8003aba:	b118      	cbz	r0, 8003ac4 <__swbuf_r+0x12>
 8003abc:	6a03      	ldr	r3, [r0, #32]
 8003abe:	b90b      	cbnz	r3, 8003ac4 <__swbuf_r+0x12>
 8003ac0:	f7ff ff10 	bl	80038e4 <__sinit>
 8003ac4:	69a3      	ldr	r3, [r4, #24]
 8003ac6:	60a3      	str	r3, [r4, #8]
 8003ac8:	89a3      	ldrh	r3, [r4, #12]
 8003aca:	071a      	lsls	r2, r3, #28
 8003acc:	d525      	bpl.n	8003b1a <__swbuf_r+0x68>
 8003ace:	6923      	ldr	r3, [r4, #16]
 8003ad0:	b31b      	cbz	r3, 8003b1a <__swbuf_r+0x68>
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	6922      	ldr	r2, [r4, #16]
 8003ad6:	1a98      	subs	r0, r3, r2
 8003ad8:	6963      	ldr	r3, [r4, #20]
 8003ada:	b2f6      	uxtb	r6, r6
 8003adc:	4283      	cmp	r3, r0
 8003ade:	4637      	mov	r7, r6
 8003ae0:	dc04      	bgt.n	8003aec <__swbuf_r+0x3a>
 8003ae2:	4621      	mov	r1, r4
 8003ae4:	4628      	mov	r0, r5
 8003ae6:	f000 fd45 	bl	8004574 <_fflush_r>
 8003aea:	b9e0      	cbnz	r0, 8003b26 <__swbuf_r+0x74>
 8003aec:	68a3      	ldr	r3, [r4, #8]
 8003aee:	3b01      	subs	r3, #1
 8003af0:	60a3      	str	r3, [r4, #8]
 8003af2:	6823      	ldr	r3, [r4, #0]
 8003af4:	1c5a      	adds	r2, r3, #1
 8003af6:	6022      	str	r2, [r4, #0]
 8003af8:	701e      	strb	r6, [r3, #0]
 8003afa:	6962      	ldr	r2, [r4, #20]
 8003afc:	1c43      	adds	r3, r0, #1
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d004      	beq.n	8003b0c <__swbuf_r+0x5a>
 8003b02:	89a3      	ldrh	r3, [r4, #12]
 8003b04:	07db      	lsls	r3, r3, #31
 8003b06:	d506      	bpl.n	8003b16 <__swbuf_r+0x64>
 8003b08:	2e0a      	cmp	r6, #10
 8003b0a:	d104      	bne.n	8003b16 <__swbuf_r+0x64>
 8003b0c:	4621      	mov	r1, r4
 8003b0e:	4628      	mov	r0, r5
 8003b10:	f000 fd30 	bl	8004574 <_fflush_r>
 8003b14:	b938      	cbnz	r0, 8003b26 <__swbuf_r+0x74>
 8003b16:	4638      	mov	r0, r7
 8003b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b1a:	4621      	mov	r1, r4
 8003b1c:	4628      	mov	r0, r5
 8003b1e:	f000 f805 	bl	8003b2c <__swsetup_r>
 8003b22:	2800      	cmp	r0, #0
 8003b24:	d0d5      	beq.n	8003ad2 <__swbuf_r+0x20>
 8003b26:	f04f 37ff 	mov.w	r7, #4294967295
 8003b2a:	e7f4      	b.n	8003b16 <__swbuf_r+0x64>

08003b2c <__swsetup_r>:
 8003b2c:	b538      	push	{r3, r4, r5, lr}
 8003b2e:	4b2a      	ldr	r3, [pc, #168]	; (8003bd8 <__swsetup_r+0xac>)
 8003b30:	4605      	mov	r5, r0
 8003b32:	6818      	ldr	r0, [r3, #0]
 8003b34:	460c      	mov	r4, r1
 8003b36:	b118      	cbz	r0, 8003b40 <__swsetup_r+0x14>
 8003b38:	6a03      	ldr	r3, [r0, #32]
 8003b3a:	b90b      	cbnz	r3, 8003b40 <__swsetup_r+0x14>
 8003b3c:	f7ff fed2 	bl	80038e4 <__sinit>
 8003b40:	89a3      	ldrh	r3, [r4, #12]
 8003b42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003b46:	0718      	lsls	r0, r3, #28
 8003b48:	d422      	bmi.n	8003b90 <__swsetup_r+0x64>
 8003b4a:	06d9      	lsls	r1, r3, #27
 8003b4c:	d407      	bmi.n	8003b5e <__swsetup_r+0x32>
 8003b4e:	2309      	movs	r3, #9
 8003b50:	602b      	str	r3, [r5, #0]
 8003b52:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003b56:	81a3      	strh	r3, [r4, #12]
 8003b58:	f04f 30ff 	mov.w	r0, #4294967295
 8003b5c:	e034      	b.n	8003bc8 <__swsetup_r+0x9c>
 8003b5e:	0758      	lsls	r0, r3, #29
 8003b60:	d512      	bpl.n	8003b88 <__swsetup_r+0x5c>
 8003b62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b64:	b141      	cbz	r1, 8003b78 <__swsetup_r+0x4c>
 8003b66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003b6a:	4299      	cmp	r1, r3
 8003b6c:	d002      	beq.n	8003b74 <__swsetup_r+0x48>
 8003b6e:	4628      	mov	r0, r5
 8003b70:	f000 f8ae 	bl	8003cd0 <_free_r>
 8003b74:	2300      	movs	r3, #0
 8003b76:	6363      	str	r3, [r4, #52]	; 0x34
 8003b78:	89a3      	ldrh	r3, [r4, #12]
 8003b7a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003b7e:	81a3      	strh	r3, [r4, #12]
 8003b80:	2300      	movs	r3, #0
 8003b82:	6063      	str	r3, [r4, #4]
 8003b84:	6923      	ldr	r3, [r4, #16]
 8003b86:	6023      	str	r3, [r4, #0]
 8003b88:	89a3      	ldrh	r3, [r4, #12]
 8003b8a:	f043 0308 	orr.w	r3, r3, #8
 8003b8e:	81a3      	strh	r3, [r4, #12]
 8003b90:	6923      	ldr	r3, [r4, #16]
 8003b92:	b94b      	cbnz	r3, 8003ba8 <__swsetup_r+0x7c>
 8003b94:	89a3      	ldrh	r3, [r4, #12]
 8003b96:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003b9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b9e:	d003      	beq.n	8003ba8 <__swsetup_r+0x7c>
 8003ba0:	4621      	mov	r1, r4
 8003ba2:	4628      	mov	r0, r5
 8003ba4:	f000 fd34 	bl	8004610 <__smakebuf_r>
 8003ba8:	89a0      	ldrh	r0, [r4, #12]
 8003baa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003bae:	f010 0301 	ands.w	r3, r0, #1
 8003bb2:	d00a      	beq.n	8003bca <__swsetup_r+0x9e>
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	60a3      	str	r3, [r4, #8]
 8003bb8:	6963      	ldr	r3, [r4, #20]
 8003bba:	425b      	negs	r3, r3
 8003bbc:	61a3      	str	r3, [r4, #24]
 8003bbe:	6923      	ldr	r3, [r4, #16]
 8003bc0:	b943      	cbnz	r3, 8003bd4 <__swsetup_r+0xa8>
 8003bc2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003bc6:	d1c4      	bne.n	8003b52 <__swsetup_r+0x26>
 8003bc8:	bd38      	pop	{r3, r4, r5, pc}
 8003bca:	0781      	lsls	r1, r0, #30
 8003bcc:	bf58      	it	pl
 8003bce:	6963      	ldrpl	r3, [r4, #20]
 8003bd0:	60a3      	str	r3, [r4, #8]
 8003bd2:	e7f4      	b.n	8003bbe <__swsetup_r+0x92>
 8003bd4:	2000      	movs	r0, #0
 8003bd6:	e7f7      	b.n	8003bc8 <__swsetup_r+0x9c>
 8003bd8:	20000064 	.word	0x20000064

08003bdc <memset>:
 8003bdc:	4402      	add	r2, r0
 8003bde:	4603      	mov	r3, r0
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d100      	bne.n	8003be6 <memset+0xa>
 8003be4:	4770      	bx	lr
 8003be6:	f803 1b01 	strb.w	r1, [r3], #1
 8003bea:	e7f9      	b.n	8003be0 <memset+0x4>

08003bec <_close_r>:
 8003bec:	b538      	push	{r3, r4, r5, lr}
 8003bee:	4d06      	ldr	r5, [pc, #24]	; (8003c08 <_close_r+0x1c>)
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	4604      	mov	r4, r0
 8003bf4:	4608      	mov	r0, r1
 8003bf6:	602b      	str	r3, [r5, #0]
 8003bf8:	f7fd fac9 	bl	800118e <_close>
 8003bfc:	1c43      	adds	r3, r0, #1
 8003bfe:	d102      	bne.n	8003c06 <_close_r+0x1a>
 8003c00:	682b      	ldr	r3, [r5, #0]
 8003c02:	b103      	cbz	r3, 8003c06 <_close_r+0x1a>
 8003c04:	6023      	str	r3, [r4, #0]
 8003c06:	bd38      	pop	{r3, r4, r5, pc}
 8003c08:	2000049c 	.word	0x2000049c

08003c0c <_lseek_r>:
 8003c0c:	b538      	push	{r3, r4, r5, lr}
 8003c0e:	4d07      	ldr	r5, [pc, #28]	; (8003c2c <_lseek_r+0x20>)
 8003c10:	4604      	mov	r4, r0
 8003c12:	4608      	mov	r0, r1
 8003c14:	4611      	mov	r1, r2
 8003c16:	2200      	movs	r2, #0
 8003c18:	602a      	str	r2, [r5, #0]
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	f7fd fade 	bl	80011dc <_lseek>
 8003c20:	1c43      	adds	r3, r0, #1
 8003c22:	d102      	bne.n	8003c2a <_lseek_r+0x1e>
 8003c24:	682b      	ldr	r3, [r5, #0]
 8003c26:	b103      	cbz	r3, 8003c2a <_lseek_r+0x1e>
 8003c28:	6023      	str	r3, [r4, #0]
 8003c2a:	bd38      	pop	{r3, r4, r5, pc}
 8003c2c:	2000049c 	.word	0x2000049c

08003c30 <_read_r>:
 8003c30:	b538      	push	{r3, r4, r5, lr}
 8003c32:	4d07      	ldr	r5, [pc, #28]	; (8003c50 <_read_r+0x20>)
 8003c34:	4604      	mov	r4, r0
 8003c36:	4608      	mov	r0, r1
 8003c38:	4611      	mov	r1, r2
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	602a      	str	r2, [r5, #0]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	f7fd fa6c 	bl	800111c <_read>
 8003c44:	1c43      	adds	r3, r0, #1
 8003c46:	d102      	bne.n	8003c4e <_read_r+0x1e>
 8003c48:	682b      	ldr	r3, [r5, #0]
 8003c4a:	b103      	cbz	r3, 8003c4e <_read_r+0x1e>
 8003c4c:	6023      	str	r3, [r4, #0]
 8003c4e:	bd38      	pop	{r3, r4, r5, pc}
 8003c50:	2000049c 	.word	0x2000049c

08003c54 <_write_r>:
 8003c54:	b538      	push	{r3, r4, r5, lr}
 8003c56:	4d07      	ldr	r5, [pc, #28]	; (8003c74 <_write_r+0x20>)
 8003c58:	4604      	mov	r4, r0
 8003c5a:	4608      	mov	r0, r1
 8003c5c:	4611      	mov	r1, r2
 8003c5e:	2200      	movs	r2, #0
 8003c60:	602a      	str	r2, [r5, #0]
 8003c62:	461a      	mov	r2, r3
 8003c64:	f7fd fa77 	bl	8001156 <_write>
 8003c68:	1c43      	adds	r3, r0, #1
 8003c6a:	d102      	bne.n	8003c72 <_write_r+0x1e>
 8003c6c:	682b      	ldr	r3, [r5, #0]
 8003c6e:	b103      	cbz	r3, 8003c72 <_write_r+0x1e>
 8003c70:	6023      	str	r3, [r4, #0]
 8003c72:	bd38      	pop	{r3, r4, r5, pc}
 8003c74:	2000049c 	.word	0x2000049c

08003c78 <__errno>:
 8003c78:	4b01      	ldr	r3, [pc, #4]	; (8003c80 <__errno+0x8>)
 8003c7a:	6818      	ldr	r0, [r3, #0]
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	20000064 	.word	0x20000064

08003c84 <__libc_init_array>:
 8003c84:	b570      	push	{r4, r5, r6, lr}
 8003c86:	4d0d      	ldr	r5, [pc, #52]	; (8003cbc <__libc_init_array+0x38>)
 8003c88:	4c0d      	ldr	r4, [pc, #52]	; (8003cc0 <__libc_init_array+0x3c>)
 8003c8a:	1b64      	subs	r4, r4, r5
 8003c8c:	10a4      	asrs	r4, r4, #2
 8003c8e:	2600      	movs	r6, #0
 8003c90:	42a6      	cmp	r6, r4
 8003c92:	d109      	bne.n	8003ca8 <__libc_init_array+0x24>
 8003c94:	4d0b      	ldr	r5, [pc, #44]	; (8003cc4 <__libc_init_array+0x40>)
 8003c96:	4c0c      	ldr	r4, [pc, #48]	; (8003cc8 <__libc_init_array+0x44>)
 8003c98:	f000 fd28 	bl	80046ec <_init>
 8003c9c:	1b64      	subs	r4, r4, r5
 8003c9e:	10a4      	asrs	r4, r4, #2
 8003ca0:	2600      	movs	r6, #0
 8003ca2:	42a6      	cmp	r6, r4
 8003ca4:	d105      	bne.n	8003cb2 <__libc_init_array+0x2e>
 8003ca6:	bd70      	pop	{r4, r5, r6, pc}
 8003ca8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cac:	4798      	blx	r3
 8003cae:	3601      	adds	r6, #1
 8003cb0:	e7ee      	b.n	8003c90 <__libc_init_array+0xc>
 8003cb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cb6:	4798      	blx	r3
 8003cb8:	3601      	adds	r6, #1
 8003cba:	e7f2      	b.n	8003ca2 <__libc_init_array+0x1e>
 8003cbc:	080047f0 	.word	0x080047f0
 8003cc0:	080047f0 	.word	0x080047f0
 8003cc4:	080047f0 	.word	0x080047f0
 8003cc8:	080047f4 	.word	0x080047f4

08003ccc <__retarget_lock_acquire_recursive>:
 8003ccc:	4770      	bx	lr

08003cce <__retarget_lock_release_recursive>:
 8003cce:	4770      	bx	lr

08003cd0 <_free_r>:
 8003cd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003cd2:	2900      	cmp	r1, #0
 8003cd4:	d044      	beq.n	8003d60 <_free_r+0x90>
 8003cd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cda:	9001      	str	r0, [sp, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f1a1 0404 	sub.w	r4, r1, #4
 8003ce2:	bfb8      	it	lt
 8003ce4:	18e4      	addlt	r4, r4, r3
 8003ce6:	f000 f8df 	bl	8003ea8 <__malloc_lock>
 8003cea:	4a1e      	ldr	r2, [pc, #120]	; (8003d64 <_free_r+0x94>)
 8003cec:	9801      	ldr	r0, [sp, #4]
 8003cee:	6813      	ldr	r3, [r2, #0]
 8003cf0:	b933      	cbnz	r3, 8003d00 <_free_r+0x30>
 8003cf2:	6063      	str	r3, [r4, #4]
 8003cf4:	6014      	str	r4, [r2, #0]
 8003cf6:	b003      	add	sp, #12
 8003cf8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003cfc:	f000 b8da 	b.w	8003eb4 <__malloc_unlock>
 8003d00:	42a3      	cmp	r3, r4
 8003d02:	d908      	bls.n	8003d16 <_free_r+0x46>
 8003d04:	6825      	ldr	r5, [r4, #0]
 8003d06:	1961      	adds	r1, r4, r5
 8003d08:	428b      	cmp	r3, r1
 8003d0a:	bf01      	itttt	eq
 8003d0c:	6819      	ldreq	r1, [r3, #0]
 8003d0e:	685b      	ldreq	r3, [r3, #4]
 8003d10:	1949      	addeq	r1, r1, r5
 8003d12:	6021      	streq	r1, [r4, #0]
 8003d14:	e7ed      	b.n	8003cf2 <_free_r+0x22>
 8003d16:	461a      	mov	r2, r3
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	b10b      	cbz	r3, 8003d20 <_free_r+0x50>
 8003d1c:	42a3      	cmp	r3, r4
 8003d1e:	d9fa      	bls.n	8003d16 <_free_r+0x46>
 8003d20:	6811      	ldr	r1, [r2, #0]
 8003d22:	1855      	adds	r5, r2, r1
 8003d24:	42a5      	cmp	r5, r4
 8003d26:	d10b      	bne.n	8003d40 <_free_r+0x70>
 8003d28:	6824      	ldr	r4, [r4, #0]
 8003d2a:	4421      	add	r1, r4
 8003d2c:	1854      	adds	r4, r2, r1
 8003d2e:	42a3      	cmp	r3, r4
 8003d30:	6011      	str	r1, [r2, #0]
 8003d32:	d1e0      	bne.n	8003cf6 <_free_r+0x26>
 8003d34:	681c      	ldr	r4, [r3, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	6053      	str	r3, [r2, #4]
 8003d3a:	440c      	add	r4, r1
 8003d3c:	6014      	str	r4, [r2, #0]
 8003d3e:	e7da      	b.n	8003cf6 <_free_r+0x26>
 8003d40:	d902      	bls.n	8003d48 <_free_r+0x78>
 8003d42:	230c      	movs	r3, #12
 8003d44:	6003      	str	r3, [r0, #0]
 8003d46:	e7d6      	b.n	8003cf6 <_free_r+0x26>
 8003d48:	6825      	ldr	r5, [r4, #0]
 8003d4a:	1961      	adds	r1, r4, r5
 8003d4c:	428b      	cmp	r3, r1
 8003d4e:	bf04      	itt	eq
 8003d50:	6819      	ldreq	r1, [r3, #0]
 8003d52:	685b      	ldreq	r3, [r3, #4]
 8003d54:	6063      	str	r3, [r4, #4]
 8003d56:	bf04      	itt	eq
 8003d58:	1949      	addeq	r1, r1, r5
 8003d5a:	6021      	streq	r1, [r4, #0]
 8003d5c:	6054      	str	r4, [r2, #4]
 8003d5e:	e7ca      	b.n	8003cf6 <_free_r+0x26>
 8003d60:	b003      	add	sp, #12
 8003d62:	bd30      	pop	{r4, r5, pc}
 8003d64:	200004a4 	.word	0x200004a4

08003d68 <sbrk_aligned>:
 8003d68:	b570      	push	{r4, r5, r6, lr}
 8003d6a:	4e0e      	ldr	r6, [pc, #56]	; (8003da4 <sbrk_aligned+0x3c>)
 8003d6c:	460c      	mov	r4, r1
 8003d6e:	6831      	ldr	r1, [r6, #0]
 8003d70:	4605      	mov	r5, r0
 8003d72:	b911      	cbnz	r1, 8003d7a <sbrk_aligned+0x12>
 8003d74:	f000 fcaa 	bl	80046cc <_sbrk_r>
 8003d78:	6030      	str	r0, [r6, #0]
 8003d7a:	4621      	mov	r1, r4
 8003d7c:	4628      	mov	r0, r5
 8003d7e:	f000 fca5 	bl	80046cc <_sbrk_r>
 8003d82:	1c43      	adds	r3, r0, #1
 8003d84:	d00a      	beq.n	8003d9c <sbrk_aligned+0x34>
 8003d86:	1cc4      	adds	r4, r0, #3
 8003d88:	f024 0403 	bic.w	r4, r4, #3
 8003d8c:	42a0      	cmp	r0, r4
 8003d8e:	d007      	beq.n	8003da0 <sbrk_aligned+0x38>
 8003d90:	1a21      	subs	r1, r4, r0
 8003d92:	4628      	mov	r0, r5
 8003d94:	f000 fc9a 	bl	80046cc <_sbrk_r>
 8003d98:	3001      	adds	r0, #1
 8003d9a:	d101      	bne.n	8003da0 <sbrk_aligned+0x38>
 8003d9c:	f04f 34ff 	mov.w	r4, #4294967295
 8003da0:	4620      	mov	r0, r4
 8003da2:	bd70      	pop	{r4, r5, r6, pc}
 8003da4:	200004a8 	.word	0x200004a8

08003da8 <_malloc_r>:
 8003da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003dac:	1ccd      	adds	r5, r1, #3
 8003dae:	f025 0503 	bic.w	r5, r5, #3
 8003db2:	3508      	adds	r5, #8
 8003db4:	2d0c      	cmp	r5, #12
 8003db6:	bf38      	it	cc
 8003db8:	250c      	movcc	r5, #12
 8003dba:	2d00      	cmp	r5, #0
 8003dbc:	4607      	mov	r7, r0
 8003dbe:	db01      	blt.n	8003dc4 <_malloc_r+0x1c>
 8003dc0:	42a9      	cmp	r1, r5
 8003dc2:	d905      	bls.n	8003dd0 <_malloc_r+0x28>
 8003dc4:	230c      	movs	r3, #12
 8003dc6:	603b      	str	r3, [r7, #0]
 8003dc8:	2600      	movs	r6, #0
 8003dca:	4630      	mov	r0, r6
 8003dcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003dd0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003ea4 <_malloc_r+0xfc>
 8003dd4:	f000 f868 	bl	8003ea8 <__malloc_lock>
 8003dd8:	f8d8 3000 	ldr.w	r3, [r8]
 8003ddc:	461c      	mov	r4, r3
 8003dde:	bb5c      	cbnz	r4, 8003e38 <_malloc_r+0x90>
 8003de0:	4629      	mov	r1, r5
 8003de2:	4638      	mov	r0, r7
 8003de4:	f7ff ffc0 	bl	8003d68 <sbrk_aligned>
 8003de8:	1c43      	adds	r3, r0, #1
 8003dea:	4604      	mov	r4, r0
 8003dec:	d155      	bne.n	8003e9a <_malloc_r+0xf2>
 8003dee:	f8d8 4000 	ldr.w	r4, [r8]
 8003df2:	4626      	mov	r6, r4
 8003df4:	2e00      	cmp	r6, #0
 8003df6:	d145      	bne.n	8003e84 <_malloc_r+0xdc>
 8003df8:	2c00      	cmp	r4, #0
 8003dfa:	d048      	beq.n	8003e8e <_malloc_r+0xe6>
 8003dfc:	6823      	ldr	r3, [r4, #0]
 8003dfe:	4631      	mov	r1, r6
 8003e00:	4638      	mov	r0, r7
 8003e02:	eb04 0903 	add.w	r9, r4, r3
 8003e06:	f000 fc61 	bl	80046cc <_sbrk_r>
 8003e0a:	4581      	cmp	r9, r0
 8003e0c:	d13f      	bne.n	8003e8e <_malloc_r+0xe6>
 8003e0e:	6821      	ldr	r1, [r4, #0]
 8003e10:	1a6d      	subs	r5, r5, r1
 8003e12:	4629      	mov	r1, r5
 8003e14:	4638      	mov	r0, r7
 8003e16:	f7ff ffa7 	bl	8003d68 <sbrk_aligned>
 8003e1a:	3001      	adds	r0, #1
 8003e1c:	d037      	beq.n	8003e8e <_malloc_r+0xe6>
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	442b      	add	r3, r5
 8003e22:	6023      	str	r3, [r4, #0]
 8003e24:	f8d8 3000 	ldr.w	r3, [r8]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d038      	beq.n	8003e9e <_malloc_r+0xf6>
 8003e2c:	685a      	ldr	r2, [r3, #4]
 8003e2e:	42a2      	cmp	r2, r4
 8003e30:	d12b      	bne.n	8003e8a <_malloc_r+0xe2>
 8003e32:	2200      	movs	r2, #0
 8003e34:	605a      	str	r2, [r3, #4]
 8003e36:	e00f      	b.n	8003e58 <_malloc_r+0xb0>
 8003e38:	6822      	ldr	r2, [r4, #0]
 8003e3a:	1b52      	subs	r2, r2, r5
 8003e3c:	d41f      	bmi.n	8003e7e <_malloc_r+0xd6>
 8003e3e:	2a0b      	cmp	r2, #11
 8003e40:	d917      	bls.n	8003e72 <_malloc_r+0xca>
 8003e42:	1961      	adds	r1, r4, r5
 8003e44:	42a3      	cmp	r3, r4
 8003e46:	6025      	str	r5, [r4, #0]
 8003e48:	bf18      	it	ne
 8003e4a:	6059      	strne	r1, [r3, #4]
 8003e4c:	6863      	ldr	r3, [r4, #4]
 8003e4e:	bf08      	it	eq
 8003e50:	f8c8 1000 	streq.w	r1, [r8]
 8003e54:	5162      	str	r2, [r4, r5]
 8003e56:	604b      	str	r3, [r1, #4]
 8003e58:	4638      	mov	r0, r7
 8003e5a:	f104 060b 	add.w	r6, r4, #11
 8003e5e:	f000 f829 	bl	8003eb4 <__malloc_unlock>
 8003e62:	f026 0607 	bic.w	r6, r6, #7
 8003e66:	1d23      	adds	r3, r4, #4
 8003e68:	1af2      	subs	r2, r6, r3
 8003e6a:	d0ae      	beq.n	8003dca <_malloc_r+0x22>
 8003e6c:	1b9b      	subs	r3, r3, r6
 8003e6e:	50a3      	str	r3, [r4, r2]
 8003e70:	e7ab      	b.n	8003dca <_malloc_r+0x22>
 8003e72:	42a3      	cmp	r3, r4
 8003e74:	6862      	ldr	r2, [r4, #4]
 8003e76:	d1dd      	bne.n	8003e34 <_malloc_r+0x8c>
 8003e78:	f8c8 2000 	str.w	r2, [r8]
 8003e7c:	e7ec      	b.n	8003e58 <_malloc_r+0xb0>
 8003e7e:	4623      	mov	r3, r4
 8003e80:	6864      	ldr	r4, [r4, #4]
 8003e82:	e7ac      	b.n	8003dde <_malloc_r+0x36>
 8003e84:	4634      	mov	r4, r6
 8003e86:	6876      	ldr	r6, [r6, #4]
 8003e88:	e7b4      	b.n	8003df4 <_malloc_r+0x4c>
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	e7cc      	b.n	8003e28 <_malloc_r+0x80>
 8003e8e:	230c      	movs	r3, #12
 8003e90:	603b      	str	r3, [r7, #0]
 8003e92:	4638      	mov	r0, r7
 8003e94:	f000 f80e 	bl	8003eb4 <__malloc_unlock>
 8003e98:	e797      	b.n	8003dca <_malloc_r+0x22>
 8003e9a:	6025      	str	r5, [r4, #0]
 8003e9c:	e7dc      	b.n	8003e58 <_malloc_r+0xb0>
 8003e9e:	605b      	str	r3, [r3, #4]
 8003ea0:	deff      	udf	#255	; 0xff
 8003ea2:	bf00      	nop
 8003ea4:	200004a4 	.word	0x200004a4

08003ea8 <__malloc_lock>:
 8003ea8:	4801      	ldr	r0, [pc, #4]	; (8003eb0 <__malloc_lock+0x8>)
 8003eaa:	f7ff bf0f 	b.w	8003ccc <__retarget_lock_acquire_recursive>
 8003eae:	bf00      	nop
 8003eb0:	200004a0 	.word	0x200004a0

08003eb4 <__malloc_unlock>:
 8003eb4:	4801      	ldr	r0, [pc, #4]	; (8003ebc <__malloc_unlock+0x8>)
 8003eb6:	f7ff bf0a 	b.w	8003cce <__retarget_lock_release_recursive>
 8003eba:	bf00      	nop
 8003ebc:	200004a0 	.word	0x200004a0

08003ec0 <__sfputc_r>:
 8003ec0:	6893      	ldr	r3, [r2, #8]
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	b410      	push	{r4}
 8003ec8:	6093      	str	r3, [r2, #8]
 8003eca:	da08      	bge.n	8003ede <__sfputc_r+0x1e>
 8003ecc:	6994      	ldr	r4, [r2, #24]
 8003ece:	42a3      	cmp	r3, r4
 8003ed0:	db01      	blt.n	8003ed6 <__sfputc_r+0x16>
 8003ed2:	290a      	cmp	r1, #10
 8003ed4:	d103      	bne.n	8003ede <__sfputc_r+0x1e>
 8003ed6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003eda:	f7ff bdea 	b.w	8003ab2 <__swbuf_r>
 8003ede:	6813      	ldr	r3, [r2, #0]
 8003ee0:	1c58      	adds	r0, r3, #1
 8003ee2:	6010      	str	r0, [r2, #0]
 8003ee4:	7019      	strb	r1, [r3, #0]
 8003ee6:	4608      	mov	r0, r1
 8003ee8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <__sfputs_r>:
 8003eee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ef0:	4606      	mov	r6, r0
 8003ef2:	460f      	mov	r7, r1
 8003ef4:	4614      	mov	r4, r2
 8003ef6:	18d5      	adds	r5, r2, r3
 8003ef8:	42ac      	cmp	r4, r5
 8003efa:	d101      	bne.n	8003f00 <__sfputs_r+0x12>
 8003efc:	2000      	movs	r0, #0
 8003efe:	e007      	b.n	8003f10 <__sfputs_r+0x22>
 8003f00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f04:	463a      	mov	r2, r7
 8003f06:	4630      	mov	r0, r6
 8003f08:	f7ff ffda 	bl	8003ec0 <__sfputc_r>
 8003f0c:	1c43      	adds	r3, r0, #1
 8003f0e:	d1f3      	bne.n	8003ef8 <__sfputs_r+0xa>
 8003f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003f14 <_vfiprintf_r>:
 8003f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f18:	460d      	mov	r5, r1
 8003f1a:	b09d      	sub	sp, #116	; 0x74
 8003f1c:	4614      	mov	r4, r2
 8003f1e:	4698      	mov	r8, r3
 8003f20:	4606      	mov	r6, r0
 8003f22:	b118      	cbz	r0, 8003f2c <_vfiprintf_r+0x18>
 8003f24:	6a03      	ldr	r3, [r0, #32]
 8003f26:	b90b      	cbnz	r3, 8003f2c <_vfiprintf_r+0x18>
 8003f28:	f7ff fcdc 	bl	80038e4 <__sinit>
 8003f2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f2e:	07d9      	lsls	r1, r3, #31
 8003f30:	d405      	bmi.n	8003f3e <_vfiprintf_r+0x2a>
 8003f32:	89ab      	ldrh	r3, [r5, #12]
 8003f34:	059a      	lsls	r2, r3, #22
 8003f36:	d402      	bmi.n	8003f3e <_vfiprintf_r+0x2a>
 8003f38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f3a:	f7ff fec7 	bl	8003ccc <__retarget_lock_acquire_recursive>
 8003f3e:	89ab      	ldrh	r3, [r5, #12]
 8003f40:	071b      	lsls	r3, r3, #28
 8003f42:	d501      	bpl.n	8003f48 <_vfiprintf_r+0x34>
 8003f44:	692b      	ldr	r3, [r5, #16]
 8003f46:	b99b      	cbnz	r3, 8003f70 <_vfiprintf_r+0x5c>
 8003f48:	4629      	mov	r1, r5
 8003f4a:	4630      	mov	r0, r6
 8003f4c:	f7ff fdee 	bl	8003b2c <__swsetup_r>
 8003f50:	b170      	cbz	r0, 8003f70 <_vfiprintf_r+0x5c>
 8003f52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f54:	07dc      	lsls	r4, r3, #31
 8003f56:	d504      	bpl.n	8003f62 <_vfiprintf_r+0x4e>
 8003f58:	f04f 30ff 	mov.w	r0, #4294967295
 8003f5c:	b01d      	add	sp, #116	; 0x74
 8003f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f62:	89ab      	ldrh	r3, [r5, #12]
 8003f64:	0598      	lsls	r0, r3, #22
 8003f66:	d4f7      	bmi.n	8003f58 <_vfiprintf_r+0x44>
 8003f68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f6a:	f7ff feb0 	bl	8003cce <__retarget_lock_release_recursive>
 8003f6e:	e7f3      	b.n	8003f58 <_vfiprintf_r+0x44>
 8003f70:	2300      	movs	r3, #0
 8003f72:	9309      	str	r3, [sp, #36]	; 0x24
 8003f74:	2320      	movs	r3, #32
 8003f76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f7e:	2330      	movs	r3, #48	; 0x30
 8003f80:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004134 <_vfiprintf_r+0x220>
 8003f84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f88:	f04f 0901 	mov.w	r9, #1
 8003f8c:	4623      	mov	r3, r4
 8003f8e:	469a      	mov	sl, r3
 8003f90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f94:	b10a      	cbz	r2, 8003f9a <_vfiprintf_r+0x86>
 8003f96:	2a25      	cmp	r2, #37	; 0x25
 8003f98:	d1f9      	bne.n	8003f8e <_vfiprintf_r+0x7a>
 8003f9a:	ebba 0b04 	subs.w	fp, sl, r4
 8003f9e:	d00b      	beq.n	8003fb8 <_vfiprintf_r+0xa4>
 8003fa0:	465b      	mov	r3, fp
 8003fa2:	4622      	mov	r2, r4
 8003fa4:	4629      	mov	r1, r5
 8003fa6:	4630      	mov	r0, r6
 8003fa8:	f7ff ffa1 	bl	8003eee <__sfputs_r>
 8003fac:	3001      	adds	r0, #1
 8003fae:	f000 80a9 	beq.w	8004104 <_vfiprintf_r+0x1f0>
 8003fb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003fb4:	445a      	add	r2, fp
 8003fb6:	9209      	str	r2, [sp, #36]	; 0x24
 8003fb8:	f89a 3000 	ldrb.w	r3, [sl]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 80a1 	beq.w	8004104 <_vfiprintf_r+0x1f0>
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003fcc:	f10a 0a01 	add.w	sl, sl, #1
 8003fd0:	9304      	str	r3, [sp, #16]
 8003fd2:	9307      	str	r3, [sp, #28]
 8003fd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003fd8:	931a      	str	r3, [sp, #104]	; 0x68
 8003fda:	4654      	mov	r4, sl
 8003fdc:	2205      	movs	r2, #5
 8003fde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fe2:	4854      	ldr	r0, [pc, #336]	; (8004134 <_vfiprintf_r+0x220>)
 8003fe4:	f7fc f904 	bl	80001f0 <memchr>
 8003fe8:	9a04      	ldr	r2, [sp, #16]
 8003fea:	b9d8      	cbnz	r0, 8004024 <_vfiprintf_r+0x110>
 8003fec:	06d1      	lsls	r1, r2, #27
 8003fee:	bf44      	itt	mi
 8003ff0:	2320      	movmi	r3, #32
 8003ff2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ff6:	0713      	lsls	r3, r2, #28
 8003ff8:	bf44      	itt	mi
 8003ffa:	232b      	movmi	r3, #43	; 0x2b
 8003ffc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004000:	f89a 3000 	ldrb.w	r3, [sl]
 8004004:	2b2a      	cmp	r3, #42	; 0x2a
 8004006:	d015      	beq.n	8004034 <_vfiprintf_r+0x120>
 8004008:	9a07      	ldr	r2, [sp, #28]
 800400a:	4654      	mov	r4, sl
 800400c:	2000      	movs	r0, #0
 800400e:	f04f 0c0a 	mov.w	ip, #10
 8004012:	4621      	mov	r1, r4
 8004014:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004018:	3b30      	subs	r3, #48	; 0x30
 800401a:	2b09      	cmp	r3, #9
 800401c:	d94d      	bls.n	80040ba <_vfiprintf_r+0x1a6>
 800401e:	b1b0      	cbz	r0, 800404e <_vfiprintf_r+0x13a>
 8004020:	9207      	str	r2, [sp, #28]
 8004022:	e014      	b.n	800404e <_vfiprintf_r+0x13a>
 8004024:	eba0 0308 	sub.w	r3, r0, r8
 8004028:	fa09 f303 	lsl.w	r3, r9, r3
 800402c:	4313      	orrs	r3, r2
 800402e:	9304      	str	r3, [sp, #16]
 8004030:	46a2      	mov	sl, r4
 8004032:	e7d2      	b.n	8003fda <_vfiprintf_r+0xc6>
 8004034:	9b03      	ldr	r3, [sp, #12]
 8004036:	1d19      	adds	r1, r3, #4
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	9103      	str	r1, [sp, #12]
 800403c:	2b00      	cmp	r3, #0
 800403e:	bfbb      	ittet	lt
 8004040:	425b      	neglt	r3, r3
 8004042:	f042 0202 	orrlt.w	r2, r2, #2
 8004046:	9307      	strge	r3, [sp, #28]
 8004048:	9307      	strlt	r3, [sp, #28]
 800404a:	bfb8      	it	lt
 800404c:	9204      	strlt	r2, [sp, #16]
 800404e:	7823      	ldrb	r3, [r4, #0]
 8004050:	2b2e      	cmp	r3, #46	; 0x2e
 8004052:	d10c      	bne.n	800406e <_vfiprintf_r+0x15a>
 8004054:	7863      	ldrb	r3, [r4, #1]
 8004056:	2b2a      	cmp	r3, #42	; 0x2a
 8004058:	d134      	bne.n	80040c4 <_vfiprintf_r+0x1b0>
 800405a:	9b03      	ldr	r3, [sp, #12]
 800405c:	1d1a      	adds	r2, r3, #4
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	9203      	str	r2, [sp, #12]
 8004062:	2b00      	cmp	r3, #0
 8004064:	bfb8      	it	lt
 8004066:	f04f 33ff 	movlt.w	r3, #4294967295
 800406a:	3402      	adds	r4, #2
 800406c:	9305      	str	r3, [sp, #20]
 800406e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004144 <_vfiprintf_r+0x230>
 8004072:	7821      	ldrb	r1, [r4, #0]
 8004074:	2203      	movs	r2, #3
 8004076:	4650      	mov	r0, sl
 8004078:	f7fc f8ba 	bl	80001f0 <memchr>
 800407c:	b138      	cbz	r0, 800408e <_vfiprintf_r+0x17a>
 800407e:	9b04      	ldr	r3, [sp, #16]
 8004080:	eba0 000a 	sub.w	r0, r0, sl
 8004084:	2240      	movs	r2, #64	; 0x40
 8004086:	4082      	lsls	r2, r0
 8004088:	4313      	orrs	r3, r2
 800408a:	3401      	adds	r4, #1
 800408c:	9304      	str	r3, [sp, #16]
 800408e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004092:	4829      	ldr	r0, [pc, #164]	; (8004138 <_vfiprintf_r+0x224>)
 8004094:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004098:	2206      	movs	r2, #6
 800409a:	f7fc f8a9 	bl	80001f0 <memchr>
 800409e:	2800      	cmp	r0, #0
 80040a0:	d03f      	beq.n	8004122 <_vfiprintf_r+0x20e>
 80040a2:	4b26      	ldr	r3, [pc, #152]	; (800413c <_vfiprintf_r+0x228>)
 80040a4:	bb1b      	cbnz	r3, 80040ee <_vfiprintf_r+0x1da>
 80040a6:	9b03      	ldr	r3, [sp, #12]
 80040a8:	3307      	adds	r3, #7
 80040aa:	f023 0307 	bic.w	r3, r3, #7
 80040ae:	3308      	adds	r3, #8
 80040b0:	9303      	str	r3, [sp, #12]
 80040b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040b4:	443b      	add	r3, r7
 80040b6:	9309      	str	r3, [sp, #36]	; 0x24
 80040b8:	e768      	b.n	8003f8c <_vfiprintf_r+0x78>
 80040ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80040be:	460c      	mov	r4, r1
 80040c0:	2001      	movs	r0, #1
 80040c2:	e7a6      	b.n	8004012 <_vfiprintf_r+0xfe>
 80040c4:	2300      	movs	r3, #0
 80040c6:	3401      	adds	r4, #1
 80040c8:	9305      	str	r3, [sp, #20]
 80040ca:	4619      	mov	r1, r3
 80040cc:	f04f 0c0a 	mov.w	ip, #10
 80040d0:	4620      	mov	r0, r4
 80040d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040d6:	3a30      	subs	r2, #48	; 0x30
 80040d8:	2a09      	cmp	r2, #9
 80040da:	d903      	bls.n	80040e4 <_vfiprintf_r+0x1d0>
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d0c6      	beq.n	800406e <_vfiprintf_r+0x15a>
 80040e0:	9105      	str	r1, [sp, #20]
 80040e2:	e7c4      	b.n	800406e <_vfiprintf_r+0x15a>
 80040e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80040e8:	4604      	mov	r4, r0
 80040ea:	2301      	movs	r3, #1
 80040ec:	e7f0      	b.n	80040d0 <_vfiprintf_r+0x1bc>
 80040ee:	ab03      	add	r3, sp, #12
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	462a      	mov	r2, r5
 80040f4:	4b12      	ldr	r3, [pc, #72]	; (8004140 <_vfiprintf_r+0x22c>)
 80040f6:	a904      	add	r1, sp, #16
 80040f8:	4630      	mov	r0, r6
 80040fa:	f3af 8000 	nop.w
 80040fe:	4607      	mov	r7, r0
 8004100:	1c78      	adds	r0, r7, #1
 8004102:	d1d6      	bne.n	80040b2 <_vfiprintf_r+0x19e>
 8004104:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004106:	07d9      	lsls	r1, r3, #31
 8004108:	d405      	bmi.n	8004116 <_vfiprintf_r+0x202>
 800410a:	89ab      	ldrh	r3, [r5, #12]
 800410c:	059a      	lsls	r2, r3, #22
 800410e:	d402      	bmi.n	8004116 <_vfiprintf_r+0x202>
 8004110:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004112:	f7ff fddc 	bl	8003cce <__retarget_lock_release_recursive>
 8004116:	89ab      	ldrh	r3, [r5, #12]
 8004118:	065b      	lsls	r3, r3, #25
 800411a:	f53f af1d 	bmi.w	8003f58 <_vfiprintf_r+0x44>
 800411e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004120:	e71c      	b.n	8003f5c <_vfiprintf_r+0x48>
 8004122:	ab03      	add	r3, sp, #12
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	462a      	mov	r2, r5
 8004128:	4b05      	ldr	r3, [pc, #20]	; (8004140 <_vfiprintf_r+0x22c>)
 800412a:	a904      	add	r1, sp, #16
 800412c:	4630      	mov	r0, r6
 800412e:	f000 f879 	bl	8004224 <_printf_i>
 8004132:	e7e4      	b.n	80040fe <_vfiprintf_r+0x1ea>
 8004134:	080047b4 	.word	0x080047b4
 8004138:	080047be 	.word	0x080047be
 800413c:	00000000 	.word	0x00000000
 8004140:	08003eef 	.word	0x08003eef
 8004144:	080047ba 	.word	0x080047ba

08004148 <_printf_common>:
 8004148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800414c:	4616      	mov	r6, r2
 800414e:	4699      	mov	r9, r3
 8004150:	688a      	ldr	r2, [r1, #8]
 8004152:	690b      	ldr	r3, [r1, #16]
 8004154:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004158:	4293      	cmp	r3, r2
 800415a:	bfb8      	it	lt
 800415c:	4613      	movlt	r3, r2
 800415e:	6033      	str	r3, [r6, #0]
 8004160:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004164:	4607      	mov	r7, r0
 8004166:	460c      	mov	r4, r1
 8004168:	b10a      	cbz	r2, 800416e <_printf_common+0x26>
 800416a:	3301      	adds	r3, #1
 800416c:	6033      	str	r3, [r6, #0]
 800416e:	6823      	ldr	r3, [r4, #0]
 8004170:	0699      	lsls	r1, r3, #26
 8004172:	bf42      	ittt	mi
 8004174:	6833      	ldrmi	r3, [r6, #0]
 8004176:	3302      	addmi	r3, #2
 8004178:	6033      	strmi	r3, [r6, #0]
 800417a:	6825      	ldr	r5, [r4, #0]
 800417c:	f015 0506 	ands.w	r5, r5, #6
 8004180:	d106      	bne.n	8004190 <_printf_common+0x48>
 8004182:	f104 0a19 	add.w	sl, r4, #25
 8004186:	68e3      	ldr	r3, [r4, #12]
 8004188:	6832      	ldr	r2, [r6, #0]
 800418a:	1a9b      	subs	r3, r3, r2
 800418c:	42ab      	cmp	r3, r5
 800418e:	dc26      	bgt.n	80041de <_printf_common+0x96>
 8004190:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004194:	1e13      	subs	r3, r2, #0
 8004196:	6822      	ldr	r2, [r4, #0]
 8004198:	bf18      	it	ne
 800419a:	2301      	movne	r3, #1
 800419c:	0692      	lsls	r2, r2, #26
 800419e:	d42b      	bmi.n	80041f8 <_printf_common+0xb0>
 80041a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80041a4:	4649      	mov	r1, r9
 80041a6:	4638      	mov	r0, r7
 80041a8:	47c0      	blx	r8
 80041aa:	3001      	adds	r0, #1
 80041ac:	d01e      	beq.n	80041ec <_printf_common+0xa4>
 80041ae:	6823      	ldr	r3, [r4, #0]
 80041b0:	6922      	ldr	r2, [r4, #16]
 80041b2:	f003 0306 	and.w	r3, r3, #6
 80041b6:	2b04      	cmp	r3, #4
 80041b8:	bf02      	ittt	eq
 80041ba:	68e5      	ldreq	r5, [r4, #12]
 80041bc:	6833      	ldreq	r3, [r6, #0]
 80041be:	1aed      	subeq	r5, r5, r3
 80041c0:	68a3      	ldr	r3, [r4, #8]
 80041c2:	bf0c      	ite	eq
 80041c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041c8:	2500      	movne	r5, #0
 80041ca:	4293      	cmp	r3, r2
 80041cc:	bfc4      	itt	gt
 80041ce:	1a9b      	subgt	r3, r3, r2
 80041d0:	18ed      	addgt	r5, r5, r3
 80041d2:	2600      	movs	r6, #0
 80041d4:	341a      	adds	r4, #26
 80041d6:	42b5      	cmp	r5, r6
 80041d8:	d11a      	bne.n	8004210 <_printf_common+0xc8>
 80041da:	2000      	movs	r0, #0
 80041dc:	e008      	b.n	80041f0 <_printf_common+0xa8>
 80041de:	2301      	movs	r3, #1
 80041e0:	4652      	mov	r2, sl
 80041e2:	4649      	mov	r1, r9
 80041e4:	4638      	mov	r0, r7
 80041e6:	47c0      	blx	r8
 80041e8:	3001      	adds	r0, #1
 80041ea:	d103      	bne.n	80041f4 <_printf_common+0xac>
 80041ec:	f04f 30ff 	mov.w	r0, #4294967295
 80041f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041f4:	3501      	adds	r5, #1
 80041f6:	e7c6      	b.n	8004186 <_printf_common+0x3e>
 80041f8:	18e1      	adds	r1, r4, r3
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	2030      	movs	r0, #48	; 0x30
 80041fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004202:	4422      	add	r2, r4
 8004204:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004208:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800420c:	3302      	adds	r3, #2
 800420e:	e7c7      	b.n	80041a0 <_printf_common+0x58>
 8004210:	2301      	movs	r3, #1
 8004212:	4622      	mov	r2, r4
 8004214:	4649      	mov	r1, r9
 8004216:	4638      	mov	r0, r7
 8004218:	47c0      	blx	r8
 800421a:	3001      	adds	r0, #1
 800421c:	d0e6      	beq.n	80041ec <_printf_common+0xa4>
 800421e:	3601      	adds	r6, #1
 8004220:	e7d9      	b.n	80041d6 <_printf_common+0x8e>
	...

08004224 <_printf_i>:
 8004224:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004228:	7e0f      	ldrb	r7, [r1, #24]
 800422a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800422c:	2f78      	cmp	r7, #120	; 0x78
 800422e:	4691      	mov	r9, r2
 8004230:	4680      	mov	r8, r0
 8004232:	460c      	mov	r4, r1
 8004234:	469a      	mov	sl, r3
 8004236:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800423a:	d807      	bhi.n	800424c <_printf_i+0x28>
 800423c:	2f62      	cmp	r7, #98	; 0x62
 800423e:	d80a      	bhi.n	8004256 <_printf_i+0x32>
 8004240:	2f00      	cmp	r7, #0
 8004242:	f000 80d4 	beq.w	80043ee <_printf_i+0x1ca>
 8004246:	2f58      	cmp	r7, #88	; 0x58
 8004248:	f000 80c0 	beq.w	80043cc <_printf_i+0x1a8>
 800424c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004250:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004254:	e03a      	b.n	80042cc <_printf_i+0xa8>
 8004256:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800425a:	2b15      	cmp	r3, #21
 800425c:	d8f6      	bhi.n	800424c <_printf_i+0x28>
 800425e:	a101      	add	r1, pc, #4	; (adr r1, 8004264 <_printf_i+0x40>)
 8004260:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004264:	080042bd 	.word	0x080042bd
 8004268:	080042d1 	.word	0x080042d1
 800426c:	0800424d 	.word	0x0800424d
 8004270:	0800424d 	.word	0x0800424d
 8004274:	0800424d 	.word	0x0800424d
 8004278:	0800424d 	.word	0x0800424d
 800427c:	080042d1 	.word	0x080042d1
 8004280:	0800424d 	.word	0x0800424d
 8004284:	0800424d 	.word	0x0800424d
 8004288:	0800424d 	.word	0x0800424d
 800428c:	0800424d 	.word	0x0800424d
 8004290:	080043d5 	.word	0x080043d5
 8004294:	080042fd 	.word	0x080042fd
 8004298:	0800438f 	.word	0x0800438f
 800429c:	0800424d 	.word	0x0800424d
 80042a0:	0800424d 	.word	0x0800424d
 80042a4:	080043f7 	.word	0x080043f7
 80042a8:	0800424d 	.word	0x0800424d
 80042ac:	080042fd 	.word	0x080042fd
 80042b0:	0800424d 	.word	0x0800424d
 80042b4:	0800424d 	.word	0x0800424d
 80042b8:	08004397 	.word	0x08004397
 80042bc:	682b      	ldr	r3, [r5, #0]
 80042be:	1d1a      	adds	r2, r3, #4
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	602a      	str	r2, [r5, #0]
 80042c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80042cc:	2301      	movs	r3, #1
 80042ce:	e09f      	b.n	8004410 <_printf_i+0x1ec>
 80042d0:	6820      	ldr	r0, [r4, #0]
 80042d2:	682b      	ldr	r3, [r5, #0]
 80042d4:	0607      	lsls	r7, r0, #24
 80042d6:	f103 0104 	add.w	r1, r3, #4
 80042da:	6029      	str	r1, [r5, #0]
 80042dc:	d501      	bpl.n	80042e2 <_printf_i+0xbe>
 80042de:	681e      	ldr	r6, [r3, #0]
 80042e0:	e003      	b.n	80042ea <_printf_i+0xc6>
 80042e2:	0646      	lsls	r6, r0, #25
 80042e4:	d5fb      	bpl.n	80042de <_printf_i+0xba>
 80042e6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80042ea:	2e00      	cmp	r6, #0
 80042ec:	da03      	bge.n	80042f6 <_printf_i+0xd2>
 80042ee:	232d      	movs	r3, #45	; 0x2d
 80042f0:	4276      	negs	r6, r6
 80042f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042f6:	485a      	ldr	r0, [pc, #360]	; (8004460 <_printf_i+0x23c>)
 80042f8:	230a      	movs	r3, #10
 80042fa:	e012      	b.n	8004322 <_printf_i+0xfe>
 80042fc:	682b      	ldr	r3, [r5, #0]
 80042fe:	6820      	ldr	r0, [r4, #0]
 8004300:	1d19      	adds	r1, r3, #4
 8004302:	6029      	str	r1, [r5, #0]
 8004304:	0605      	lsls	r5, r0, #24
 8004306:	d501      	bpl.n	800430c <_printf_i+0xe8>
 8004308:	681e      	ldr	r6, [r3, #0]
 800430a:	e002      	b.n	8004312 <_printf_i+0xee>
 800430c:	0641      	lsls	r1, r0, #25
 800430e:	d5fb      	bpl.n	8004308 <_printf_i+0xe4>
 8004310:	881e      	ldrh	r6, [r3, #0]
 8004312:	4853      	ldr	r0, [pc, #332]	; (8004460 <_printf_i+0x23c>)
 8004314:	2f6f      	cmp	r7, #111	; 0x6f
 8004316:	bf0c      	ite	eq
 8004318:	2308      	moveq	r3, #8
 800431a:	230a      	movne	r3, #10
 800431c:	2100      	movs	r1, #0
 800431e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004322:	6865      	ldr	r5, [r4, #4]
 8004324:	60a5      	str	r5, [r4, #8]
 8004326:	2d00      	cmp	r5, #0
 8004328:	bfa2      	ittt	ge
 800432a:	6821      	ldrge	r1, [r4, #0]
 800432c:	f021 0104 	bicge.w	r1, r1, #4
 8004330:	6021      	strge	r1, [r4, #0]
 8004332:	b90e      	cbnz	r6, 8004338 <_printf_i+0x114>
 8004334:	2d00      	cmp	r5, #0
 8004336:	d04b      	beq.n	80043d0 <_printf_i+0x1ac>
 8004338:	4615      	mov	r5, r2
 800433a:	fbb6 f1f3 	udiv	r1, r6, r3
 800433e:	fb03 6711 	mls	r7, r3, r1, r6
 8004342:	5dc7      	ldrb	r7, [r0, r7]
 8004344:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004348:	4637      	mov	r7, r6
 800434a:	42bb      	cmp	r3, r7
 800434c:	460e      	mov	r6, r1
 800434e:	d9f4      	bls.n	800433a <_printf_i+0x116>
 8004350:	2b08      	cmp	r3, #8
 8004352:	d10b      	bne.n	800436c <_printf_i+0x148>
 8004354:	6823      	ldr	r3, [r4, #0]
 8004356:	07de      	lsls	r6, r3, #31
 8004358:	d508      	bpl.n	800436c <_printf_i+0x148>
 800435a:	6923      	ldr	r3, [r4, #16]
 800435c:	6861      	ldr	r1, [r4, #4]
 800435e:	4299      	cmp	r1, r3
 8004360:	bfde      	ittt	le
 8004362:	2330      	movle	r3, #48	; 0x30
 8004364:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004368:	f105 35ff 	addle.w	r5, r5, #4294967295
 800436c:	1b52      	subs	r2, r2, r5
 800436e:	6122      	str	r2, [r4, #16]
 8004370:	f8cd a000 	str.w	sl, [sp]
 8004374:	464b      	mov	r3, r9
 8004376:	aa03      	add	r2, sp, #12
 8004378:	4621      	mov	r1, r4
 800437a:	4640      	mov	r0, r8
 800437c:	f7ff fee4 	bl	8004148 <_printf_common>
 8004380:	3001      	adds	r0, #1
 8004382:	d14a      	bne.n	800441a <_printf_i+0x1f6>
 8004384:	f04f 30ff 	mov.w	r0, #4294967295
 8004388:	b004      	add	sp, #16
 800438a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800438e:	6823      	ldr	r3, [r4, #0]
 8004390:	f043 0320 	orr.w	r3, r3, #32
 8004394:	6023      	str	r3, [r4, #0]
 8004396:	4833      	ldr	r0, [pc, #204]	; (8004464 <_printf_i+0x240>)
 8004398:	2778      	movs	r7, #120	; 0x78
 800439a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800439e:	6823      	ldr	r3, [r4, #0]
 80043a0:	6829      	ldr	r1, [r5, #0]
 80043a2:	061f      	lsls	r7, r3, #24
 80043a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80043a8:	d402      	bmi.n	80043b0 <_printf_i+0x18c>
 80043aa:	065f      	lsls	r7, r3, #25
 80043ac:	bf48      	it	mi
 80043ae:	b2b6      	uxthmi	r6, r6
 80043b0:	07df      	lsls	r7, r3, #31
 80043b2:	bf48      	it	mi
 80043b4:	f043 0320 	orrmi.w	r3, r3, #32
 80043b8:	6029      	str	r1, [r5, #0]
 80043ba:	bf48      	it	mi
 80043bc:	6023      	strmi	r3, [r4, #0]
 80043be:	b91e      	cbnz	r6, 80043c8 <_printf_i+0x1a4>
 80043c0:	6823      	ldr	r3, [r4, #0]
 80043c2:	f023 0320 	bic.w	r3, r3, #32
 80043c6:	6023      	str	r3, [r4, #0]
 80043c8:	2310      	movs	r3, #16
 80043ca:	e7a7      	b.n	800431c <_printf_i+0xf8>
 80043cc:	4824      	ldr	r0, [pc, #144]	; (8004460 <_printf_i+0x23c>)
 80043ce:	e7e4      	b.n	800439a <_printf_i+0x176>
 80043d0:	4615      	mov	r5, r2
 80043d2:	e7bd      	b.n	8004350 <_printf_i+0x12c>
 80043d4:	682b      	ldr	r3, [r5, #0]
 80043d6:	6826      	ldr	r6, [r4, #0]
 80043d8:	6961      	ldr	r1, [r4, #20]
 80043da:	1d18      	adds	r0, r3, #4
 80043dc:	6028      	str	r0, [r5, #0]
 80043de:	0635      	lsls	r5, r6, #24
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	d501      	bpl.n	80043e8 <_printf_i+0x1c4>
 80043e4:	6019      	str	r1, [r3, #0]
 80043e6:	e002      	b.n	80043ee <_printf_i+0x1ca>
 80043e8:	0670      	lsls	r0, r6, #25
 80043ea:	d5fb      	bpl.n	80043e4 <_printf_i+0x1c0>
 80043ec:	8019      	strh	r1, [r3, #0]
 80043ee:	2300      	movs	r3, #0
 80043f0:	6123      	str	r3, [r4, #16]
 80043f2:	4615      	mov	r5, r2
 80043f4:	e7bc      	b.n	8004370 <_printf_i+0x14c>
 80043f6:	682b      	ldr	r3, [r5, #0]
 80043f8:	1d1a      	adds	r2, r3, #4
 80043fa:	602a      	str	r2, [r5, #0]
 80043fc:	681d      	ldr	r5, [r3, #0]
 80043fe:	6862      	ldr	r2, [r4, #4]
 8004400:	2100      	movs	r1, #0
 8004402:	4628      	mov	r0, r5
 8004404:	f7fb fef4 	bl	80001f0 <memchr>
 8004408:	b108      	cbz	r0, 800440e <_printf_i+0x1ea>
 800440a:	1b40      	subs	r0, r0, r5
 800440c:	6060      	str	r0, [r4, #4]
 800440e:	6863      	ldr	r3, [r4, #4]
 8004410:	6123      	str	r3, [r4, #16]
 8004412:	2300      	movs	r3, #0
 8004414:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004418:	e7aa      	b.n	8004370 <_printf_i+0x14c>
 800441a:	6923      	ldr	r3, [r4, #16]
 800441c:	462a      	mov	r2, r5
 800441e:	4649      	mov	r1, r9
 8004420:	4640      	mov	r0, r8
 8004422:	47d0      	blx	sl
 8004424:	3001      	adds	r0, #1
 8004426:	d0ad      	beq.n	8004384 <_printf_i+0x160>
 8004428:	6823      	ldr	r3, [r4, #0]
 800442a:	079b      	lsls	r3, r3, #30
 800442c:	d413      	bmi.n	8004456 <_printf_i+0x232>
 800442e:	68e0      	ldr	r0, [r4, #12]
 8004430:	9b03      	ldr	r3, [sp, #12]
 8004432:	4298      	cmp	r0, r3
 8004434:	bfb8      	it	lt
 8004436:	4618      	movlt	r0, r3
 8004438:	e7a6      	b.n	8004388 <_printf_i+0x164>
 800443a:	2301      	movs	r3, #1
 800443c:	4632      	mov	r2, r6
 800443e:	4649      	mov	r1, r9
 8004440:	4640      	mov	r0, r8
 8004442:	47d0      	blx	sl
 8004444:	3001      	adds	r0, #1
 8004446:	d09d      	beq.n	8004384 <_printf_i+0x160>
 8004448:	3501      	adds	r5, #1
 800444a:	68e3      	ldr	r3, [r4, #12]
 800444c:	9903      	ldr	r1, [sp, #12]
 800444e:	1a5b      	subs	r3, r3, r1
 8004450:	42ab      	cmp	r3, r5
 8004452:	dcf2      	bgt.n	800443a <_printf_i+0x216>
 8004454:	e7eb      	b.n	800442e <_printf_i+0x20a>
 8004456:	2500      	movs	r5, #0
 8004458:	f104 0619 	add.w	r6, r4, #25
 800445c:	e7f5      	b.n	800444a <_printf_i+0x226>
 800445e:	bf00      	nop
 8004460:	080047c5 	.word	0x080047c5
 8004464:	080047d6 	.word	0x080047d6

08004468 <__sflush_r>:
 8004468:	898a      	ldrh	r2, [r1, #12]
 800446a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800446e:	4605      	mov	r5, r0
 8004470:	0710      	lsls	r0, r2, #28
 8004472:	460c      	mov	r4, r1
 8004474:	d458      	bmi.n	8004528 <__sflush_r+0xc0>
 8004476:	684b      	ldr	r3, [r1, #4]
 8004478:	2b00      	cmp	r3, #0
 800447a:	dc05      	bgt.n	8004488 <__sflush_r+0x20>
 800447c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800447e:	2b00      	cmp	r3, #0
 8004480:	dc02      	bgt.n	8004488 <__sflush_r+0x20>
 8004482:	2000      	movs	r0, #0
 8004484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004488:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800448a:	2e00      	cmp	r6, #0
 800448c:	d0f9      	beq.n	8004482 <__sflush_r+0x1a>
 800448e:	2300      	movs	r3, #0
 8004490:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004494:	682f      	ldr	r7, [r5, #0]
 8004496:	6a21      	ldr	r1, [r4, #32]
 8004498:	602b      	str	r3, [r5, #0]
 800449a:	d032      	beq.n	8004502 <__sflush_r+0x9a>
 800449c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800449e:	89a3      	ldrh	r3, [r4, #12]
 80044a0:	075a      	lsls	r2, r3, #29
 80044a2:	d505      	bpl.n	80044b0 <__sflush_r+0x48>
 80044a4:	6863      	ldr	r3, [r4, #4]
 80044a6:	1ac0      	subs	r0, r0, r3
 80044a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80044aa:	b10b      	cbz	r3, 80044b0 <__sflush_r+0x48>
 80044ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80044ae:	1ac0      	subs	r0, r0, r3
 80044b0:	2300      	movs	r3, #0
 80044b2:	4602      	mov	r2, r0
 80044b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80044b6:	6a21      	ldr	r1, [r4, #32]
 80044b8:	4628      	mov	r0, r5
 80044ba:	47b0      	blx	r6
 80044bc:	1c43      	adds	r3, r0, #1
 80044be:	89a3      	ldrh	r3, [r4, #12]
 80044c0:	d106      	bne.n	80044d0 <__sflush_r+0x68>
 80044c2:	6829      	ldr	r1, [r5, #0]
 80044c4:	291d      	cmp	r1, #29
 80044c6:	d82b      	bhi.n	8004520 <__sflush_r+0xb8>
 80044c8:	4a29      	ldr	r2, [pc, #164]	; (8004570 <__sflush_r+0x108>)
 80044ca:	410a      	asrs	r2, r1
 80044cc:	07d6      	lsls	r6, r2, #31
 80044ce:	d427      	bmi.n	8004520 <__sflush_r+0xb8>
 80044d0:	2200      	movs	r2, #0
 80044d2:	6062      	str	r2, [r4, #4]
 80044d4:	04d9      	lsls	r1, r3, #19
 80044d6:	6922      	ldr	r2, [r4, #16]
 80044d8:	6022      	str	r2, [r4, #0]
 80044da:	d504      	bpl.n	80044e6 <__sflush_r+0x7e>
 80044dc:	1c42      	adds	r2, r0, #1
 80044de:	d101      	bne.n	80044e4 <__sflush_r+0x7c>
 80044e0:	682b      	ldr	r3, [r5, #0]
 80044e2:	b903      	cbnz	r3, 80044e6 <__sflush_r+0x7e>
 80044e4:	6560      	str	r0, [r4, #84]	; 0x54
 80044e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044e8:	602f      	str	r7, [r5, #0]
 80044ea:	2900      	cmp	r1, #0
 80044ec:	d0c9      	beq.n	8004482 <__sflush_r+0x1a>
 80044ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044f2:	4299      	cmp	r1, r3
 80044f4:	d002      	beq.n	80044fc <__sflush_r+0x94>
 80044f6:	4628      	mov	r0, r5
 80044f8:	f7ff fbea 	bl	8003cd0 <_free_r>
 80044fc:	2000      	movs	r0, #0
 80044fe:	6360      	str	r0, [r4, #52]	; 0x34
 8004500:	e7c0      	b.n	8004484 <__sflush_r+0x1c>
 8004502:	2301      	movs	r3, #1
 8004504:	4628      	mov	r0, r5
 8004506:	47b0      	blx	r6
 8004508:	1c41      	adds	r1, r0, #1
 800450a:	d1c8      	bne.n	800449e <__sflush_r+0x36>
 800450c:	682b      	ldr	r3, [r5, #0]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d0c5      	beq.n	800449e <__sflush_r+0x36>
 8004512:	2b1d      	cmp	r3, #29
 8004514:	d001      	beq.n	800451a <__sflush_r+0xb2>
 8004516:	2b16      	cmp	r3, #22
 8004518:	d101      	bne.n	800451e <__sflush_r+0xb6>
 800451a:	602f      	str	r7, [r5, #0]
 800451c:	e7b1      	b.n	8004482 <__sflush_r+0x1a>
 800451e:	89a3      	ldrh	r3, [r4, #12]
 8004520:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004524:	81a3      	strh	r3, [r4, #12]
 8004526:	e7ad      	b.n	8004484 <__sflush_r+0x1c>
 8004528:	690f      	ldr	r7, [r1, #16]
 800452a:	2f00      	cmp	r7, #0
 800452c:	d0a9      	beq.n	8004482 <__sflush_r+0x1a>
 800452e:	0793      	lsls	r3, r2, #30
 8004530:	680e      	ldr	r6, [r1, #0]
 8004532:	bf08      	it	eq
 8004534:	694b      	ldreq	r3, [r1, #20]
 8004536:	600f      	str	r7, [r1, #0]
 8004538:	bf18      	it	ne
 800453a:	2300      	movne	r3, #0
 800453c:	eba6 0807 	sub.w	r8, r6, r7
 8004540:	608b      	str	r3, [r1, #8]
 8004542:	f1b8 0f00 	cmp.w	r8, #0
 8004546:	dd9c      	ble.n	8004482 <__sflush_r+0x1a>
 8004548:	6a21      	ldr	r1, [r4, #32]
 800454a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800454c:	4643      	mov	r3, r8
 800454e:	463a      	mov	r2, r7
 8004550:	4628      	mov	r0, r5
 8004552:	47b0      	blx	r6
 8004554:	2800      	cmp	r0, #0
 8004556:	dc06      	bgt.n	8004566 <__sflush_r+0xfe>
 8004558:	89a3      	ldrh	r3, [r4, #12]
 800455a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800455e:	81a3      	strh	r3, [r4, #12]
 8004560:	f04f 30ff 	mov.w	r0, #4294967295
 8004564:	e78e      	b.n	8004484 <__sflush_r+0x1c>
 8004566:	4407      	add	r7, r0
 8004568:	eba8 0800 	sub.w	r8, r8, r0
 800456c:	e7e9      	b.n	8004542 <__sflush_r+0xda>
 800456e:	bf00      	nop
 8004570:	dfbffffe 	.word	0xdfbffffe

08004574 <_fflush_r>:
 8004574:	b538      	push	{r3, r4, r5, lr}
 8004576:	690b      	ldr	r3, [r1, #16]
 8004578:	4605      	mov	r5, r0
 800457a:	460c      	mov	r4, r1
 800457c:	b913      	cbnz	r3, 8004584 <_fflush_r+0x10>
 800457e:	2500      	movs	r5, #0
 8004580:	4628      	mov	r0, r5
 8004582:	bd38      	pop	{r3, r4, r5, pc}
 8004584:	b118      	cbz	r0, 800458e <_fflush_r+0x1a>
 8004586:	6a03      	ldr	r3, [r0, #32]
 8004588:	b90b      	cbnz	r3, 800458e <_fflush_r+0x1a>
 800458a:	f7ff f9ab 	bl	80038e4 <__sinit>
 800458e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d0f3      	beq.n	800457e <_fflush_r+0xa>
 8004596:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004598:	07d0      	lsls	r0, r2, #31
 800459a:	d404      	bmi.n	80045a6 <_fflush_r+0x32>
 800459c:	0599      	lsls	r1, r3, #22
 800459e:	d402      	bmi.n	80045a6 <_fflush_r+0x32>
 80045a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80045a2:	f7ff fb93 	bl	8003ccc <__retarget_lock_acquire_recursive>
 80045a6:	4628      	mov	r0, r5
 80045a8:	4621      	mov	r1, r4
 80045aa:	f7ff ff5d 	bl	8004468 <__sflush_r>
 80045ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80045b0:	07da      	lsls	r2, r3, #31
 80045b2:	4605      	mov	r5, r0
 80045b4:	d4e4      	bmi.n	8004580 <_fflush_r+0xc>
 80045b6:	89a3      	ldrh	r3, [r4, #12]
 80045b8:	059b      	lsls	r3, r3, #22
 80045ba:	d4e1      	bmi.n	8004580 <_fflush_r+0xc>
 80045bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80045be:	f7ff fb86 	bl	8003cce <__retarget_lock_release_recursive>
 80045c2:	e7dd      	b.n	8004580 <_fflush_r+0xc>

080045c4 <__swhatbuf_r>:
 80045c4:	b570      	push	{r4, r5, r6, lr}
 80045c6:	460c      	mov	r4, r1
 80045c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045cc:	2900      	cmp	r1, #0
 80045ce:	b096      	sub	sp, #88	; 0x58
 80045d0:	4615      	mov	r5, r2
 80045d2:	461e      	mov	r6, r3
 80045d4:	da0d      	bge.n	80045f2 <__swhatbuf_r+0x2e>
 80045d6:	89a3      	ldrh	r3, [r4, #12]
 80045d8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80045dc:	f04f 0100 	mov.w	r1, #0
 80045e0:	bf0c      	ite	eq
 80045e2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80045e6:	2340      	movne	r3, #64	; 0x40
 80045e8:	2000      	movs	r0, #0
 80045ea:	6031      	str	r1, [r6, #0]
 80045ec:	602b      	str	r3, [r5, #0]
 80045ee:	b016      	add	sp, #88	; 0x58
 80045f0:	bd70      	pop	{r4, r5, r6, pc}
 80045f2:	466a      	mov	r2, sp
 80045f4:	f000 f848 	bl	8004688 <_fstat_r>
 80045f8:	2800      	cmp	r0, #0
 80045fa:	dbec      	blt.n	80045d6 <__swhatbuf_r+0x12>
 80045fc:	9901      	ldr	r1, [sp, #4]
 80045fe:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004602:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004606:	4259      	negs	r1, r3
 8004608:	4159      	adcs	r1, r3
 800460a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800460e:	e7eb      	b.n	80045e8 <__swhatbuf_r+0x24>

08004610 <__smakebuf_r>:
 8004610:	898b      	ldrh	r3, [r1, #12]
 8004612:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004614:	079d      	lsls	r5, r3, #30
 8004616:	4606      	mov	r6, r0
 8004618:	460c      	mov	r4, r1
 800461a:	d507      	bpl.n	800462c <__smakebuf_r+0x1c>
 800461c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004620:	6023      	str	r3, [r4, #0]
 8004622:	6123      	str	r3, [r4, #16]
 8004624:	2301      	movs	r3, #1
 8004626:	6163      	str	r3, [r4, #20]
 8004628:	b002      	add	sp, #8
 800462a:	bd70      	pop	{r4, r5, r6, pc}
 800462c:	ab01      	add	r3, sp, #4
 800462e:	466a      	mov	r2, sp
 8004630:	f7ff ffc8 	bl	80045c4 <__swhatbuf_r>
 8004634:	9900      	ldr	r1, [sp, #0]
 8004636:	4605      	mov	r5, r0
 8004638:	4630      	mov	r0, r6
 800463a:	f7ff fbb5 	bl	8003da8 <_malloc_r>
 800463e:	b948      	cbnz	r0, 8004654 <__smakebuf_r+0x44>
 8004640:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004644:	059a      	lsls	r2, r3, #22
 8004646:	d4ef      	bmi.n	8004628 <__smakebuf_r+0x18>
 8004648:	f023 0303 	bic.w	r3, r3, #3
 800464c:	f043 0302 	orr.w	r3, r3, #2
 8004650:	81a3      	strh	r3, [r4, #12]
 8004652:	e7e3      	b.n	800461c <__smakebuf_r+0xc>
 8004654:	89a3      	ldrh	r3, [r4, #12]
 8004656:	6020      	str	r0, [r4, #0]
 8004658:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800465c:	81a3      	strh	r3, [r4, #12]
 800465e:	9b00      	ldr	r3, [sp, #0]
 8004660:	6163      	str	r3, [r4, #20]
 8004662:	9b01      	ldr	r3, [sp, #4]
 8004664:	6120      	str	r0, [r4, #16]
 8004666:	b15b      	cbz	r3, 8004680 <__smakebuf_r+0x70>
 8004668:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800466c:	4630      	mov	r0, r6
 800466e:	f000 f81d 	bl	80046ac <_isatty_r>
 8004672:	b128      	cbz	r0, 8004680 <__smakebuf_r+0x70>
 8004674:	89a3      	ldrh	r3, [r4, #12]
 8004676:	f023 0303 	bic.w	r3, r3, #3
 800467a:	f043 0301 	orr.w	r3, r3, #1
 800467e:	81a3      	strh	r3, [r4, #12]
 8004680:	89a3      	ldrh	r3, [r4, #12]
 8004682:	431d      	orrs	r5, r3
 8004684:	81a5      	strh	r5, [r4, #12]
 8004686:	e7cf      	b.n	8004628 <__smakebuf_r+0x18>

08004688 <_fstat_r>:
 8004688:	b538      	push	{r3, r4, r5, lr}
 800468a:	4d07      	ldr	r5, [pc, #28]	; (80046a8 <_fstat_r+0x20>)
 800468c:	2300      	movs	r3, #0
 800468e:	4604      	mov	r4, r0
 8004690:	4608      	mov	r0, r1
 8004692:	4611      	mov	r1, r2
 8004694:	602b      	str	r3, [r5, #0]
 8004696:	f7fc fd86 	bl	80011a6 <_fstat>
 800469a:	1c43      	adds	r3, r0, #1
 800469c:	d102      	bne.n	80046a4 <_fstat_r+0x1c>
 800469e:	682b      	ldr	r3, [r5, #0]
 80046a0:	b103      	cbz	r3, 80046a4 <_fstat_r+0x1c>
 80046a2:	6023      	str	r3, [r4, #0]
 80046a4:	bd38      	pop	{r3, r4, r5, pc}
 80046a6:	bf00      	nop
 80046a8:	2000049c 	.word	0x2000049c

080046ac <_isatty_r>:
 80046ac:	b538      	push	{r3, r4, r5, lr}
 80046ae:	4d06      	ldr	r5, [pc, #24]	; (80046c8 <_isatty_r+0x1c>)
 80046b0:	2300      	movs	r3, #0
 80046b2:	4604      	mov	r4, r0
 80046b4:	4608      	mov	r0, r1
 80046b6:	602b      	str	r3, [r5, #0]
 80046b8:	f7fc fd85 	bl	80011c6 <_isatty>
 80046bc:	1c43      	adds	r3, r0, #1
 80046be:	d102      	bne.n	80046c6 <_isatty_r+0x1a>
 80046c0:	682b      	ldr	r3, [r5, #0]
 80046c2:	b103      	cbz	r3, 80046c6 <_isatty_r+0x1a>
 80046c4:	6023      	str	r3, [r4, #0]
 80046c6:	bd38      	pop	{r3, r4, r5, pc}
 80046c8:	2000049c 	.word	0x2000049c

080046cc <_sbrk_r>:
 80046cc:	b538      	push	{r3, r4, r5, lr}
 80046ce:	4d06      	ldr	r5, [pc, #24]	; (80046e8 <_sbrk_r+0x1c>)
 80046d0:	2300      	movs	r3, #0
 80046d2:	4604      	mov	r4, r0
 80046d4:	4608      	mov	r0, r1
 80046d6:	602b      	str	r3, [r5, #0]
 80046d8:	f7fc fd8e 	bl	80011f8 <_sbrk>
 80046dc:	1c43      	adds	r3, r0, #1
 80046de:	d102      	bne.n	80046e6 <_sbrk_r+0x1a>
 80046e0:	682b      	ldr	r3, [r5, #0]
 80046e2:	b103      	cbz	r3, 80046e6 <_sbrk_r+0x1a>
 80046e4:	6023      	str	r3, [r4, #0]
 80046e6:	bd38      	pop	{r3, r4, r5, pc}
 80046e8:	2000049c 	.word	0x2000049c

080046ec <_init>:
 80046ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046ee:	bf00      	nop
 80046f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046f2:	bc08      	pop	{r3}
 80046f4:	469e      	mov	lr, r3
 80046f6:	4770      	bx	lr

080046f8 <_fini>:
 80046f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046fa:	bf00      	nop
 80046fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046fe:	bc08      	pop	{r3}
 8004700:	469e      	mov	lr, r3
 8004702:	4770      	bx	lr
