###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       181862   # Number of WRITE/WRITEP commands
num_reads_done                 =      1858844   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1447922   # Number of read row buffer hits
num_read_cmds                  =      1858835   # Number of READ/READP commands
num_writes_done                =       181899   # Number of read requests issued
num_write_row_hits             =       126860   # Number of write row buffer hits
num_act_cmds                   =       469652   # Number of ACT commands
num_pre_cmds                   =       469622   # Number of PRE commands
num_ondemand_pres              =       442381   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641671   # Cyles of rank active rank.0
rank_active_cycles.1           =      9555685   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358329   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       444315   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1912086   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        56564   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        17666   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11686   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9643   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6923   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4737   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3545   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2578   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13333   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =           48   # Write cmd latency (cycles)
write_latency[40-59]           =           66   # Write cmd latency (cycles)
write_latency[60-79]           =          143   # Write cmd latency (cycles)
write_latency[80-99]           =          249   # Write cmd latency (cycles)
write_latency[100-119]         =          405   # Write cmd latency (cycles)
write_latency[120-139]         =          510   # Write cmd latency (cycles)
write_latency[140-159]         =          695   # Write cmd latency (cycles)
write_latency[160-179]         =          935   # Write cmd latency (cycles)
write_latency[180-199]         =         1078   # Write cmd latency (cycles)
write_latency[200-]            =       177720   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       371688   # Read request latency (cycles)
read_latency[40-59]            =       160140   # Read request latency (cycles)
read_latency[60-79]            =       182404   # Read request latency (cycles)
read_latency[80-99]            =       119233   # Read request latency (cycles)
read_latency[100-119]          =        99219   # Read request latency (cycles)
read_latency[120-139]          =        87722   # Read request latency (cycles)
read_latency[140-159]          =        71576   # Read request latency (cycles)
read_latency[160-179]          =        61602   # Read request latency (cycles)
read_latency[180-199]          =        53545   # Read request latency (cycles)
read_latency[200-]             =       651703   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.07855e+08   # Write energy
read_energy                    =  7.49482e+09   # Read energy
act_energy                     =  1.28497e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71998e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.13271e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0164e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96275e+09   # Active standby energy rank.1
average_read_latency           =      269.334   # Average read request latency (cycles)
average_interarrival           =          4.9   # Average request interarrival latency (cycles)
total_energy                   =  2.27567e+10   # Total energy (pJ)
average_power                  =      2275.67   # Average power (mW)
average_bandwidth              =      17.4143   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       186435   # Number of WRITE/WRITEP commands
num_reads_done                 =      1961760   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1588424   # Number of read row buffer hits
num_read_cmds                  =      1961754   # Number of READ/READP commands
num_writes_done                =       186443   # Number of read requests issued
num_write_row_hits             =       127014   # Number of write row buffer hits
num_act_cmds                   =       436819   # Number of ACT commands
num_pre_cmds                   =       436791   # Number of PRE commands
num_ondemand_pres              =       408755   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9615824   # Cyles of rank active rank.0
rank_active_cycles.1           =      9586378   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       384176   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       413622   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2022537   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        56426   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16749   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11142   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9628   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6532   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4479   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3434   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2500   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1877   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        12910   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =           23   # Write cmd latency (cycles)
write_latency[40-59]           =           41   # Write cmd latency (cycles)
write_latency[60-79]           =           73   # Write cmd latency (cycles)
write_latency[80-99]           =          149   # Write cmd latency (cycles)
write_latency[100-119]         =          267   # Write cmd latency (cycles)
write_latency[120-139]         =          385   # Write cmd latency (cycles)
write_latency[140-159]         =          532   # Write cmd latency (cycles)
write_latency[160-179]         =          717   # Write cmd latency (cycles)
write_latency[180-199]         =          872   # Write cmd latency (cycles)
write_latency[200-]            =       183368   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       354300   # Read request latency (cycles)
read_latency[40-59]            =       157791   # Read request latency (cycles)
read_latency[60-79]            =       167154   # Read request latency (cycles)
read_latency[80-99]            =       115793   # Read request latency (cycles)
read_latency[100-119]          =        97693   # Read request latency (cycles)
read_latency[120-139]          =        89365   # Read request latency (cycles)
read_latency[140-159]          =        74353   # Read request latency (cycles)
read_latency[160-179]          =        63914   # Read request latency (cycles)
read_latency[180-199]          =        56481   # Read request latency (cycles)
read_latency[200-]             =       784908   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.30684e+08   # Write energy
read_energy                    =  7.90979e+09   # Read energy
act_energy                     =  1.19514e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.84404e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.98539e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00027e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9819e+09   # Active standby energy rank.1
average_read_latency           =      309.515   # Average read request latency (cycles)
average_interarrival           =      4.65501   # Average request interarrival latency (cycles)
total_energy                   =  2.31054e+10   # Total energy (pJ)
average_power                  =      2310.54   # Average power (mW)
average_bandwidth              =      18.3313   # Average bandwidth
