# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Final.srcs/sources_1/new/CLA_32bit.v" \
"../../../../Final.srcs/sources_1/new/CSA_MUX_512bit.v" \
"../../../../Final.srcs/sources_1/new/mp_adder.v" \
"../../../../Final.srcs/sources_1/new/mux2to1.v" \
"../../../../Final.srcs/sim_1/new/mp_adder_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
