// Seed: 4123038621
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  input id_1;
  reg id_3;
  always @(posedge 1 or posedge id_3) if (1) id_3 <= 1;
  logic id_4;
endmodule
