--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Aug 14 20:57:41 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     kalman_fsm
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            1512 items scored, 590 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.997ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_omega/estado_atual_i1  (from clk_c +)
   Destination:    FD1P3AX    D              \u_omega/regA__i17  (to clk_c +)

   Delay:                   6.172ns  (24.9% logic, 75.1% route), 11 logic levels.

 Constraint Details:

      6.172ns data_path \u_omega/estado_atual_i1 to \u_omega/regA__i17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.997ns

 Path Details: \u_omega/estado_atual_i1 to \u_omega/regA__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \u_omega/estado_atual_i1 (from clk_c)
Route        42   e 1.867                                  estado_atual[1]
LUT4        ---     0.166              B to Z              \u_omega/i1505_3_lut
Route        17   e 1.586                                  n9778
A1_TO_FCO   ---     0.329           B[2] to COUT           add_1683_3
Route         1   e 0.020                                  n9997
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_5
Route         1   e 0.020                                  n9998
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_7
Route         1   e 0.020                                  n9999
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_9
Route         1   e 0.020                                  n10000
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_11
Route         1   e 0.020                                  n10001
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_13
Route         1   e 0.020                                  n10002
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_15
Route         1   e 0.020                                  n10003
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_17
Route         1   e 0.020                                  n10004
FCI_TO_F    ---     0.322            CIN to S[2]           add_1683_19
Route         1   e 1.020                                  n40
                  --------
                    6.172  (24.9% logic, 75.1% route), 11 logic levels.


Error:  The following path violates requirements by 0.997ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_omega/estado_atual_i1  (from clk_c +)
   Destination:    FD1P3AX    D              \u_omega/regA__i17  (to clk_c +)

   Delay:                   6.172ns  (24.9% logic, 75.1% route), 11 logic levels.

 Constraint Details:

      6.172ns data_path \u_omega/estado_atual_i1 to \u_omega/regA__i17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.997ns

 Path Details: \u_omega/estado_atual_i1 to \u_omega/regA__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \u_omega/estado_atual_i1 (from clk_c)
Route        42   e 1.867                                  estado_atual[1]
LUT4        ---     0.166              B to Z              \u_omega/i1505_3_lut
Route        17   e 1.586                                  n9778
A1_TO_FCO   ---     0.329           B[2] to COUT           add_1683_3
Route         1   e 0.020                                  n9997
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_5
Route         1   e 0.020                                  n9998
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_7
Route         1   e 0.020                                  n9999
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_9
Route         1   e 0.020                                  n10000
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_11
Route         1   e 0.020                                  n10001
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_13
Route         1   e 0.020                                  n10002
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_15
Route         1   e 0.020                                  n10003
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_17
Route         1   e 0.020                                  n10004
FCI_TO_F    ---     0.322            CIN to S[2]           add_1683_19
Route         1   e 1.020                                  n40
                  --------
                    6.172  (24.9% logic, 75.1% route), 11 logic levels.


Error:  The following path violates requirements by 0.955ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u_omega/estado_atual_i2  (from clk_c +)
   Destination:    FD1P3AX    D              \u_omega/regA__i17  (to clk_c +)

   Delay:                   6.130ns  (25.1% logic, 74.9% route), 11 logic levels.

 Constraint Details:

      6.130ns data_path \u_omega/estado_atual_i2 to \u_omega/regA__i17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.955ns

 Path Details: \u_omega/estado_atual_i2 to \u_omega/regA__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \u_omega/estado_atual_i2 (from clk_c)
Route        34   e 1.825                                  ready_N_1739
LUT4        ---     0.166              A to Z              \u_omega/i1505_3_lut
Route        17   e 1.586                                  n9778
A1_TO_FCO   ---     0.329           B[2] to COUT           add_1683_3
Route         1   e 0.020                                  n9997
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_5
Route         1   e 0.020                                  n9998
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_7
Route         1   e 0.020                                  n9999
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_9
Route         1   e 0.020                                  n10000
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_11
Route         1   e 0.020                                  n10001
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_13
Route         1   e 0.020                                  n10002
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_15
Route         1   e 0.020                                  n10003
FCI_TO_FCO  ---     0.051            CIN to COUT           add_1683_17
Route         1   e 0.020                                  n10004
FCI_TO_F    ---     0.322            CIN to S[2]           add_1683_19
Route         1   e 1.020                                  n40
                  --------
                    6.130  (25.1% logic, 74.9% route), 11 logic levels.

Warning: 5.997 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     5.997 ns|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n9778                                   |      17|     384|     65.08%
                                        |        |        |
n10000                                  |       1|     353|     59.83%
                                        |        |        |
n10001                                  |       1|     341|     57.80%
                                        |        |        |
n9999                                   |       1|     325|     55.08%
                                        |        |        |
n10002                                  |       1|     289|     48.98%
                                        |        |        |
n9998                                   |       1|     257|     43.56%
                                        |        |        |
estado_atual[1]                         |      42|     241|     40.85%
                                        |        |        |
ready_N_1739                            |      34|     200|     33.90%
                                        |        |        |
n10003                                  |       1|     199|     33.73%
                                        |        |        |
n9997                                   |       1|     153|     25.93%
                                        |        |        |
estado_atual[0]                         |      18|     128|     21.69%
                                        |        |        |
n40                                     |       1|      75|     12.71%
                                        |        |        |
n10004                                  |       1|      75|     12.71%
                                        |        |        |
n43                                     |       1|      65|     11.02%
                                        |        |        |
n46                                     |       1|      65|     11.02%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 590  Score: 262640

Constraints cover  2006 paths, 235 nets, and 604 connections (93.5% coverage)


Peak memory: 135843840 bytes, TRCE: 28672 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
