Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Aug  4 02:22:08 2019
| Host         : travis-job-35b0603f-e785-413d-86c6-8009a54a15c3 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.019        0.000                      0                15016        0.034        0.000                      0                15012        0.264        0.000                       0                  5058  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.928        0.000                      0                   13        0.303        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.061        0.000                      0                  428        0.089        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.630        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                       0.019        0.000                      0                14345        0.034        0.000                      0                14345        3.750        0.000                       0                  4699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.641        0.000                      0                    1                                                                        
                   eth_rx_clk               2.462        0.000                      0                    1                                                                        
                   eth_tx_clk               2.316        0.000                      0                    1                                                                        
                   sys_clk                  2.330        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.620     6.208    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.555    netsoc_reset_counter[0]
    SLICE_X64Y62         LUT4 (Prop_lut4_I1_O)        0.124     7.679 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.058    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.502    10.857    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y62         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.620     6.208    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.555    netsoc_reset_counter[0]
    SLICE_X64Y62         LUT4 (Prop_lut4_I1_O)        0.124     7.679 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.058    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.502    10.857    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y62         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.620     6.208    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.555    netsoc_reset_counter[0]
    SLICE_X64Y62         LUT4 (Prop_lut4_I1_O)        0.124     7.679 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.058    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.502    10.857    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y62         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.620     6.208    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.555    netsoc_reset_counter[0]
    SLICE_X64Y62         LUT4 (Prop_lut4_I1_O)        0.124     7.679 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.058    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.502    10.857    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y62         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.642ns (34.608%)  route 1.213ns (65.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.620     6.208    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.815     7.541    netsoc_reset_counter[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.665 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.063    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.502    10.857    clk200_clk
    SLICE_X65Y62         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.329    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)       -0.067    11.066    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.066    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.207ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.619     6.207    clk200_clk
    SLICE_X64Y63         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.478     6.685 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.178    clk200_rst
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.502    10.857    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.326    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.695    10.435    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.207ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.619     6.207    clk200_clk
    SLICE_X64Y63         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.478     6.685 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.178    clk200_rst
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.502    10.857    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.326    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.695    10.435    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.207ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.619     6.207    clk200_clk
    SLICE_X64Y63         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.478     6.685 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.178    clk200_rst
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.502    10.857    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.326    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.695    10.435    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.207ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.619     6.207    clk200_clk
    SLICE_X64Y63         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.478     6.685 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.178    clk200_rst
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.502    10.857    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.326    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.695    10.435    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.399%)  route 1.030ns (61.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.620     6.208    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.518     6.726 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.030     7.756    netsoc_reset_counter[0]
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.880 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.880    netsoc_reset_counter0[0]
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.502    10.857    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y62         FDSE (Setup_fdse_C_D)        0.077    11.232    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  3.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.351%)  route 0.185ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.588     1.868    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.148     2.016 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.201    netsoc_reset_counter[1]
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.101     2.302 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.302    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.858     2.417    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.868    
    SLICE_X64Y62         FDSE (Hold_fdse_C_D)         0.131     1.999    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.828%)  route 0.189ns (43.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.588     1.868    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.148     2.016 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.205    netsoc_reset_counter[1]
    SLICE_X64Y62         LUT4 (Prop_lut4_I2_O)        0.101     2.306 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.306    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.858     2.417    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.868    
    SLICE_X64Y62         FDSE (Hold_fdse_C_D)         0.131     1.999    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.530%)  route 0.189ns (43.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.588     1.868    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.148     2.016 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.205    netsoc_reset_counter[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I0_O)        0.098     2.303 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.303    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.858     2.417    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.868    
    SLICE_X64Y62         FDSE (Hold_fdse_C_D)         0.121     1.989    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y63         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.202    clk200_rst
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.858     2.417    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.883    
    SLICE_X64Y62         FDSE (Hold_fdse_C_S)        -0.044     1.839    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y63         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.202    clk200_rst
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.858     2.417    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.883    
    SLICE_X64Y62         FDSE (Hold_fdse_C_S)        -0.044     1.839    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y63         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.202    clk200_rst
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.858     2.417    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.883    
    SLICE_X64Y62         FDSE (Hold_fdse_C_S)        -0.044     1.839    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y63         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.202    clk200_rst
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.858     2.417    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.883    
    SLICE_X64Y62         FDSE (Hold_fdse_C_S)        -0.044     1.839    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.247ns (49.570%)  route 0.251ns (50.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.588     1.868    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.148     2.016 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.138    netsoc_reset_counter[3]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.099     2.237 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.129     2.366    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.858     2.417    clk200_clk
    SLICE_X65Y62         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.536     1.881    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.070     1.951    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.227%)  route 0.368ns (63.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.588     1.868    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.164     2.032 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.368     2.400    netsoc_reset_counter[0]
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.445 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.445    netsoc_reset_counter0[0]
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.858     2.417    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.868    
    SLICE_X64Y62         FDSE (Hold_fdse_C_D)         0.120     1.988    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.588     1.868    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.148     2.016 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.129    netsoc_reset_counter[3]
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.344    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.858     2.417    clk200_clk
    SLICE_X64Y62         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.868    
    SLICE_X64Y62         FDSE (Hold_fdse_C_CE)       -0.016     1.852    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y63     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y63     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y62     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y62     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y62     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y62     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y63     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y63     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y63     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y63     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y62     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y62     netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y62     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y62     netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y29    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y8     OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.747ns (25.757%)  route 5.036ns (74.243%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 9.441 - 8.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.557     1.557    eth_rx_clk
    SLICE_X30Y16         FDRE                                         r  ethphy_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethphy_source_payload_data_reg[1]/Q
                         net (fo=9, routed)           1.297     3.333    ethphy_source_payload_data_reg_n_0_[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.323     3.656 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=9, routed)           0.385     4.041    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I5_O)        0.326     4.367 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.640     5.006    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I2_O)        0.124     5.130 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.428     5.558    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.682 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.495     6.177    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.301 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.573     6.874    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.998 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.424     7.422    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.794     8.340    ethmac_crc32_checker_source_source_payload_error
    SLICE_X38Y12         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.441     9.441    eth_rx_clk
    SLICE_X38Y12         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.008     9.449    
                         clock uncertainty           -0.035     9.414    
    SLICE_X38Y12         FDRE (Setup_fdre_C_D)       -0.013     9.401    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 1.747ns (26.304%)  route 4.895ns (73.696%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 9.440 - 8.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.557     1.557    eth_rx_clk
    SLICE_X30Y16         FDRE                                         r  ethphy_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethphy_source_payload_data_reg[1]/Q
                         net (fo=9, routed)           1.297     3.333    ethphy_source_payload_data_reg_n_0_[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.323     3.656 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=9, routed)           0.385     4.041    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I5_O)        0.326     4.367 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.640     5.006    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I2_O)        0.124     5.130 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.428     5.558    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.682 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.495     6.177    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.301 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.573     6.874    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.998 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.424     7.422    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.653     8.199    ethmac_crc32_checker_source_source_payload_error
    SLICE_X39Y13         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.440     9.440    eth_rx_clk
    SLICE_X39Y13         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.008     9.448    
                         clock uncertainty           -0.035     9.413    
    SLICE_X39Y13         FDRE (Setup_fdre_C_D)       -0.040     9.373    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.373    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 1.747ns (26.320%)  route 4.891ns (73.680%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 9.441 - 8.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.557     1.557    eth_rx_clk
    SLICE_X30Y16         FDRE                                         r  ethphy_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethphy_source_payload_data_reg[1]/Q
                         net (fo=9, routed)           1.297     3.333    ethphy_source_payload_data_reg_n_0_[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.323     3.656 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=9, routed)           0.385     4.041    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I5_O)        0.326     4.367 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.640     5.006    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I2_O)        0.124     5.130 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.428     5.558    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.682 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.495     6.177    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.301 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.573     6.874    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.998 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.424     7.422    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.649     8.195    ethmac_crc32_checker_source_source_payload_error
    SLICE_X36Y12         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.441     9.441    eth_rx_clk
    SLICE_X36Y12         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.008     9.449    
                         clock uncertainty           -0.035     9.414    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)       -0.040     9.374    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.374    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 1.747ns (26.360%)  route 4.880ns (73.640%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 9.440 - 8.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.557     1.557    eth_rx_clk
    SLICE_X30Y16         FDRE                                         r  ethphy_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethphy_source_payload_data_reg[1]/Q
                         net (fo=9, routed)           1.297     3.333    ethphy_source_payload_data_reg_n_0_[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.323     3.656 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=9, routed)           0.385     4.041    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I5_O)        0.326     4.367 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.640     5.006    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I2_O)        0.124     5.130 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.428     5.558    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.682 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.495     6.177    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.301 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.573     6.874    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.998 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.424     7.422    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.639     8.185    ethmac_crc32_checker_source_source_payload_error
    SLICE_X38Y13         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.440     9.440    eth_rx_clk
    SLICE_X38Y13         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.008     9.448    
                         clock uncertainty           -0.035     9.413    
    SLICE_X38Y13         FDRE (Setup_fdre_C_D)       -0.016     9.397    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 1.871ns (28.474%)  route 4.700ns (71.526%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.557     1.557    eth_rx_clk
    SLICE_X30Y16         FDRE                                         r  ethphy_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethphy_source_payload_data_reg[1]/Q
                         net (fo=9, routed)           1.297     3.333    ethphy_source_payload_data_reg_n_0_[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.323     3.656 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=9, routed)           0.385     4.041    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I5_O)        0.326     4.367 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.640     5.006    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I2_O)        0.124     5.130 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.428     5.558    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.682 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.495     6.177    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.301 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.573     6.874    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.998 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.424     7.422    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.458     8.004    ethmac_crc32_checker_source_source_payload_error
    SLICE_X36Y15         LUT3 (Prop_lut3_I1_O)        0.124     8.128 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.128    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.439     9.439    eth_rx_clk
    SLICE_X36Y15         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.008     9.447    
                         clock uncertainty           -0.035     9.412    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)        0.029     9.441    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.534ns (31.524%)  route 3.332ns (68.476%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.803     2.783    xilinxmultiregimpl7_regs1[2]
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.299     3.082 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.291     3.374    storage_12_reg_i_11_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.322     3.820    storage_12_reg_i_8_n_0
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.944 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.500     4.444    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X30Y13         LUT2 (Prop_lut2_I0_O)        0.116     4.560 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.322     4.882    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.328     5.210 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.458     5.668    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.792 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.636     6.427    storage_10_reg_0_7_6_7/WE
    SLICE_X34Y14         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.439     9.439    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y14         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.080     9.519    
                         clock uncertainty           -0.035     9.484    
    SLICE_X34Y14         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.951    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.534ns (31.524%)  route 3.332ns (68.476%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.803     2.783    xilinxmultiregimpl7_regs1[2]
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.299     3.082 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.291     3.374    storage_12_reg_i_11_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.322     3.820    storage_12_reg_i_8_n_0
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.944 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.500     4.444    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X30Y13         LUT2 (Prop_lut2_I0_O)        0.116     4.560 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.322     4.882    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.328     5.210 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.458     5.668    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.792 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.636     6.427    storage_10_reg_0_7_6_7/WE
    SLICE_X34Y14         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.439     9.439    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y14         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.080     9.519    
                         clock uncertainty           -0.035     9.484    
    SLICE_X34Y14         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.951    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.534ns (31.524%)  route 3.332ns (68.476%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.803     2.783    xilinxmultiregimpl7_regs1[2]
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.299     3.082 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.291     3.374    storage_12_reg_i_11_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.322     3.820    storage_12_reg_i_8_n_0
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.944 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.500     4.444    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X30Y13         LUT2 (Prop_lut2_I0_O)        0.116     4.560 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.322     4.882    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.328     5.210 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.458     5.668    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.792 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.636     6.427    storage_10_reg_0_7_6_7/WE
    SLICE_X34Y14         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.439     9.439    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y14         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.080     9.519    
                         clock uncertainty           -0.035     9.484    
    SLICE_X34Y14         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.951    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.534ns (31.524%)  route 3.332ns (68.476%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.803     2.783    xilinxmultiregimpl7_regs1[2]
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.299     3.082 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.291     3.374    storage_12_reg_i_11_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.322     3.820    storage_12_reg_i_8_n_0
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.944 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.500     4.444    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X30Y13         LUT2 (Prop_lut2_I0_O)        0.116     4.560 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.322     4.882    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.328     5.210 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.458     5.668    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.792 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.636     6.427    storage_10_reg_0_7_6_7/WE
    SLICE_X34Y14         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.439     9.439    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y14         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.080     9.519    
                         clock uncertainty           -0.035     9.484    
    SLICE_X34Y14         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.951    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.534ns (31.524%)  route 3.332ns (68.476%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[2]/Q
                         net (fo=1, routed)           0.803     2.783    xilinxmultiregimpl7_regs1[2]
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.299     3.082 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.291     3.374    storage_12_reg_i_11_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.322     3.820    storage_12_reg_i_8_n_0
    SLICE_X31Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.944 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.500     4.444    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X30Y13         LUT2 (Prop_lut2_I0_O)        0.116     4.560 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.322     4.882    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.328     5.210 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.458     5.668    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y14         LUT4 (Prop_lut4_I3_O)        0.124     5.792 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.636     6.427    storage_10_reg_0_7_6_7/WE
    SLICE_X34Y14         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.439     9.439    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y14         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.080     9.519    
                         clock uncertainty           -0.035     9.484    
    SLICE_X34Y14         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.951    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  2.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.097%)  route 0.236ns (55.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.559     0.559    eth_rx_clk
    SLICE_X32Y13         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDSE (Prop_fdse_C_Q)         0.141     0.700 r  ethmac_crc32_checker_crc_reg_reg[2]/Q
                         net (fo=1, routed)           0.054     0.754    ethmac_crc32_checker_crc_reg_reg_n_0_[2]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.799 r  ethmac_crc32_checker_crc_reg[10]_i_1/O
                         net (fo=2, routed)           0.182     0.980    ethmac_crc32_checker_crc_next_reg[10]
    SLICE_X37Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.827     0.827    eth_rx_clk
    SLICE_X37Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[10]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X37Y14         FDSE (Hold_fdse_C_D)         0.070     0.892    ethmac_crc32_checker_crc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.148ns (34.820%)  route 0.277ns (65.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.559     0.559    eth_rx_clk
    SLICE_X38Y13         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.148     0.707 r  ethmac_rx_converter_converter_source_payload_data_reg[19]/Q
                         net (fo=1, routed)           0.277     0.984    ethmac_rx_converter_converter_source_payload_data[19]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.876     0.876    eth_rx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.642    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.243     0.885    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.058%)  route 0.332ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X38Y12         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  ethmac_rx_converter_converter_source_payload_data_reg[4]/Q
                         net (fo=1, routed)           0.332     1.056    ethmac_rx_converter_converter_source_payload_data[4]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.876     0.876    eth_rx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.642    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.296     0.938    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.034%)  route 0.332ns (66.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X38Y12         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  ethmac_rx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=1, routed)           0.332     1.056    ethmac_rx_converter_converter_source_payload_data[3]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.876     0.876    eth_rx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.642    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.296     0.938    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.336%)  route 0.357ns (71.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X36Y12         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_rx_converter_converter_source_payload_data_reg[24]/Q
                         net (fo=1, routed)           0.357     1.057    ethmac_rx_converter_converter_source_payload_data[24]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.876     0.876    eth_rx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.642    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.296     0.938    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.561     0.561    eth_rx_clk
    SLICE_X31Y11         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  xilinxmultiregimpl7_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.757    xilinxmultiregimpl7_regs0[3]
    SLICE_X31Y11         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.830     0.830    eth_rx_clk
    SLICE_X31Y11         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.076     0.637    xilinxmultiregimpl7_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.561     0.561    eth_rx_clk
    SLICE_X31Y11         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.757    xilinxmultiregimpl7_regs0[0]
    SLICE_X31Y11         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.830     0.830    eth_rx_clk
    SLICE_X31Y11         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.075     0.636    xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  xilinxmultiregimpl7_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.756    xilinxmultiregimpl7_regs0[2]
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.828     0.828    eth_rx_clk
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X31Y12         FDRE (Hold_fdre_C_D)         0.075     0.635    xilinxmultiregimpl7_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X29Y12         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.756    xilinxmultiregimpl7_regs0[5]
    SLICE_X29Y12         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    eth_rx_clk
    SLICE_X29Y12         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.075     0.635    xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.561     0.561    eth_rx_clk
    SLICE_X31Y11         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  xilinxmultiregimpl7_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.757    xilinxmultiregimpl7_regs0[1]
    SLICE_X31Y11         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.830     0.830    eth_rx_clk
    SLICE_X31Y11         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.071     0.632    xilinxmultiregimpl7_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y2     storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y23    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y15    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y25    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y17    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y27    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X33Y16    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X33Y16    FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X35Y13    ethmac_crc32_checker_crc_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y13    storage_10_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y28    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.906ns (28.227%)  route 4.846ns (71.773%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.564     1.564    eth_tx_clk
    SLICE_X9Y14          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.798     2.782    ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.299     3.081 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.286     3.367    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.491 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.421     3.912    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.036 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.516     4.552    ethmac_padding_inserter_source_valid
    SLICE_X7Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.676 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.121    ethmac_crc32_inserter_source_valid
    SLICE_X7Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.245 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.318     5.563    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     5.687 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.531     6.218    ethmac_tx_converter_converter_mux0
    SLICE_X8Y13          LUT3 (Prop_lut3_I2_O)        0.116     6.334 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.491     6.825    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.328     7.153 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.446     7.599    storage_11_reg_i_46_n_0
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124     7.723 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.594     8.317    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 3.022ns (48.598%)  route 3.196ns (51.402%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.607     1.607    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.061 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.203     5.264    ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.889     6.276    ODDR_2_i_9_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.118     6.394 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.434     6.828    ODDR_2_i_7_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.326     7.154 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.671     7.825    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D2)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 3.022ns (48.829%)  route 3.167ns (51.171%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.607     1.607    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.061 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.172     5.233    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124     5.357 r  ODDR_4_i_8/O
                         net (fo=2, routed)           1.007     6.364    ODDR_4_i_8_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.116     6.480 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.469     6.949    ODDR_4_i_6_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.328     7.277 r  ODDR_4_i_2/O
                         net (fo=1, routed)           0.519     7.796    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.527     9.527    eth_tx_clk
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.069     9.538    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D2)      -0.834     8.704    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.410ns  (logic 1.782ns (27.801%)  route 4.628ns (72.199%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.564     1.564    eth_tx_clk
    SLICE_X9Y14          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.798     2.782    ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.299     3.081 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.286     3.367    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.491 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.421     3.912    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.036 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.516     4.552    ethmac_padding_inserter_source_valid
    SLICE_X7Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.676 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.121    ethmac_crc32_inserter_source_valid
    SLICE_X7Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.245 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.318     5.563    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     5.687 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.531     6.218    ethmac_tx_converter_converter_mux0
    SLICE_X8Y13          LUT3 (Prop_lut3_I2_O)        0.116     6.334 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.574     6.908    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.328     7.236 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.739     7.974    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.782ns (27.987%)  route 4.585ns (72.013%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.564     1.564    eth_tx_clk
    SLICE_X9Y14          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.798     2.782    ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.299     3.081 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.286     3.367    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.491 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.421     3.912    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.036 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.516     4.552    ethmac_padding_inserter_source_valid
    SLICE_X7Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.676 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.121    ethmac_crc32_inserter_source_valid
    SLICE_X7Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.245 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.318     5.563    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     5.687 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.531     6.218    ethmac_tx_converter_converter_mux0
    SLICE_X8Y13          LUT3 (Prop_lut3_I2_O)        0.116     6.334 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.685     7.019    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y11          LUT3 (Prop_lut3_I1_O)        0.328     7.347 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.585     7.932    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.906ns (28.285%)  route 4.832ns (71.715%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 9.446 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.564     1.564    eth_tx_clk
    SLICE_X9Y14          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.798     2.782    ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.299     3.081 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.286     3.367    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.491 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.421     3.912    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.036 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.516     4.552    ethmac_padding_inserter_source_valid
    SLICE_X7Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.676 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.121    ethmac_crc32_inserter_source_valid
    SLICE_X7Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.245 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.318     5.563    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     5.687 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.531     6.218    ethmac_tx_converter_converter_mux0
    SLICE_X8Y13          LUT3 (Prop_lut3_I2_O)        0.116     6.334 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.491     6.825    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.328     7.153 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.446     7.599    storage_11_reg_i_46_n_0
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124     7.723 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.580     8.303    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X9Y12          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.446     9.446    eth_tx_clk
    SLICE_X9Y12          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.094     9.540    
                         clock uncertainty           -0.069     9.471    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)       -0.081     9.390    ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                          9.390    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 1.900ns (29.223%)  route 4.602ns (70.777%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 9.445 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.564     1.564    eth_tx_clk
    SLICE_X9Y14          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.798     2.782    ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.299     3.081 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.286     3.367    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.491 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.421     3.912    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.036 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.516     4.552    ethmac_padding_inserter_source_valid
    SLICE_X7Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.676 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.121    ethmac_crc32_inserter_source_valid
    SLICE_X7Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.245 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.318     5.563    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     5.687 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.531     6.218    ethmac_tx_converter_converter_mux0
    SLICE_X8Y13          LUT3 (Prop_lut3_I2_O)        0.116     6.334 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.491     6.825    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.328     7.153 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.413     7.566    storage_11_reg_i_46_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I0_O)        0.118     7.684 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.382     8.066    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X9Y13          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.445     9.445    eth_tx_clk
    SLICE_X9Y13          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.094     9.539    
                         clock uncertainty           -0.069     9.470    
    SLICE_X9Y13          FDRE (Setup_fdre_C_D)       -0.310     9.160    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 3.022ns (50.578%)  route 2.953ns (49.422%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.607     1.607    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.061 r  storage_11_reg/DOADO[8]
                         net (fo=1, routed)           1.165     5.226    ethmac_tx_converter_converter_sink_payload_data_reg[10]
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.350 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.859     6.209    ODDR_2_i_8_n_0
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.118     6.327 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.354     6.681    ODDR_2_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.326     7.007 r  ODDR_2_i_1/O
                         net (fo=1, routed)           0.575     7.582    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D1)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 1.906ns (28.685%)  route 4.739ns (71.315%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 9.445 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.564     1.564    eth_tx_clk
    SLICE_X9Y14          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.798     2.782    ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.299     3.081 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.286     3.367    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.491 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.421     3.912    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.036 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.516     4.552    ethmac_padding_inserter_source_valid
    SLICE_X7Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.676 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.121    ethmac_crc32_inserter_source_valid
    SLICE_X7Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.245 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.318     5.563    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     5.687 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.531     6.218    ethmac_tx_converter_converter_mux0
    SLICE_X8Y13          LUT3 (Prop_lut3_I2_O)        0.116     6.334 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.491     6.825    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.328     7.153 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.413     7.566    storage_11_reg_i_46_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I2_O)        0.124     7.690 r  ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.519     8.209    ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X9Y13          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.445     9.445    eth_tx_clk
    SLICE_X9Y13          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.094     9.539    
                         clock uncertainty           -0.069     9.470    
    SLICE_X9Y13          FDRE (Setup_fdre_C_D)       -0.061     9.409    ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.782ns (29.044%)  route 4.354ns (70.956%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.564     1.564    eth_tx_clk
    SLICE_X9Y14          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.798     2.782    ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.299     3.081 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.286     3.367    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.491 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.421     3.912    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.036 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.516     4.552    ethmac_padding_inserter_source_valid
    SLICE_X7Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.676 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.445     5.121    ethmac_crc32_inserter_source_valid
    SLICE_X7Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.245 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.318     5.563    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     5.687 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.531     6.218    ethmac_tx_converter_converter_mux0
    SLICE_X8Y13          LUT3 (Prop_lut3_I2_O)        0.116     6.334 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.569     6.903    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.328     7.231 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.469     7.700    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  1.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.561     0.561    eth_tx_clk
    SLICE_X9Y16          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.757    xilinxmultiregimpl4_regs0[3]
    SLICE_X9Y16          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.829     0.829    eth_tx_clk
    SLICE_X9Y16          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.076     0.637    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.561     0.561    eth_tx_clk
    SLICE_X9Y16          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.757    xilinxmultiregimpl4_regs0[1]
    SLICE_X9Y16          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.829     0.829    eth_tx_clk
    SLICE_X9Y16          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.075     0.636    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X9Y15          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl4_regs0[5]
    SLICE_X9Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.830     0.830    eth_tx_clk
    SLICE_X9Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.075     0.637    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.561     0.561    eth_tx_clk
    SLICE_X9Y16          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.757    xilinxmultiregimpl4_regs0[2]
    SLICE_X9Y16          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.829     0.829    eth_tx_clk
    SLICE_X9Y16          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.071     0.632    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl4_regs0[0]
    SLICE_X8Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.830     0.830    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.060     0.622    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.561     0.561    eth_tx_clk
    SLICE_X8Y16          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.780    xilinxmultiregimpl4_regs0[4]
    SLICE_X8Y16          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.829     0.829    eth_tx_clk
    SLICE_X8Y16          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.060     0.621    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl4_regs0[6]
    SLICE_X8Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.830     0.830    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.053     0.615    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.588     0.588    eth_tx_clk
    SLICE_X1Y18          FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.128     0.716 r  ethmac_crc32_inserter_reg_reg[23]/Q
                         net (fo=2, routed)           0.101     0.817    p_8_in
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.098     0.915 r  ethmac_crc32_inserter_reg[31]_i_3/O
                         net (fo=1, routed)           0.000     0.915    ethmac_crc32_inserter_next_reg[31]
    SLICE_X1Y18          FDSE                                         r  ethmac_crc32_inserter_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.857     0.857    eth_tx_clk
    SLICE_X1Y18          FDSE                                         r  ethmac_crc32_inserter_reg_reg[31]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X1Y18          FDSE (Hold_fdse_C_D)         0.092     0.680    ethmac_crc32_inserter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X9Y13          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/Q
                         net (fo=2, routed)           0.156     0.859    ethmac_tx_cdc_graycounter1_q_binary_reg__0[6]
    SLICE_X9Y13          LUT3 (Prop_lut3_I2_O)        0.042     0.901 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.000     0.901    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X9Y13          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.831     0.831    eth_tx_clk
    SLICE_X9Y13          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.101     0.663    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 liteethmacgap_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreambleinserter_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.150%)  route 0.157ns (45.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.587     0.587    eth_tx_clk
    SLICE_X4Y17          FDRE                                         r  liteethmacgap_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.728 f  liteethmacgap_state_reg/Q
                         net (fo=25, routed)          0.157     0.885    liteethmacgap_state
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.930 r  liteethmacpreambleinserter_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.930    liteethmacpreambleinserter_state[1]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  liteethmacpreambleinserter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.856     0.856    eth_tx_clk
    SLICE_X5Y17          FDRE                                         r  liteethmacpreambleinserter_state_reg[1]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.092     0.692    liteethmacpreambleinserter_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y37  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y22  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y18  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y14  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X32Y16  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X32Y16  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y16   ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y16   ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y16  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y16  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y16   ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y16   ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y20   ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y20   ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y19   ethmac_crc32_inserter_reg_reg[24]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y19   ethmac_crc32_inserter_reg_reg[27]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y19   ethmac_crc32_inserter_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y15   xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y20   ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y19   ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y20   ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y19   ethmac_crc32_inserter_reg_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y19   ethmac_crc32_inserter_reg_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y19   ethmac_crc32_inserter_reg_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y19   ethmac_crc32_inserter_reg_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y20   ethmac_crc32_inserter_reg_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y19   ethmac_crc32_inserter_reg_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y20   ethmac_crc32_inserter_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 3.480ns (36.211%)  route 6.130ns (63.789%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        1.567     1.567    sys_clk
    SLICE_X31Y3          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.992     3.015    p_0_in6_in[4]
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.139 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.139    bankmachine3_state[1]_i_8_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.689 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.689    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.960 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.597     4.557    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.373     4.930 f  bankmachine3_state[3]_i_14/O
                         net (fo=2, routed)           0.437     5.367    bankmachine3_state[3]_i_14_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5/O
                         net (fo=3, routed)           0.593     6.084    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5_n_0
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.119     6.203 r  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.445     6.648    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_3_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.332     6.980 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_10/O
                         net (fo=1, routed)           0.300     7.280    netsoc_netsoc_sdram_dfi_p1_we_n_i_10_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.404 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.404    netsoc_netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X40Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     7.616 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.321     7.937    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X40Y5          LUT2 (Prop_lut2_I1_O)        0.299     8.236 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.309     8.545    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.669 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13/O
                         net (fo=10, routed)          0.353     9.022    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13_n_0
    SLICE_X39Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.146 f  netsoc_netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.713     9.858    netsoc_netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  bankmachine0_state[3]_i_5/O
                         net (fo=1, routed)           0.492    10.475    bankmachine0_state[3]_i_5_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.599 r  bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.579    11.178    bankmachine0_next_state
    SLICE_X43Y2          FDRE                                         r  bankmachine0_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4700, routed)        1.451    11.451    sys_clk
    SLICE_X43Y2          FDRE                                         r  bankmachine0_state_reg[0]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.057    11.402    
    SLICE_X43Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.197    bankmachine0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.197    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 3.480ns (36.211%)  route 6.130ns (63.789%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        1.567     1.567    sys_clk
    SLICE_X31Y3          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.992     3.015    p_0_in6_in[4]
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.139 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.139    bankmachine3_state[1]_i_8_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.689 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.689    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.960 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.597     4.557    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.373     4.930 f  bankmachine3_state[3]_i_14/O
                         net (fo=2, routed)           0.437     5.367    bankmachine3_state[3]_i_14_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5/O
                         net (fo=3, routed)           0.593     6.084    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5_n_0
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.119     6.203 r  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.445     6.648    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_3_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.332     6.980 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_10/O
                         net (fo=1, routed)           0.300     7.280    netsoc_netsoc_sdram_dfi_p1_we_n_i_10_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.404 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.404    netsoc_netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X40Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     7.616 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.321     7.937    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X40Y5          LUT2 (Prop_lut2_I1_O)        0.299     8.236 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.309     8.545    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.669 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13/O
                         net (fo=10, routed)          0.353     9.022    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13_n_0
    SLICE_X39Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.146 f  netsoc_netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.713     9.858    netsoc_netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.982 f  bankmachine0_state[3]_i_5/O
                         net (fo=1, routed)           0.492    10.475    bankmachine0_state[3]_i_5_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.599 r  bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.579    11.178    bankmachine0_next_state
    SLICE_X43Y2          FDRE                                         r  bankmachine0_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4700, routed)        1.451    11.451    sys_clk
    SLICE_X43Y2          FDRE                                         r  bankmachine0_state_reg[1]/C
                         clock pessimism              0.007    11.458    
                         clock uncertainty           -0.057    11.402    
    SLICE_X43Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.197    bankmachine0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.197    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 2.890ns (29.301%)  route 6.973ns (70.699%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        1.570     1.570    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/clk100
    SLICE_X49Y39         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     2.026 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=61, routed)          0.898     2.924    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr_reg[5]
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     3.048 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_29/O
                         net (fo=7, routed)           0.615     3.663    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/store_buffer_wadr[17]
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.787 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.787    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][0]
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.608 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.559     5.167    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[28][0]
    SLICE_X55Y36         LUT5 (Prop_lut5_I3_O)        0.373     5.540 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.295     5.835    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.959 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.317     6.277    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.401 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ctrl_rfd_adr_o[4]_i_6/O
                         net (fo=1, routed)           0.445     6.845    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/access_done_reg
    SLICE_X55Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.969 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_rfd_adr_o[4]_i_3/O
                         net (fo=1, routed)           0.435     7.404    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_valid_o_reg
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.528 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.697     8.225    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X53Y40         LUT3 (Prop_lut3_I0_O)        0.124     8.349 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.358     8.708    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X51Y41         LUT3 (Prop_lut3_I1_O)        0.124     8.832 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_10/O
                         net (fo=82, routed)          1.586    10.418    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_3_5/ADDRC0
    SLICE_X50Y37         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.542 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_3_5/RAMC/O
                         net (fo=1, routed)           0.768    11.309    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_3_5_n_2
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.124    11.433 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    11.433    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[5]
    SLICE_X53Y38         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4700, routed)        1.452    11.452    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X53Y38         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[5]/C
                         clock pessimism              0.079    11.531    
                         clock uncertainty           -0.057    11.475    
    SLICE_X53Y38         FDRE (Setup_fdre_C_D)        0.032    11.507    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 2.890ns (29.333%)  route 6.962ns (70.667%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        1.570     1.570    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/clk100
    SLICE_X49Y39         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     2.026 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=61, routed)          0.898     2.924    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr_reg[5]
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     3.048 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_29/O
                         net (fo=7, routed)           0.615     3.663    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/store_buffer_wadr[17]
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.787 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.787    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][0]
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.608 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.559     5.167    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[28][0]
    SLICE_X55Y36         LUT5 (Prop_lut5_I3_O)        0.373     5.540 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.295     5.835    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.959 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.317     6.277    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.401 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ctrl_rfd_adr_o[4]_i_6/O
                         net (fo=1, routed)           0.445     6.845    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/access_done_reg
    SLICE_X55Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.969 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_rfd_adr_o[4]_i_3/O
                         net (fo=1, routed)           0.435     7.404    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_valid_o_reg
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.528 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.697     8.225    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X53Y40         LUT3 (Prop_lut3_I0_O)        0.124     8.349 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.362     8.711    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X53Y41         LUT3 (Prop_lut3_I1_O)        0.124     8.835 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          1.485    10.321    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19/DPRA1
    SLICE_X54Y39         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.445 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19/DP/O
                         net (fo=1, routed)           0.854    11.299    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.423 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    11.423    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[19]
    SLICE_X53Y35         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4700, routed)        1.450    11.450    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X53Y35         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)        0.031    11.504    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         11.504    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.837ns  (logic 2.890ns (29.380%)  route 6.947ns (70.620%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        1.570     1.570    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/clk100
    SLICE_X49Y39         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     2.026 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=61, routed)          0.898     2.924    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr_reg[5]
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     3.048 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_29/O
                         net (fo=7, routed)           0.615     3.663    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/store_buffer_wadr[17]
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.787 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.787    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][0]
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.608 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.559     5.167    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[28][0]
    SLICE_X55Y36         LUT5 (Prop_lut5_I3_O)        0.373     5.540 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.295     5.835    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.959 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.317     6.277    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.401 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ctrl_rfd_adr_o[4]_i_6/O
                         net (fo=1, routed)           0.445     6.845    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/access_done_reg
    SLICE_X55Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.969 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_rfd_adr_o[4]_i_3/O
                         net (fo=1, routed)           0.435     7.404    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_valid_o_reg
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.528 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.697     8.225    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X53Y40         LUT3 (Prop_lut3_I0_O)        0.124     8.349 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.362     8.711    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X53Y41         LUT3 (Prop_lut3_I1_O)        0.124     8.835 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          1.686    10.521    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_3_5/ADDRA1
    SLICE_X50Y37         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.645 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_3_5/RAMA/O
                         net (fo=1, routed)           0.638    11.283    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_3_5_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I3_O)        0.124    11.407 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    11.407    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[3]
    SLICE_X51Y38         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4700, routed)        1.452    11.452    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X51Y38         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[3]/C
                         clock pessimism              0.079    11.531    
                         clock uncertainty           -0.057    11.475    
    SLICE_X51Y38         FDRE (Setup_fdre_C_D)        0.032    11.507    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine4_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 3.480ns (36.537%)  route 6.045ns (63.463%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        1.567     1.567    sys_clk
    SLICE_X31Y3          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.992     3.015    p_0_in6_in[4]
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.139 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.139    bankmachine3_state[1]_i_8_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.689 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.689    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.960 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.597     4.557    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.373     4.930 f  bankmachine3_state[3]_i_14/O
                         net (fo=2, routed)           0.437     5.367    bankmachine3_state[3]_i_14_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5/O
                         net (fo=3, routed)           0.593     6.084    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5_n_0
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.119     6.203 r  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.445     6.648    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_3_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.332     6.980 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_10/O
                         net (fo=1, routed)           0.300     7.280    netsoc_netsoc_sdram_dfi_p1_we_n_i_10_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.404 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.404    netsoc_netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X40Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     7.616 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.321     7.937    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X40Y5          LUT2 (Prop_lut2_I1_O)        0.299     8.236 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.309     8.545    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.669 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13/O
                         net (fo=10, routed)          0.353     9.022    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13_n_0
    SLICE_X39Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.146 f  netsoc_netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.819     9.965    netsoc_netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.089 f  bankmachine4_state[3]_i_4/O
                         net (fo=1, routed)           0.298    10.387    bankmachine4_state[3]_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.511 r  bankmachine4_state[3]_i_1/O
                         net (fo=4, routed)           0.581    11.092    bankmachine4_next_state
    SLICE_X43Y3          FDRE                                         r  bankmachine4_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4700, routed)        1.450    11.450    sys_clk
    SLICE_X43Y3          FDRE                                         r  bankmachine4_state_reg[0]/C
                         clock pessimism              0.007    11.457    
                         clock uncertainty           -0.057    11.401    
    SLICE_X43Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.196    bankmachine4_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.196    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine4_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 3.480ns (36.537%)  route 6.045ns (63.463%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        1.567     1.567    sys_clk
    SLICE_X31Y3          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.992     3.015    p_0_in6_in[4]
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.139 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.139    bankmachine3_state[1]_i_8_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.689 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.689    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.960 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.597     4.557    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.373     4.930 f  bankmachine3_state[3]_i_14/O
                         net (fo=2, routed)           0.437     5.367    bankmachine3_state[3]_i_14_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5/O
                         net (fo=3, routed)           0.593     6.084    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5_n_0
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.119     6.203 r  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.445     6.648    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_3_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.332     6.980 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_10/O
                         net (fo=1, routed)           0.300     7.280    netsoc_netsoc_sdram_dfi_p1_we_n_i_10_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.404 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.404    netsoc_netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X40Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     7.616 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.321     7.937    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X40Y5          LUT2 (Prop_lut2_I1_O)        0.299     8.236 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.309     8.545    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.669 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13/O
                         net (fo=10, routed)          0.353     9.022    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13_n_0
    SLICE_X39Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.146 f  netsoc_netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.819     9.965    netsoc_netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.089 f  bankmachine4_state[3]_i_4/O
                         net (fo=1, routed)           0.298    10.387    bankmachine4_state[3]_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.511 r  bankmachine4_state[3]_i_1/O
                         net (fo=4, routed)           0.581    11.092    bankmachine4_next_state
    SLICE_X43Y3          FDRE                                         r  bankmachine4_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4700, routed)        1.450    11.450    sys_clk
    SLICE_X43Y3          FDRE                                         r  bankmachine4_state_reg[2]/C
                         clock pessimism              0.007    11.457    
                         clock uncertainty           -0.057    11.401    
    SLICE_X43Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.196    bankmachine4_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.196    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine4_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 3.480ns (36.537%)  route 6.045ns (63.463%))
  Logic Levels:           14  (CARRY4=2 LUT2=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        1.567     1.567    sys_clk
    SLICE_X31Y3          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           0.992     3.015    p_0_in6_in[4]
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.139 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.139    bankmachine3_state[1]_i_8_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.689 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.689    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.960 r  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.597     4.557    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.373     4.930 f  bankmachine3_state[3]_i_14/O
                         net (fo=2, routed)           0.437     5.367    bankmachine3_state[3]_i_14_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124     5.491 f  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5/O
                         net (fo=3, routed)           0.593     6.084    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5_n_0
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.119     6.203 r  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.445     6.648    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_3_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.332     6.980 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_10/O
                         net (fo=1, routed)           0.300     7.280    netsoc_netsoc_sdram_dfi_p1_we_n_i_10_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.404 r  netsoc_netsoc_sdram_dfi_p1_we_n_i_6/O
                         net (fo=1, routed)           0.000     7.404    netsoc_netsoc_sdram_dfi_p1_we_n_i_6_n_0
    SLICE_X40Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     7.616 r  netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=3, routed)           0.321     7.937    netsoc_netsoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X40Y5          LUT2 (Prop_lut2_I1_O)        0.299     8.236 r  netsoc_netsoc_sdram_trrdcon_count_i_2/O
                         net (fo=5, routed)           0.309     8.545    netsoc_netsoc_sdram_trrdcon_count_i_2_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.669 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13/O
                         net (fo=10, routed)          0.353     9.022    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13_n_0
    SLICE_X39Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.146 f  netsoc_netsoc_sdram_trrdcon_count_i_3/O
                         net (fo=29, routed)          0.819     9.965    netsoc_netsoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.089 f  bankmachine4_state[3]_i_4/O
                         net (fo=1, routed)           0.298    10.387    bankmachine4_state[3]_i_4_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.511 r  bankmachine4_state[3]_i_1/O
                         net (fo=4, routed)           0.581    11.092    bankmachine4_next_state
    SLICE_X43Y3          FDRE                                         r  bankmachine4_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4700, routed)        1.450    11.450    sys_clk
    SLICE_X43Y3          FDRE                                         r  bankmachine4_state_reg[3]/C
                         clock pessimism              0.007    11.457    
                         clock uncertainty           -0.057    11.401    
    SLICE_X43Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.196    bankmachine4_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.196    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 2.890ns (29.424%)  route 6.932ns (70.576%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        1.570     1.570    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/clk100
    SLICE_X49Y39         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     2.026 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=61, routed)          0.898     2.924    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr_reg[5]
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     3.048 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_29/O
                         net (fo=7, routed)           0.615     3.663    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/store_buffer_wadr[17]
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.787 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.787    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][0]
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.608 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.559     5.167    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[28][0]
    SLICE_X55Y36         LUT5 (Prop_lut5_I3_O)        0.373     5.540 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.295     5.835    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.959 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.317     6.277    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.401 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ctrl_rfd_adr_o[4]_i_6/O
                         net (fo=1, routed)           0.445     6.845    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/access_done_reg
    SLICE_X55Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.969 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_rfd_adr_o[4]_i_3/O
                         net (fo=1, routed)           0.435     7.404    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_valid_o_reg
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.528 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.697     8.225    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X53Y40         LUT3 (Prop_lut3_I0_O)        0.124     8.349 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.358     8.708    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X51Y41         LUT3 (Prop_lut3_I1_O)        0.124     8.832 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_10/O
                         net (fo=82, routed)          1.455    10.286    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_9_11/ADDRA0
    SLICE_X54Y37         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.410 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_9_11/RAMA/O
                         net (fo=1, routed)           0.858    11.268    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_9_11_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.392 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    11.392    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[9]
    SLICE_X51Y37         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4700, routed)        1.451    11.451    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X51Y37         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[9]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X51Y37         FDRE (Setup_fdre_C_D)        0.032    11.506    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.820ns  (logic 2.890ns (29.428%)  route 6.930ns (70.572%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        1.570     1.570    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/clk100
    SLICE_X49Y39         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     2.026 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=61, routed)          0.898     2.924    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr_reg[5]
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     3.048 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_29/O
                         net (fo=7, routed)           0.615     3.663    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/store_buffer_wadr[17]
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.787 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.787    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][0]
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.608 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.559     5.167    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[28][0]
    SLICE_X55Y36         LUT5 (Prop_lut5_I3_O)        0.373     5.540 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.295     5.835    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.959 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.317     6.277    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.401 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ctrl_rfd_adr_o[4]_i_6/O
                         net (fo=1, routed)           0.445     6.845    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/access_done_reg
    SLICE_X55Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.969 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_rfd_adr_o[4]_i_3/O
                         net (fo=1, routed)           0.435     7.404    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_valid_o_reg
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.528 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.697     8.225    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X53Y40         LUT3 (Prop_lut3_I0_O)        0.124     8.349 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.530     8.880    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.004 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_6/O
                         net (fo=82, routed)          1.193    10.197    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_12_14/ADDRA4
    SLICE_X52Y42         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    10.321 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           0.946    11.267    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_12_14_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.391 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    11.391    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[12]
    SLICE_X55Y38         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4700, routed)        1.452    11.452    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X55Y38         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[12]/C
                         clock pessimism              0.079    11.531    
                         clock uncertainty           -0.057    11.475    
    SLICE_X55Y38         FDRE (Setup_fdre_C_D)        0.031    11.506    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  0.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.402%)  route 0.226ns (61.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.562     0.562    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/clk100
    SLICE_X32Y37         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg[6]__0/Q
                         net (fo=1, routed)           0.226     0.929    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg[6]__0_n_0
    SLICE_X37Y37         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.830     0.830    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/clk100
    SLICE_X37Y37         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result2_reg[6]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.070     0.895    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.226ns (57.262%)  route 0.169ns (42.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.566     0.566    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/clk100
    SLICE_X32Y49         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_reg[15]/Q
                         net (fo=3, routed)           0.169     0.862    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/p_0_in1_in[16]
    SLICE_X33Y50         LUT3 (Prop_lut3_I2_O)        0.098     0.960 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r[16]_i_1/O
                         net (fo=1, routed)           0.000     0.960    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r[16]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.828     0.828    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/clk100
    SLICE_X33Y50         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_reg[16]/C
                         clock pessimism              0.000     0.828    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092     0.920    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.238%)  route 0.199ns (48.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.591     0.591    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/clk100
    SLICE_X60Y51         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_reg[16]/Q
                         net (fo=2, routed)           0.199     0.954    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr[16]
    SLICE_X59Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.999 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pc_fetch[16]_i_1/O
                         net (fo=1, routed)           0.000     0.999    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/spr_epcr_reg[16]
    SLICE_X59Y48         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.867     0.867    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X59Y48         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[16]/C
                         clock pessimism              0.000     0.867    
    SLICE_X59Y48         FDRE (Hold_fdre_C_D)         0.091     0.958    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.295%)  route 0.243ns (59.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.561     0.561    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/clk100
    SLICE_X46Y51         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[7]/Q
                         net (fo=9, routed)           0.243     0.968    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/Q[7]
    SLICE_X43Y48         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.836     0.836    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/clk100
    SLICE_X43Y48         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_reg[7]/C
                         clock pessimism              0.000     0.836    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.078     0.914    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.290%)  route 0.244ns (56.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.591     0.591    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/clk100
    SLICE_X61Y52         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[30]/Q
                         net (fo=1, routed)           0.244     0.975    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg_n_0_[30]
    SLICE_X59Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.020 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pc_fetch[30]_i_1/O
                         net (fo=1, routed)           0.000     1.020    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/spr_epcr_reg[30]
    SLICE_X59Y48         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.867     0.867    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X59Y48         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[30]/C
                         clock pessimism              0.000     0.867    
    SLICE_X59Y48         FDRE (Hold_fdre_C_D)         0.092     0.959    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.558     0.558    sys_clk
    SLICE_X51Y28         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.250     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y29         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y29         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X52Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.558     0.558    sys_clk
    SLICE_X51Y28         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.250     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y29         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y29         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X52Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.558     0.558    sys_clk
    SLICE_X51Y28         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.250     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y29         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y29         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X52Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.558     0.558    sys_clk
    SLICE_X51Y28         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.250     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y29         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y29         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X52Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.558     0.558    sys_clk
    SLICE_X51Y28         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.250     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y29         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4700, routed)        0.828     0.828    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y29         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X52Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y16   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y17   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  storage_13_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  storage_13_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  storage_13_reg_0_1_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.641ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y63         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     2.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     3.867    clk200_clk
    SLICE_X64Y63         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.867    
                         clock uncertainty           -0.125     3.742    
    SLICE_X64Y63         FDPE (Setup_fdpe_C_D)       -0.035     3.707    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.707    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.641    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.462ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X33Y16         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.558     2.558    eth_rx_clk
    SLICE_X33Y16         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty           -0.025     2.533    
    SLICE_X33Y16         FDPE (Setup_fdpe_C_D)       -0.005     2.528    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.462    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.316ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X32Y16         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.558     2.558    eth_tx_clk
    SLICE_X32Y16         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty           -0.161     2.396    
    SLICE_X32Y16         FDPE (Setup_fdpe_C_D)       -0.005     2.391    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.391    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.316    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.330ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X54Y61         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4700, routed)        0.560     2.560    sys_clk
    SLICE_X54Y61         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.129     2.430    
    SLICE_X54Y61         FDPE (Setup_fdpe_C_D)       -0.035     2.395    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.395    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.330    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.511 (r) | FAST    |     3.147 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.181 (r) | FAST    |     4.901 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.109 (f) | FAST    |     4.901 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.154 (r) | FAST    |     4.874 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.082 (f) | FAST    |     4.874 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.192 (r) | FAST    |     4.912 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.120 (f) | FAST    |     4.912 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.159 (r) | FAST    |     4.879 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.087 (f) | FAST    |     4.879 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.152 (r) | FAST    |     4.871 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.080 (f) | FAST    |     4.871 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.179 (r) | FAST    |     4.898 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.107 (f) | FAST    |     4.898 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.878 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.878 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.188 (r) | FAST    |     4.907 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (f) | FAST    |     4.907 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.145 (r) | FAST    |     4.857 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.073 (f) | FAST    |     4.857 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.044 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.119 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.047 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.115 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.043 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.121 (r) | FAST    |     4.834 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.049 (f) | FAST    |     4.834 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.146 (r) | FAST    |     4.859 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.074 (f) | FAST    |     4.859 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.112 (r) | FAST    |     4.831 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.040 (f) | FAST    |     4.831 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.851 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.851 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.409 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.409 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (r) | SLOW    |     0.415 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (f) | SLOW    |     0.415 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (r) | SLOW    |     0.414 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (f) | SLOW    |     0.414 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (r) | SLOW    |     0.425 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (f) | SLOW    |     0.425 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.408 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.408 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.518 (r) | SLOW    |    -0.340 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.494 (r) | SLOW    |    -0.425 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     1.755 (r) | SLOW    |    -0.154 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.781 (r) | SLOW    |    -0.195 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.490 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.362 (r) | SLOW    |      2.470 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.390 (r) | SLOW    |      2.502 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.406 (r) | SLOW    |      2.510 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.432 (r) | SLOW    |      2.537 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.387 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.378 (r) | SLOW    |      2.489 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.386 (r) | SLOW    |      2.493 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.426 (r) | SLOW    |      2.530 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.381 (r) | SLOW    |      2.492 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.500 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.474 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.413 (r) | SLOW    |      2.516 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.522 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.531 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.496 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.433 (r) | SLOW    |      2.539 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.306 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.307 (r) | SLOW    |      2.156 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.191 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.186 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.155 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.213 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.212 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.226 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.292 (r) | SLOW    |      2.193 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.425 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.366 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.513 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      2.756 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.922 (r) | SLOW    |      2.797 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.930 (r) | SLOW    |      2.760 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.796 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (r) | SLOW    |      4.981 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (f) | SLOW    |      4.981 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (r) | SLOW    |      1.847 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (f) | SLOW    |      1.847 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (r) | SLOW    |      1.836 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (f) | SLOW    |      1.836 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (r) | SLOW    |      1.846 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (f) | SLOW    |      1.846 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (r) | SLOW    |      1.840 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (f) | SLOW    |      1.840 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (r) | SLOW    |      1.841 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (f) | SLOW    |      1.841 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.384 (r) | SLOW    |      1.929 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.783 (r) | SLOW    |      1.696 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.691 (r) | SLOW    |      2.018 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.234 (r) | SLOW    |      1.882 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.814 (r) | SLOW    |      1.693 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.766 (r) | SLOW    |      1.666 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.224 (r) | SLOW    |      1.878 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.606 (r) | SLOW    |      1.582 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.834 (r) | SLOW    |      1.734 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.616 (r) | SLOW    |      2.089 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.613 (r) | SLOW    |      2.069 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.756 (r) | SLOW    |      2.144 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.301 (r) | SLOW    |      1.932 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.840 (r) | SLOW    |      1.737 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.759 (r) | SLOW    |      2.152 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.992 (r) | SLOW    |      1.815 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.932 (r) | SLOW    |      1.702 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.613 (r) | SLOW    |      2.035 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.933 (r) | SLOW    |      1.706 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.614 (r) | SLOW    |      2.033 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.080 (r) | SLOW    |      3.003 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      8.873 (r) | SLOW    |      2.591 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.348 (r) | SLOW    |      2.904 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      8.911 (r) | SLOW    |      2.941 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.810 (r) | SLOW    |      3.016 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.439 (r) | SLOW    |      3.093 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.072 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.939 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.669 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.370 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.772 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.538 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         2.115 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.981 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.871 ns
Ideal Clock Offset to Actual Clock: 2.976 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.181 (r) | FAST    |   4.901 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.109 (f) | FAST    |   4.901 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.154 (r) | FAST    |   4.874 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.082 (f) | FAST    |   4.874 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.192 (r) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.120 (f) | FAST    |   4.912 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.159 (r) | FAST    |   4.879 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.087 (f) | FAST    |   4.879 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.152 (r) | FAST    |   4.871 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.080 (f) | FAST    |   4.871 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.179 (r) | FAST    |   4.898 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.107 (f) | FAST    |   4.898 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.157 (r) | FAST    |   4.878 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.085 (f) | FAST    |   4.878 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.188 (r) | FAST    |   4.907 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.116 (f) | FAST    |   4.907 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.145 (r) | FAST    |   4.857 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.073 (f) | FAST    |   4.857 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.116 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.044 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.119 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.047 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.115 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.043 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.121 (r) | FAST    |   4.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.049 (f) | FAST    |   4.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.146 (r) | FAST    |   4.859 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.074 (f) | FAST    |   4.859 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.112 (r) | FAST    |   4.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.040 (f) | FAST    |   4.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.138 (r) | FAST    |   4.851 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.066 (f) | FAST    |   4.851 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.040 (f) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.229 ns
Ideal Clock Offset to Actual Clock: -0.189 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.796 (r) | SLOW    |  0.415 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.796 (f) | SLOW    |  0.415 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (r) | SLOW    |  0.414 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (f) | SLOW    |  0.414 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (f) | SLOW    |  0.425 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (r) | SLOW    |  0.408 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (f) | SLOW    |  0.408 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.804 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.070 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.367 (r) | SLOW    |   2.475 (r) | FAST    |    0.005 |
ddram_a[1]         |   8.389 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[2]         |   8.384 (r) | SLOW    |   2.490 (r) | FAST    |    0.022 |
ddram_a[3]         |   8.362 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_a[4]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[5]         |   8.390 (r) | SLOW    |   2.502 (r) | FAST    |    0.033 |
ddram_a[6]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[7]         |   8.406 (r) | SLOW    |   2.510 (r) | FAST    |    0.044 |
ddram_a[8]         |   8.432 (r) | SLOW    |   2.537 (r) | FAST    |    0.070 |
ddram_a[9]         |   8.387 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[10]        |   8.378 (r) | SLOW    |   2.489 (r) | FAST    |    0.019 |
ddram_a[11]        |   8.424 (r) | SLOW    |   2.529 (r) | FAST    |    0.062 |
ddram_a[12]        |   8.386 (r) | SLOW    |   2.493 (r) | FAST    |    0.024 |
ddram_a[13]        |   8.426 (r) | SLOW    |   2.530 (r) | FAST    |    0.064 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.432 (r) | SLOW    |   2.470 (r) | FAST    |    0.070 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.026 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.381 (r) | SLOW    |   2.492 (r) | FAST    |    0.018 |
ddram_ba[1]        |   8.389 (r) | SLOW    |   2.500 (r) | FAST    |    0.026 |
ddram_ba[2]        |   8.367 (r) | SLOW    |   2.474 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.389 (r) | SLOW    |   2.474 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.060 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.433 (r) | SLOW    |   2.539 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.433 (r) | SLOW    |   2.479 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.306 (r) | SLOW    |   2.164 (r) | FAST    |    0.016 |
ddram_dq[1]        |   9.304 (r) | SLOW    |   2.188 (r) | FAST    |    0.033 |
ddram_dq[2]        |   9.307 (r) | SLOW    |   2.156 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.305 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[4]        |   9.304 (r) | SLOW    |   2.191 (r) | FAST    |    0.036 |
ddram_dq[5]        |   9.304 (r) | SLOW    |   2.164 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.305 (r) | SLOW    |   2.186 (r) | FAST    |    0.031 |
ddram_dq[7]        |   9.304 (r) | SLOW    |   2.155 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.290 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[9]        |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[10]       |   9.293 (r) | SLOW    |   2.213 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[12]       |   9.293 (r) | SLOW    |   2.212 (r) | FAST    |    0.057 |
ddram_dq[13]       |   9.290 (r) | SLOW    |   2.183 (r) | FAST    |    0.028 |
ddram_dq[14]       |   9.301 (r) | SLOW    |   2.226 (r) | FAST    |    0.071 |
ddram_dq[15]       |   9.292 (r) | SLOW    |   2.193 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.307 (r) | SLOW    |   2.155 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.153 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.384 (r) | SLOW    |   1.929 (r) | FAST    |    0.778 |
ddram_dq[1]        |   6.783 (r) | SLOW    |   1.696 (r) | FAST    |    0.177 |
ddram_dq[2]        |   7.691 (r) | SLOW    |   2.018 (r) | FAST    |    1.085 |
ddram_dq[3]        |   7.234 (r) | SLOW    |   1.882 (r) | FAST    |    0.628 |
ddram_dq[4]        |   6.814 (r) | SLOW    |   1.693 (r) | FAST    |    0.208 |
ddram_dq[5]        |   6.766 (r) | SLOW    |   1.666 (r) | FAST    |    0.160 |
ddram_dq[6]        |   7.224 (r) | SLOW    |   1.878 (r) | FAST    |    0.618 |
ddram_dq[7]        |   6.606 (r) | SLOW    |   1.582 (r) | FAST    |    0.000 |
ddram_dq[8]        |   6.834 (r) | SLOW    |   1.734 (r) | FAST    |    0.228 |
ddram_dq[9]        |   7.616 (r) | SLOW    |   2.089 (r) | FAST    |    1.011 |
ddram_dq[10]       |   7.613 (r) | SLOW    |   2.069 (r) | FAST    |    1.007 |
ddram_dq[11]       |   7.756 (r) | SLOW    |   2.144 (r) | FAST    |    1.150 |
ddram_dq[12]       |   7.301 (r) | SLOW    |   1.932 (r) | FAST    |    0.695 |
ddram_dq[13]       |   6.840 (r) | SLOW    |   1.737 (r) | FAST    |    0.234 |
ddram_dq[14]       |   7.759 (r) | SLOW    |   2.152 (r) | FAST    |    1.153 |
ddram_dq[15]       |   6.992 (r) | SLOW    |   1.815 (r) | FAST    |    0.386 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.759 (r) | SLOW    |   1.582 (r) | FAST    |    1.153 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.040 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.929 (r) | SLOW    |   2.756 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.922 (r) | SLOW    |   2.797 (r) | FAST    |    0.040 |
ddram_dqs_p[0]     |   9.930 (r) | SLOW    |   2.760 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.923 (r) | SLOW    |   2.796 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.930 (r) | SLOW    |   2.756 (r) | FAST    |    0.040 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.682 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.932 (r) | SLOW    |   1.702 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.613 (r) | SLOW    |   2.035 (r) | FAST    |    0.681 |
ddram_dqs_p[0]     |   6.933 (r) | SLOW    |   1.706 (r) | FAST    |    0.004 |
ddram_dqs_p[1]     |   7.614 (r) | SLOW    |   2.033 (r) | FAST    |    0.682 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.614 (r) | SLOW    |   1.702 (r) | FAST    |    0.682 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.837 (r) | SLOW    |   1.836 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.837 (f) | SLOW    |   1.836 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.851 (r) | SLOW    |   1.846 (r) | FAST    |    0.015 |
eth_tx_data[1]     |   5.851 (f) | SLOW    |   1.846 (f) | FAST    |    0.015 |
eth_tx_data[2]     |   5.844 (r) | SLOW    |   1.840 (r) | FAST    |    0.007 |
eth_tx_data[2]     |   5.844 (f) | SLOW    |   1.840 (f) | FAST    |    0.007 |
eth_tx_data[3]     |   5.847 (r) | SLOW    |   1.841 (r) | FAST    |    0.010 |
eth_tx_data[3]     |   5.847 (f) | SLOW    |   1.841 (f) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.851 (r) | SLOW    |   1.836 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+




