# -------------------------------------------------------------------------- #
#
# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
# Date created = 16:18:44  August 29, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ecc_core_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSXFC5D6F31C6
set_global_assignment -name TOP_LEVEL_ENTITY ecc_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:18:44  AUGUST 29, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rsinv.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mux_xx1.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montprowrap.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montpro.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinv.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montexp.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/lv_rd256wrap.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/full_sub.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/full_adder.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclkx.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclk.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/fflopx.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/fflopknx.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_core.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/cswap.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/complement_2.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/cla.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_pre.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_main.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_decoder.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_dbl.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_conv.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_add.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand_wrap.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_naf.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulinit.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulfinal.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmul.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/alram113x.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/alram112x.v"
set_global_assignment -name VERILOG_FILE "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aladder_bb.v"
set_global_assignment -name SOURCE_FILE db/ecc_core.cmp.rdb
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top