{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697883247580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697883247580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 13:14:07 2023 " "Processing started: Sat Oct 21 13:14:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697883247580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697883247580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC -c PC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC -c PC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697883247580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697883248186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697883248186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "pc_tb.v" "" { Text "D:/CPU/PC/pc_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697883256982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697883256982 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "D:/CPU/PC/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697883257060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1697883257060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697883257060 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_pc pc.v(16) " "Verilog HDL Always Construct warning at pc.v(16): inferring latch(es) for variable \"current_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "pc.v" "" { Text "D:/CPU/PC/pc.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1697883257060 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_pc\[0\] pc.v(16) " "Inferred latch for \"current_pc\[0\]\" at pc.v(16)" {  } { { "pc.v" "" { Text "D:/CPU/PC/pc.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697883257060 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_pc\[1\] pc.v(16) " "Inferred latch for \"current_pc\[1\]\" at pc.v(16)" {  } { { "pc.v" "" { Text "D:/CPU/PC/pc.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697883257060 "|PC"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697883257107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 13:14:17 2023 " "Processing ended: Sat Oct 21 13:14:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697883257107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697883257107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697883257107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697883257107 ""}
