module immgen(
    input  wire [31:0] instr,
    input  wire [2:0]  ImmSrc,
    output reg  [31:0] imm
);
    always @(*) begin
        case (ImmSrc)
            3'b000: imm = {{20{instr[31]}}, instr[31:20]}; // I
            3'b001: imm = {{20{instr[31]}}, instr[31:25], instr[11:7]}; // S
            3'b010: imm = {{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}; // B
            3'b011: imm = {instr[31:12], 12'b0}; // U
            3'b100: imm = {{11{instr[31]}}, instr[31], instr[19:12], instr[20], instr[30:21], 1'b0}; // J
            default: imm = 32'h0;
        endcase
    end
endmodule