$date
	Wed Nov  6 12:56:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_regFile $end
$var wire 8 ! r2_tb [7:0] $end
$var wire 8 " r1_tb [7:0] $end
$var reg 1 # clk_tb $end
$var reg 8 $ dIn_tb [7:0] $end
$var reg 3 % rd_tb [2:0] $end
$var reg 3 & rs1_tb [2:0] $end
$var reg 3 ' rs2_tb [2:0] $end
$var reg 1 ( rst_tb $end
$var reg 1 ) wrEn_tb $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 8 * dIn [7:0] $end
$var wire 3 + rd [2:0] $end
$var wire 3 , rs1 [2:0] $end
$var wire 3 - rs2 [2:0] $end
$var wire 1 ( rst $end
$var wire 1 ) wrEn $end
$var wire 8 . r2 [7:0] $end
$var wire 8 / r1 [7:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 0
b0 /
b0 .
b101 -
b110 ,
bx +
bx *
0)
1(
b101 '
b110 &
bx %
bx $
0#
b0 "
b0 !
$end
#1
0(
#5
b10100000 $
b10100000 *
b0 %
b0 +
1)
1#
#10
0#
#15
b11110001 $
b11110001 *
b1 %
b1 +
1#
#20
0#
#25
b11111010 $
b11111010 *
b10 %
b10 +
1#
#30
0#
#35
b11 $
b11 *
b11 %
b11 +
1#
#40
0#
#45
b11010011 $
b11010011 *
b100 %
b100 +
1#
#50
0#
#55
b10100101 !
b10100101 .
b10100101 $
b10100101 *
b101 %
b101 +
1#
#60
0#
#65
b110 "
b110 /
b110 $
b110 *
b110 %
b110 +
1#
#70
0#
#75
b111 $
b111 *
b111 %
b111 +
1#
#80
0#
#85
b0 %
b0 +
b0 $
b0 *
0)
1#
#90
0#
#95
b11111010 !
b11111010 .
b11110001 "
b11110001 /
1#
b10 '
b10 -
b1 &
b1 ,
#100
0#
#105
b11010011 !
b11010011 .
b11 "
b11 /
1#
b100 '
b100 -
b11 &
b11 ,
#110
0#
#115
b110 !
b110 .
b10100101 "
b10100101 /
1#
b110 '
b110 -
b101 &
b101 ,
#120
0#
#125
b11 !
b11 .
b111 "
b111 /
1#
b11 '
b11 -
b111 &
b111 ,
#130
0#
#135
b11111010 !
b11111010 .
b10100101 "
b10100101 /
1#
b10 '
b10 -
b101 &
b101 ,
#140
0#
#145
b110 !
b110 .
b111 "
b111 /
1#
b110 '
b110 -
b111 &
b111 ,
#150
0#
#155
1#
#160
0#
#165
b0 "
b0 /
b0 !
b0 .
1#
1(
#166
0(
#170
0#
#175
1#
