# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/mux1.v"
verilog dist_mem_gen_v8_0_10  "../../../1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/pcreg.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/Regfiles.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/ram.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/pc_ext3.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/pc_addext.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/pc_add8.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/pc_add4.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/mux_5.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/mux0.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/mux.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/ext_5.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/ext_18.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/ext_16.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/cpu_dataflow.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/alu.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/cpu.v"
verilog xil_defaultlib  "../../../1552229-cpu31.srcs/sources_1/new/cpu_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
