###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:44:22 2022
#  Design:            Integrator
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/CN 
Endpoint:   Delay2_reg_reg[0][21]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.011
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.989
- Arrival Time                 48.167
= Slack Time                   24.822
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   49.822 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   49.822 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   51.277 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.456 |   51.277 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   52.023 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   52.024 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   52.578 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   52.579 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   53.270 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   53.270 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   54.309 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   54.309 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   55.197 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   55.197 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   56.086 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   56.086 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   56.989 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   56.990 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.065 |   57.886 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   57.887 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   58.822 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   58.823 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   59.710 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   59.710 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   60.619 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   60.620 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   61.589 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   61.590 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   62.739 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   62.741 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.863 |   63.684 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.863 |   63.685 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.750 |   64.572 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.751 |   64.573 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  40.632 |   65.454 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.633 |   65.454 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  41.527 |   66.348 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.527 |   66.349 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  42.418 |   67.240 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.418 |   67.240 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  43.304 |   68.126 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.305 |   68.127 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.840 |  44.145 |   68.966 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  44.145 |   68.967 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.878 |  45.023 |   69.845 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  45.024 |   69.846 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.889 |  45.913 |   70.735 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  45.914 |   70.736 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.850 |  46.764 |   71.585 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  46.764 |   71.586 | 
     | add_151_40/g511/CO                 |   v   | add_151_40/n_40                  | FA_5VX1     | 0.799 |  47.563 |   72.384 | 
     | add_151_40/g510/A                  |   v   | add_151_40/n_40                  | EO3_5VX1    | 0.000 |  47.563 |   72.385 | 
     | add_151_40/g510/Q                  |   v   | Out[21]                          | EO3_5VX1    | 0.604 |  48.167 |   72.989 | 
     | Delay2_reg_reg[0][21]/SD           |   v   | Out[21]                          | SDFFRQ_5VX1 | 0.000 |  48.167 |   72.989 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |    0.178 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |    0.178 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/CN 
Endpoint:   Delay2_reg_reg[0][20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.814
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.186
- Arrival Time                 47.874
= Slack Time                   25.312
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   50.312 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   50.312 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   51.767 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.456 |   51.767 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   52.513 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   52.514 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   53.068 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   53.068 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   53.760 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   53.760 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   54.799 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   54.799 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   55.687 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   55.687 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   56.576 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   56.576 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   57.479 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   57.479 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.065 |   58.376 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   58.377 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   59.312 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   59.313 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   60.200 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   60.200 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   61.109 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   61.110 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   62.079 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   62.080 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   63.229 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   63.231 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.863 |   64.174 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.863 |   64.175 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.750 |   65.062 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.751 |   65.063 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  40.632 |   65.944 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.633 |   65.944 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  41.527 |   66.838 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.527 |   66.839 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  42.418 |   67.730 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.418 |   67.730 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  43.304 |   68.616 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.305 |   68.617 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.840 |  44.145 |   69.456 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  44.145 |   69.457 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.878 |  45.023 |   70.335 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  45.024 |   70.336 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.889 |  45.913 |   71.225 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  45.914 |   71.226 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.850 |  46.764 |   72.075 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  46.764 |   72.076 | 
     | add_151_40/g511/S                  |   ^   | Out[20]                          | FA_5VX1     | 1.110 |  47.874 |   73.185 | 
     | Delay2_reg_reg[0][20]/SD           |   ^   | Out[20]                          | SDFFRQ_5VX1 | 0.000 |  47.874 |   73.186 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -0.312 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -0.312 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/CN 
Endpoint:   Delay2_reg_reg[0][19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.814
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.186
- Arrival Time                 47.041
= Slack Time                   26.144
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   51.144 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   51.144 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   52.599 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.456 |   52.600 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   53.345 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   53.346 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   53.900 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   53.901 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   54.592 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   54.592 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   55.631 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   55.631 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   56.519 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   56.519 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   57.408 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   57.409 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   58.311 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   58.312 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.065 |   59.209 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   59.209 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   60.145 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   60.145 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   61.032 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   61.032 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   61.942 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   61.942 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   62.911 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   62.912 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   64.061 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   64.063 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.863 |   65.007 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.863 |   65.007 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.750 |   65.894 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.751 |   65.895 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  40.632 |   66.776 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.633 |   66.777 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  41.527 |   67.671 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.527 |   67.671 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  42.418 |   68.562 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.418 |   68.563 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  43.304 |   69.448 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.305 |   69.449 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.840 |  44.145 |   70.289 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  44.145 |   70.289 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.878 |  45.023 |   71.168 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  45.024 |   71.168 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.889 |  45.913 |   72.057 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.001 |  45.914 |   72.058 | 
     | add_151_40/g512/S                  |   ^   | Out[19]                          | FA_5VX1     | 1.128 |  47.041 |   73.185 | 
     | Delay2_reg_reg[0][19]/SD           |   ^   | Out[19]                          | SDFFRQ_5VX1 | 0.000 |  47.041 |   73.186 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -1.144 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -1.144 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/CN 
Endpoint:   Delay2_reg_reg[0][18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.821
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.179
- Arrival Time                 46.199
= Slack Time                   26.980
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   51.980 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   51.980 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   53.435 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   53.436 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   54.182 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   54.182 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   54.737 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   54.737 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   55.428 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   55.429 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   56.467 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   56.467 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   57.355 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   57.355 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   58.244 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   58.245 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   59.147 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   59.148 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   60.045 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   60.045 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   60.981 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   60.981 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   61.868 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   61.868 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   62.778 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   62.778 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   63.747 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   63.748 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   64.897 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   64.899 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.862 |   65.843 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.863 |   65.843 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.750 |   66.731 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.751 |   66.731 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  40.632 |   67.612 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.632 |   67.613 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  41.526 |   68.507 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.527 |   68.507 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  42.418 |   69.398 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.418 |   69.399 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  43.304 |   70.284 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.305 |   70.285 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.840 |  44.144 |   71.125 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  44.145 |   71.125 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.878 |  45.023 |   72.004 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.001 |  45.024 |   72.004 | 
     | add_151_40/g513/S                  |   ^   | Out[18]                          | FA_5VX1     | 1.175 |  46.199 |   73.179 | 
     | Delay2_reg_reg[0][18]/SD           |   ^   | Out[18]                          | SDFFRQ_5VX1 | 0.000 |  46.199 |   73.179 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -1.980 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -1.980 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/CN 
Endpoint:   Delay2_reg_reg[0][17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.816
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.184
- Arrival Time                 45.273
= Slack Time                   27.910
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   52.910 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   52.910 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   54.365 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.456 |   54.366 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   55.112 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   55.112 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   55.667 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   55.667 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   56.358 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   56.359 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   57.397 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   57.398 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   58.285 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   58.286 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   59.174 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   59.175 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   60.077 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   60.078 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.065 |   60.975 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   60.975 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   61.911 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   61.911 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   62.798 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   62.799 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   63.708 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   63.708 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   64.677 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   64.678 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   65.827 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   65.829 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.863 |   66.773 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.863 |   66.773 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.750 |   67.661 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.751 |   67.661 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  40.632 |   68.542 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.633 |   68.543 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  41.527 |   69.437 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.527 |   69.437 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  42.418 |   70.328 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.418 |   70.329 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  43.304 |   71.214 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.305 |   71.215 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.840 |  44.145 |   72.055 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  44.145 |   72.055 | 
     | add_151_40/g514/S                  |   ^   | Out[17]                          | FA_5VX1     | 1.128 |  45.273 |   73.183 | 
     | Delay2_reg_reg[0][17]/SD           |   ^   | Out[17]                          | SDFFRQ_5VX1 | 0.000 |  45.273 |   73.184 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -2.910 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -2.910 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/CN 
Endpoint:   Delay2_reg_reg[0][16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.815
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.185
- Arrival Time                 44.438
= Slack Time                   28.746
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   53.746 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   53.746 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   55.201 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   55.202 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   55.948 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   55.948 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   56.503 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   56.503 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   57.194 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   57.195 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   58.233 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   58.234 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   59.121 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   59.122 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   60.010 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   60.011 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   60.913 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   60.914 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   61.811 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   61.811 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   62.747 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   62.747 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   63.634 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   63.635 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   64.544 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   64.544 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   65.513 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   65.514 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   66.663 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   66.665 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.863 |   67.609 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.863 |   67.609 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.750 |   68.497 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.751 |   68.497 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  40.632 |   69.379 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.633 |   69.379 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  41.527 |   70.273 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.527 |   70.273 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  42.418 |   71.164 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.418 |   71.165 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.886 |  43.304 |   72.051 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.001 |  43.305 |   72.051 | 
     | add_151_40/g515/S                  |   ^   | Out[16]                          | FA_5VX1     | 1.133 |  44.438 |   73.184 | 
     | Delay2_reg_reg[0][16]/SD           |   ^   | Out[16]                          | SDFFRQ_5VX1 | 0.000 |  44.438 |   73.185 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -3.746 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -3.746 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/CN 
Endpoint:   Delay2_reg_reg[0][15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.187
- Arrival Time                 43.538
= Slack Time                   29.649
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   54.649 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   54.649 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   56.103 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   56.104 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   56.850 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   56.851 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   57.405 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   57.405 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   58.097 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   58.097 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   59.136 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   59.136 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   60.024 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   60.024 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   60.913 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   60.913 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   61.816 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   61.816 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   62.713 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   62.714 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   63.649 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   63.650 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   64.537 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   64.537 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   65.446 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   65.447 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   66.416 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   66.417 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   67.566 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   67.568 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.862 |   68.511 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.863 |   68.512 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.750 |   69.399 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.751 |   69.399 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  40.632 |   70.281 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.633 |   70.281 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  41.527 |   71.175 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.527 |   71.176 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.891 |  42.418 |   72.066 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.001 |  42.418 |   72.067 | 
     | add_151_40/g516/S                  |   ^   | Out[15]                          | FA_5VX1     | 1.120 |  43.538 |   73.187 | 
     | Delay2_reg_reg[0][15]/SD           |   ^   | Out[15]                          | SDFFRQ_5VX1 | 0.000 |  43.538 |   73.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -4.649 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -4.649 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.816
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.184
- Arrival Time                 42.657
= Slack Time                   30.527
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   55.527 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   55.527 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   56.981 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   56.982 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   57.728 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   57.729 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   58.283 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   58.283 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   58.974 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   58.975 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   60.013 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   60.014 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   60.901 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   60.902 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   61.791 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   61.791 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   62.694 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   62.694 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   63.591 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   63.592 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   64.527 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   64.528 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   65.414 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   65.415 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   66.324 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   66.325 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   67.293 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   67.294 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   68.444 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   68.445 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.862 |   69.389 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.863 |   69.390 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.750 |   70.277 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.751 |   70.277 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  40.632 |   71.159 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.633 |   71.159 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.894 |  41.527 |   72.053 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  41.527 |   72.054 | 
     | add_151_40/g517/S                  |   ^   | Out[14]                          | FA_5VX1     | 1.130 |  42.657 |   73.184 | 
     | Delay2_reg_reg[0][14]/SD           |   ^   | Out[14]                          | SDFFRQ_5VX1 | 0.000 |  42.657 |   73.184 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -5.527 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -5.527 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.814
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.186
- Arrival Time                 41.781
= Slack Time                   31.405
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   56.405 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   56.405 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   57.860 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   57.860 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   58.606 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   58.607 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   59.161 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   59.162 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   59.853 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   59.853 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   60.892 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   60.892 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   61.780 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   61.780 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   62.669 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   62.669 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   63.572 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   63.573 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   64.469 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   64.470 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   65.405 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   65.406 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   66.293 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   66.293 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   67.202 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   67.203 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   68.172 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   68.173 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   69.322 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   69.324 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.862 |   70.267 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.863 |   70.268 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.750 |   71.155 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.751 |   71.156 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.881 |  40.632 |   72.037 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  40.632 |   72.037 | 
     | add_151_40/g518/S                  |   ^   | Out[13]                          | FA_5VX1     | 1.148 |  41.781 |   73.186 | 
     | Delay2_reg_reg[0][13]/SD           |   ^   | Out[13]                          | SDFFRQ_5VX1 | 0.000 |  41.781 |   73.186 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -6.405 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -6.405 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.814
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.186
- Arrival Time                 40.898
= Slack Time                   32.289
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   57.289 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   57.289 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   58.743 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   58.744 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   59.490 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   59.491 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   60.045 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   60.045 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   60.737 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   60.737 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   61.776 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   61.776 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   62.664 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   62.664 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   63.553 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   63.553 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   64.456 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   64.456 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   65.353 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   65.354 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   66.289 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   66.290 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   67.176 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   67.177 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   68.086 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   68.087 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   69.056 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   69.056 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   70.206 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   70.207 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.862 |   71.151 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.863 |   71.152 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.887 |  39.750 |   72.039 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  39.751 |   72.039 | 
     | add_151_40/g519/S                  |   ^   | Out[12]                          | FA_5VX1     | 1.147 |  40.897 |   73.186 | 
     | Delay2_reg_reg[0][12]/SD           |   ^   | Out[12]                          | SDFFRQ_5VX1 | 0.000 |  40.898 |   73.186 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -7.289 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -7.289 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.817
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.183
- Arrival Time                 40.031
= Slack Time                   33.153
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   58.153 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   58.153 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   59.607 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   59.608 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   60.354 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   60.355 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   60.909 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   60.909 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   61.601 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   61.601 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   62.640 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   62.640 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   63.528 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   63.528 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   64.417 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   64.417 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   65.320 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   65.320 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   66.217 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   66.218 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   67.153 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   67.154 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   68.040 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   68.041 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   68.950 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   68.951 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   69.920 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   69.920 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   71.070 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   71.071 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.944 |  38.862 |   72.015 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  38.863 |   72.016 | 
     | add_151_40/g520/S                  |   ^   | Out[11]                          | FA_5VX1     | 1.168 |  40.030 |   73.183 | 
     | Delay2_reg_reg[0][11]/SD           |   ^   | Out[11]                          | SDFFRQ_5VX1 | 0.000 |  40.031 |   73.183 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -8.153 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -8.153 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.823
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.177
- Arrival Time                 39.188
= Slack Time                   33.989
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   58.989 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   58.989 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   60.444 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   60.444 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   61.190 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   61.191 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   61.745 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   61.746 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   62.437 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   62.437 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   63.476 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   63.476 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   64.364 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   64.364 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   65.253 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   65.253 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   66.156 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   66.157 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   67.053 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   67.054 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   67.989 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   67.990 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   68.877 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   68.877 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   69.786 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   69.787 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   70.756 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   70.757 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 1.149 |  37.917 |   71.906 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.002 |  37.919 |   71.908 | 
     | add_151_40/g521/S                  |   ^   | Out[10]                          | FA_5VX1     | 1.268 |  39.187 |   73.176 | 
     | Delay2_reg_reg[0][10]/SD           |   ^   | Out[10]                          | SDFFRQ_5VX1 | 0.000 |  39.188 |   73.177 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -8.989 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -8.989 | 
     +-------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/CN 
Endpoint:   Delay2_reg_reg[0][9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.840
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.160
- Arrival Time                 38.121
= Slack Time                   35.038
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   60.038 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   60.038 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   61.493 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   61.494 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   62.239 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   62.240 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   62.794 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   62.795 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   63.486 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   63.486 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   64.525 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   64.525 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   65.413 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   65.413 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   66.302 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   66.302 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   67.205 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   67.206 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   68.103 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   68.103 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   69.038 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   69.039 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   69.926 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   69.926 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   70.835 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   70.836 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.969 |  36.767 |   71.805 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.001 |  36.768 |   71.806 | 
     | add_151_40/g522/S                  |   ^   | Out[9]                           | FA_5VX1     | 1.353 |  38.121 |   73.159 | 
     | Delay2_reg_reg[0][9]/SD            |   ^   | Out[9]                           | SDFFRQ_5VX1 | 0.000 |  38.121 |   73.160 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -10.038 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -10.038 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.825
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.175
- Arrival Time                 37.034
= Slack Time                   36.141
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   61.141 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   61.141 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   62.596 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   62.597 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   63.342 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   63.343 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   63.897 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   63.898 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   64.589 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   64.589 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   65.628 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   65.628 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   66.516 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   66.516 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   67.405 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   67.405 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   68.308 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   68.309 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   69.206 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   69.206 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   70.141 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   70.142 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   71.029 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   71.029 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.909 |  35.797 |   71.939 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.001 |  35.798 |   71.939 | 
     | add_151_40/g523/S                  |   ^   | Out[8]                           | FA_5VX1     | 1.235 |  37.033 |   73.174 | 
     | Delay2_reg_reg[0][8]/SD            |   ^   | Out[8]                           | SDFFRQ_5VX1 | 0.000 |  37.034 |   73.175 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -11.141 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -11.141 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.817
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.183
- Arrival Time                 36.060
= Slack Time                   37.123
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   62.123 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   62.123 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   63.578 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   63.578 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   64.324 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   64.325 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   64.879 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   64.880 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   65.571 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   65.571 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   66.610 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   66.610 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   67.498 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   67.498 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   68.387 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   68.387 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   69.290 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   69.290 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   70.187 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   70.188 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   71.123 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   71.124 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.887 |  34.888 |   72.011 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.888 |   72.011 | 
     | add_151_40/g524/S                  |   ^   | Out[7]                           | FA_5VX1     | 1.171 |  36.059 |   73.182 | 
     | Delay2_reg_reg[0][7]/SD            |   ^   | Out[7]                           | SDFFRQ_5VX1 | 0.000 |  36.060 |   73.183 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -12.123 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -12.123 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.187
- Arrival Time                 35.151
= Slack Time                   38.036
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.036 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   63.036 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   64.490 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   64.491 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   65.237 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   65.238 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   65.792 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   65.792 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   66.484 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   66.484 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   67.523 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   67.523 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   68.411 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   68.411 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   69.300 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   69.300 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   70.203 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   70.203 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.064 |   71.100 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   71.101 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.935 |  34.000 |   72.036 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.001 |  34.001 |   72.037 | 
     | add_151_40/g525/S                  |   ^   | Out[6]                           | FA_5VX1     | 1.150 |  35.151 |   73.187 | 
     | Delay2_reg_reg[0][6]/SD            |   ^   | Out[6]                           | SDFFRQ_5VX1 | 0.000 |  35.151 |   73.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -13.036 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -13.036 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.815
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.185
- Arrival Time                 34.226
= Slack Time                   38.958
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.958 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   63.958 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   65.413 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   65.413 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   66.159 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   66.160 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   66.714 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   66.715 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   67.406 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   67.406 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   68.445 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   68.445 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   69.333 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   69.333 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   70.222 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   70.222 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   71.125 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   71.126 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.897 |  33.065 |   72.023 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  33.065 |   72.023 | 
     | add_151_40/g526/S                  |   ^   | Out[5]                           | FA_5VX1     | 1.161 |  34.226 |   73.184 | 
     | Delay2_reg_reg[0][5]/SD            |   ^   | Out[5]                           | SDFFRQ_5VX1 | 0.000 |  34.226 |   73.185 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -13.958 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -13.958 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/CN 
Endpoint:   Delay2_reg_reg[0][4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.187
- Arrival Time                 33.315
= Slack Time                   39.871
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   64.871 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   64.871 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   66.326 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   66.327 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   67.073 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   67.073 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   67.628 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   67.628 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   68.319 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   68.320 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   69.358 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   69.358 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   70.246 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   70.246 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   71.135 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   71.136 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.903 |  32.167 |   72.038 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  32.168 |   72.039 | 
     | add_151_40/g527/S                  |   ^   | Out[4]                           | FA_5VX1     | 1.148 |  33.315 |   73.187 | 
     | Delay2_reg_reg[0][4]/SD            |   ^   | Out[4]                           | SDFFRQ_5VX1 | 0.000 |  33.315 |   73.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -14.871 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -14.871 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/CN 
Endpoint:   Delay2_reg_reg[0][3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.813
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.187
- Arrival Time                 32.404
= Slack Time                   40.784
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   65.784 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   65.784 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   67.238 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   67.239 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   67.985 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   67.986 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   68.540 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   68.540 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   69.232 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   69.232 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.039 |  29.487 |   70.271 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.487 |   70.271 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.888 |  30.375 |   71.159 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  30.375 |   71.159 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.889 |  31.264 |   72.048 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  31.264 |   72.048 | 
     | add_151_40/g528/S                  |   ^   | Out[3]                           | FA_5VX1     | 1.139 |  32.403 |   73.187 | 
     | Delay2_reg_reg[0][3]/SD            |   ^   | Out[3]                           | SDFFRQ_5VX1 | 0.000 |  32.404 |   73.187 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -15.784 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -15.784 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/CN 
Endpoint:   Delay2_reg_reg[0][2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.812
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.188
- Arrival Time                 31.542
= Slack Time                   41.646
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   66.646 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   66.646 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   68.100 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   68.101 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   68.847 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   68.847 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   69.402 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   69.402 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   70.093 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   70.094 | 
     | csa_tree_add_125_31_groupi/g505/CO |   ^   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.736 |  29.184 |   70.830 | 
     | csa_tree_add_125_31_groupi/g504/A  |   ^   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.000 |  29.184 |   70.830 | 
     | csa_tree_add_125_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1     | 1.214 |  30.399 |   72.044 | 
     | add_151_40/g529/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1     | 0.000 |  30.399 |   72.045 | 
     | add_151_40/g529/S                  |   ^   | Out[2]                           | FA_5VX1     | 1.143 |  31.542 |   73.188 | 
     | Delay2_reg_reg[0][2]/SD            |   ^   | Out[2]                           | SDFFRQ_5VX1 | 0.000 |  31.542 |   73.188 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -16.646 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -16.646 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/CN 
Endpoint:   Delay2_reg_reg[0][1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.812
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.188
- Arrival Time                 30.820
= Slack Time                   42.368
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   67.368 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   67.368 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.455 |  26.455 |   68.822 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.001 |  26.455 |   68.823 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.746 |  27.201 |   69.569 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.001 |  27.202 |   69.569 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.554 |  27.756 |   70.124 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.757 |   70.124 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.691 |  28.448 |   70.815 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  28.448 |   70.816 | 
     | csa_tree_add_125_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 1.264 |  29.712 |   72.080 | 
     | add_151_40/g530/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.713 |   72.080 | 
     | add_151_40/g530/S                  |   ^   | Out[1]                           | FA_5VX1     | 1.107 |  30.820 |   73.187 | 
     | Delay2_reg_reg[0][1]/SD            |   ^   | Out[1]                           | SDFFRQ_5VX1 | 0.000 |  30.820 |   73.188 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -17.368 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -17.368 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/CN 
Endpoint:   Delay2_reg_reg[0][0]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q    (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.943
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.057
- Arrival Time                 28.675
= Slack Time                   44.382
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                |             |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                            |             |       |  25.000 |   69.382 | 
     | Delay1_out1_reg[0]/CN              |   v   | clk                            | SDFFRQ_5VX1 | 0.000 |  25.000 |   69.382 | 
     | Delay1_out1_reg[0]/Q               |   ^   | Delay1_out1[0]                 | SDFFRQ_5VX1 | 1.369 |  26.369 |   70.751 | 
     | csa_tree_add_125_31_groupi/g7523/A |   ^   | Delay1_out1[0]                 | IN_5VX1     | 0.001 |  26.370 |   70.752 | 
     | csa_tree_add_125_31_groupi/g7523/Q |   v   | csa_tree_add_125_31_groupi/n_2 | IN_5VX1     | 0.716 |  27.086 |   71.468 | 
     | csa_tree_add_125_31_groupi/g506/A  |   v   | csa_tree_add_125_31_groupi/n_2 | HA_5VX1     | 0.000 |  27.086 |   71.468 | 
     | csa_tree_add_125_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.837 |  27.923 |   72.305 | 
     | add_151_40/g531/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.000 |  27.923 |   72.305 | 
     | add_151_40/g531/S                  |   v   | Out[0]                         | HA_5VX1     | 0.752 |  28.675 |   73.057 | 
     | Delay2_reg_reg[0][0]/SD            |   v   | Out[0]                         | SDFFRQ_5VX1 | 0.000 |  28.675 |   73.057 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -19.382 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -19.382 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.089
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.911
- Arrival Time                 27.001
= Slack Time                   45.910
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   70.910 | 
     | Delay1_out1_reg[5]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   70.910 | 
     | Delay1_out1_reg[5]/Q  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 2.000 |  27.000 |   72.910 | 
     | Delay1_out1_reg[5]/D  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 0.001 |  27.001 |   72.911 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -20.910 | 
     | Delay1_out1_reg[5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -20.910 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.086
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.914
- Arrival Time                 26.923
= Slack Time                   45.991
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   70.991 | 
     | Delay_out1_reg[5]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   70.991 | 
     | Delay_out1_reg[5]/Q   |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.920 |  26.920 |   72.911 | 
     | Delay1_out1_reg[5]/SD |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.002 |  26.923 |   72.914 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -20.991 | 
     | Delay1_out1_reg[5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -20.991 | 
     +----------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay1_out1_reg[11]/CN 
Endpoint:   Delay1_out1_reg[11]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.085
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.915
- Arrival Time                 26.914
= Slack Time                   46.001
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.001 | 
     | Delay_out1_reg[11]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.001 | 
     | Delay_out1_reg[11]/Q   |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.911 |  26.911 |   72.912 | 
     | Delay1_out1_reg[11]/SD |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.003 |  26.914 |   72.915 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.001 | 
     | Delay1_out1_reg[11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.001 | 
     +-----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay_out1_reg[5]/CN 
Endpoint:   Delay_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.071
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.929
- Arrival Time                 26.922
= Slack Time                   46.008
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.008 | 
     | Delay_out1_reg[5]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.008 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.920 |  26.920 |   72.928 | 
     | Delay_out1_reg[5]/D  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.001 |  26.922 |   72.929 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.008 | 
     | Delay_out1_reg[5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.008 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.069
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.931
- Arrival Time                 26.912
= Slack Time                   46.019
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.019 | 
     | Delay_out1_reg[11]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.019 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.911 |  26.911 |   72.930 | 
     | Delay_out1_reg[11]/D  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.001 |  26.912 |   72.931 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.019 | 
     | Delay_out1_reg[11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.019 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.067
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.933
- Arrival Time                 26.907
= Slack Time                   46.026
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.026 | 
     | Delay1_out1_reg[6]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.026 | 
     | Delay1_out1_reg[6]/Q  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 1.906 |  26.906 |   72.932 | 
     | Delay1_out1_reg[6]/D  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 0.001 |  26.907 |   72.933 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.026 | 
     | Delay1_out1_reg[6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.026 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.048
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.952
- Arrival Time                 26.819
= Slack Time                   46.134
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.134 | 
     | Delay1_out1_reg[12]/CN |   v   | clk             | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.134 | 
     | Delay1_out1_reg[12]/Q  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 1.818 |  26.818 |   72.952 | 
     | Delay1_out1_reg[12]/D  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 0.000 |  26.819 |   72.952 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.134 | 
     | Delay1_out1_reg[12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.134 | 
     +-----------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay1_out1_reg[2]/CN 
Endpoint:   Delay1_out1_reg[2]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.052
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.948
- Arrival Time                 26.774
= Slack Time                   46.173
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.173 | 
     | Delay_out1_reg[2]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.173 | 
     | Delay_out1_reg[2]/Q   |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.773 |  26.773 |   72.946 | 
     | Delay1_out1_reg[2]/SD |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.002 |  26.774 |   72.948 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.173 | 
     | Delay1_out1_reg[2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.173 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay_out1_reg[2]/CN 
Endpoint:   Delay_out1_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.038
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.962
- Arrival Time                 26.774
= Slack Time                   46.189
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.189 | 
     | Delay_out1_reg[2]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.189 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.773 |  26.773 |   72.962 | 
     | Delay_out1_reg[2]/D  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.001 |  26.774 |   72.962 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.189 | 
     | Delay_out1_reg[2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.189 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.043
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.957
- Arrival Time                 26.732
= Slack Time                   46.224
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.224 | 
     | Delay_out1_reg[12]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.224 | 
     | Delay_out1_reg[12]/Q   |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.732 |  26.731 |   72.956 | 
     | Delay1_out1_reg[12]/SD |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.001 |  26.732 |   72.957 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.224 | 
     | Delay1_out1_reg[12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.224 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.031
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.969
- Arrival Time                 26.742
= Slack Time                   46.228
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.228 | 
     | Delay1_out1_reg[7]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.228 | 
     | Delay1_out1_reg[7]/Q  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 1.741 |  26.741 |   72.968 | 
     | Delay1_out1_reg[7]/D  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 0.001 |  26.742 |   72.969 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.228 | 
     | Delay1_out1_reg[7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.228 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay_out1_reg[12]/CN 
Endpoint:   Delay_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.029
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.971
- Arrival Time                 26.732
= Slack Time                   46.239
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.239 | 
     | Delay_out1_reg[12]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.239 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.732 |  26.731 |   72.970 | 
     | Delay_out1_reg[12]/D  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.001 |  26.732 |   72.971 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.239 | 
     | Delay_out1_reg[12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.239 | 
     +----------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.040
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.960
- Arrival Time                 26.718
= Slack Time                   46.242
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.242 | 
     | Delay_out1_reg[4]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.242 | 
     | Delay_out1_reg[4]/Q   |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.716 |  26.716 |   72.958 | 
     | Delay1_out1_reg[4]/SD |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.001 |  26.718 |   72.960 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.242 | 
     | Delay1_out1_reg[4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.242 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay_out1_reg[4]/CN 
Endpoint:   Delay_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.025
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.975
- Arrival Time                 26.717
= Slack Time                   46.257
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.257 | 
     | Delay_out1_reg[4]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.257 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.716 |  26.716 |   72.974 | 
     | Delay_out1_reg[4]/D  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.001 |  26.717 |   72.975 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.257 | 
     | Delay_out1_reg[4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.257 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.036
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.964
- Arrival Time                 26.697
= Slack Time                   46.268
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.268 | 
     | Delay_out1_reg[7]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.268 | 
     | Delay_out1_reg[7]/Q   |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.696 |  26.696 |   72.963 | 
     | Delay1_out1_reg[7]/SD |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  26.697 |   72.964 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.268 | 
     | Delay1_out1_reg[7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.268 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.022
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.978
- Arrival Time                 26.701
= Slack Time                   46.277
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.277 | 
     | Delay1_out1_reg[4]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.277 | 
     | Delay1_out1_reg[4]/Q  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 1.700 |  26.700 |   72.977 | 
     | Delay1_out1_reg[4]/D  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 0.001 |  26.701 |   72.978 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.277 | 
     | Delay1_out1_reg[4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.277 | 
     +----------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.021
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.979
- Arrival Time                 26.697
= Slack Time                   46.282
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.282 | 
     | Delay1_out1_reg[10]/CN |   v   | clk             | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.282 | 
     | Delay1_out1_reg[10]/Q  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 1.696 |  26.696 |   72.978 | 
     | Delay1_out1_reg[10]/D  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 0.000 |  26.697 |   72.979 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.282 | 
     | Delay1_out1_reg[10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.282 | 
     +-----------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay_out1_reg[7]/CN 
Endpoint:   Delay_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.021
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.979
- Arrival Time                 26.697
= Slack Time                   46.282
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.282 | 
     | Delay_out1_reg[7]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.282 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.696 |  26.696 |   72.978 | 
     | Delay_out1_reg[7]/D  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.001 |  26.697 |   72.979 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.282 | 
     | Delay_out1_reg[7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.282 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.031
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.969
- Arrival Time                 26.674
= Slack Time                   46.295
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.295 | 
     | Delay_out1_reg[6]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.295 | 
     | Delay_out1_reg[6]/Q   |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.673 |  26.673 |   72.968 | 
     | Delay1_out1_reg[6]/SD |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.001 |  26.674 |   72.969 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.295 | 
     | Delay1_out1_reg[6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.295 | 
     +----------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay_out1_reg[6]/CN 
Endpoint:   Delay_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.017
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.983
- Arrival Time                 26.674
= Slack Time                   46.309
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.309 | 
     | Delay_out1_reg[6]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.309 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.673 |  26.673 |   72.983 | 
     | Delay_out1_reg[6]/D  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.001 |  26.674 |   72.983 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.309 | 
     | Delay_out1_reg[6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.309 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay1_out1_reg[3]/CN 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[3]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.016
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.984
- Arrival Time                 26.673
= Slack Time                   46.310
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.310 | 
     | Delay1_out1_reg[3]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.310 | 
     | Delay1_out1_reg[3]/Q  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 1.673 |  26.673 |   72.983 | 
     | Delay1_out1_reg[3]/D  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 0.001 |  26.673 |   72.984 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.310 | 
     | Delay1_out1_reg[3]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.310 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.028
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.972
- Arrival Time                 26.660
= Slack Time                   46.311
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.311 | 
     | Delay_out1_reg[10]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.311 | 
     | Delay_out1_reg[10]/Q   |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.660 |  26.660 |   72.971 | 
     | Delay1_out1_reg[10]/SD |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.001 |  26.660 |   72.972 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.311 | 
     | Delay1_out1_reg[10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.311 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay_out1_reg[10]/CN 
Endpoint:   Delay_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.014
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.986
- Arrival Time                 26.660
= Slack Time                   46.326
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.326 | 
     | Delay_out1_reg[10]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.326 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 1.660 |  26.660 |   72.985 | 
     | Delay_out1_reg[10]/D  |   v   | Delay_out1[10] | SDFFRQ_5VX1 | 0.001 |  26.660 |   72.986 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.326 | 
     | Delay_out1_reg[10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.326 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay1_out1_reg[9]/CN 
Endpoint:   Delay1_out1_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[9]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.008
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.992
- Arrival Time                 26.631
= Slack Time                   46.361
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.361 | 
     | Delay1_out1_reg[9]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.361 | 
     | Delay1_out1_reg[9]/Q  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 1.631 |  26.631 |   72.992 | 
     | Delay1_out1_reg[9]/D  |   v   | Delay1_out1[9] | SDFFRQ_5VX1 | 0.001 |  26.631 |   72.992 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.361 | 
     | Delay1_out1_reg[9]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.361 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[13]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.004
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.996
- Arrival Time                 26.613
= Slack Time                   46.383
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.383 | 
     | Delay1_out1_reg[13]/CN |   v   | clk             | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.383 | 
     | Delay1_out1_reg[13]/Q  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 1.612 |  26.612 |   72.995 | 
     | Delay1_out1_reg[13]/D  |   v   | Delay1_out1[13] | SDFFRQ_5VX1 | 0.000 |  26.613 |   72.996 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.383 | 
     | Delay1_out1_reg[13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.383 | 
     +-----------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.015
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.985
- Arrival Time                 26.594
= Slack Time                   46.391
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.391 | 
     | Delay_out1_reg[13]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.391 | 
     | Delay_out1_reg[13]/Q   |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 1.593 |  26.593 |   72.985 | 
     | Delay1_out1_reg[13]/SD |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 0.001 |  26.594 |   72.985 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.391 | 
     | Delay1_out1_reg[13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.391 | 
     +-----------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay1_out1_reg[14]/CN 
Endpoint:   Delay1_out1_reg[14]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.013
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.987
- Arrival Time                 26.585
= Slack Time                   46.402
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.402 | 
     | Delay_out1_reg[14]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.402 | 
     | Delay_out1_reg[14]/Q   |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 1.584 |  26.584 |   72.986 | 
     | Delay1_out1_reg[14]/SD |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 0.001 |  26.585 |   72.987 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.402 | 
     | Delay1_out1_reg[14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.402 | 
     +-----------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay1_out1_reg[15]/CN 
Endpoint:   Delay1_out1_reg[15]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.012
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.988
- Arrival Time                 26.583
= Slack Time                   46.404
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.404 | 
     | Delay_out1_reg[15]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.404 | 
     | Delay_out1_reg[15]/Q   |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 1.583 |  26.583 |   72.987 | 
     | Delay1_out1_reg[15]/SD |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 0.001 |  26.583 |   72.988 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.404 | 
     | Delay1_out1_reg[15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.404 | 
     +-----------------------------------------------------------------------------------+ 

