/* SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause */
/*
 * Copyright (C) 2024 Inochi Amaoto <inochiama@gmail.com>
 */

#ifndef __DT_BINDINGS_SOPHGO_SG2044_CLK_H__
#define __DT_BINDINGS_SOPHGO_SG2044_CLK_H__

#define CLK_FPLL0			0
#define CLK_FPLL1			1
#define CLK_FPLL2			2
#define CLK_DPLL0			3
#define CLK_DPLL1			4
#define CLK_DPLL2			5
#define CLK_DPLL3			6
#define CLK_DPLL4			7
#define CLK_DPLL5			8
#define CLK_DPLL6			9
#define CLK_DPLL7			10
#define CLK_MPLL0			11
#define CLK_MPLL1			12
#define CLK_MPLL2			13
#define CLK_MPLL3			14
#define CLK_MPLL4			15
#define CLK_MPLL5			16
#define CLK_DIV_AP_CPU_NORMAL_FIXED	17
#define CLK_DIV_AP_CPU_NORMAL_MAIN	18
#define CLK_DIV_RP_SYS_FIXED		19
#define CLK_DIV_RP_SYS_MAIN		20
#define CLK_DIV_TPU_SYS_FIXED		21
#define CLK_DIV_TPU_SYS_MAIN		22
#define CLK_DIV_CC_GRP_SYS_FIXED	23
#define CLK_DIV_CC_GRP_SYS_MAIN		24
#define CLK_DIV_SRC0_FIXED		25
#define CLK_DIV_SRC0_MAIN		26
#define CLK_DIV_SRC1_FIXED		27
#define CLK_DIV_SRC1_MAIN		28
#define CLK_DIV_CXP_MAC_FIXED		29
#define CLK_DIV_CXP_MAC_MAIN		30
#define CLK_DIV_DDR0_FIXED		31
#define CLK_DIV_DDR0_MAIN		32
#define CLK_DIV_DDR1_FIXED		33
#define CLK_DIV_DDR1_MAIN		34
#define CLK_DIV_DDR2_FIXED		35
#define CLK_DIV_DDR2_MAIN		36
#define CLK_DIV_DDR3_FIXED		37
#define CLK_DIV_DDR3_MAIN		38
#define CLK_DIV_DDR4_FIXED		39
#define CLK_DIV_DDR4_MAIN		40
#define CLK_DIV_DDR5_FIXED		41
#define CLK_DIV_DDR5_MAIN		42
#define CLK_DIV_DDR6_FIXED		43
#define CLK_DIV_DDR6_MAIN		44
#define CLK_DIV_DDR7_FIXED		45
#define CLK_DIV_DDR7_MAIN		46
#define CLK_DIV_TOP_50M			47
#define CLK_DIV_TOP_AXI0		48
#define CLK_DIV_TOP_AXI_HSPERI		49
#define CLK_DIV_TIMER1			50
#define CLK_DIV_TIMER2			51
#define CLK_DIV_TIMER3			52
#define CLK_DIV_TIMER4			53
#define CLK_DIV_TIMER5			54
#define CLK_DIV_TIMER6			55
#define CLK_DIV_TIMER7			56
#define CLK_DIV_TIMER8			57
#define CLK_DIV_CXP_TEST_PHY		58
#define CLK_DIV_CXP_TEST_ETH_PHY	59
#define CLK_DIV_C2C0_TEST_PHY		60
#define CLK_DIV_C2C1_TEST_PHY		61
#define CLK_DIV_PCIE_1G			62
#define CLK_DIV_UART_500M		63
#define CLK_DIV_GPIO_DB			64
#define CLK_DIV_SD			65
#define CLK_DIV_SD_100K			66
#define CLK_DIV_EMMC			67
#define CLK_DIV_EMMC_100K		68
#define CLK_DIV_EFUSE			69
#define CLK_DIV_TX_ETH0			70
#define CLK_DIV_PTP_REF_I_ETH0		71
#define CLK_DIV_REF_ETH0		72
#define CLK_DIV_PKA			73
#define CLK_MUX_DDR0			74
#define CLK_MUX_DDR1			75
#define CLK_MUX_DDR2			76
#define CLK_MUX_DDR3			77
#define CLK_MUX_DDR4			78
#define CLK_MUX_DDR5			79
#define CLK_MUX_DDR6			80
#define CLK_MUX_DDR7			81
#define CLK_MUX_CC_GRP_SYS		82
#define CLK_MUX_TPU_SYS			83
#define CLK_MUX_RP_SYS			84
#define CLK_MUX_AP_CPU_NORMAL		85
#define CLK_MUX_SRC0			86
#define CLK_MUX_SRC1			87
#define CLK_MUX_CXP_MAC			88
#define CLK_GATE_AP_CPU_NORMAL		89
#define CLK_GATE_RP_SYS			90
#define CLK_GATE_TPU_SYS		91
#define CLK_GATE_CC_GRP_SYS		92
#define CLK_GATE_SRC0			93
#define CLK_GATE_SRC1			94
#define CLK_GATE_DDR0			95
#define CLK_GATE_DDR1			96
#define CLK_GATE_DDR2			97
#define CLK_GATE_DDR3			98
#define CLK_GATE_DDR4			99
#define CLK_GATE_DDR5			100
#define CLK_GATE_DDR6			101
#define CLK_GATE_DDR7			102
#define CLK_GATE_TOP_50M		103
#define CLK_GATE_SC_RX			104
#define CLK_GATE_SC_RX_X0Y1		105
#define CLK_GATE_TOP_AXI0		106
#define CLK_GATE_INTC0			107
#define CLK_GATE_INTC1			108
#define CLK_GATE_INTC2			109
#define CLK_GATE_INTC3			110
#define CLK_GATE_MAILBOX0		111
#define CLK_GATE_MAILBOX1		112
#define CLK_GATE_MAILBOX2		113
#define CLK_GATE_MAILBOX3		114
#define CLK_GATE_TOP_AXI_HSPERI		115
#define CLK_GATE_APB_TIMER		116
#define CLK_GATE_TIMER1			117
#define CLK_GATE_TIMER2			118
#define CLK_GATE_TIMER3			119
#define CLK_GATE_TIMER4			120
#define CLK_GATE_TIMER5			121
#define CLK_GATE_TIMER6			122
#define CLK_GATE_TIMER7			123
#define CLK_GATE_TIMER8			124
#define CLK_GATE_CXP_CFG		125
#define CLK_GATE_CXP_MAC		126
#define CLK_GATE_CXP_TEST_PHY		127
#define CLK_GATE_CXP_TEST_ETH_PHY	128
#define CLK_GATE_PCIE_1G		129
#define CLK_GATE_C2C0_TEST_PHY		130
#define CLK_GATE_C2C1_TEST_PHY		131
#define CLK_GATE_UART_500M		132
#define CLK_GATE_APB_UART		133
#define CLK_GATE_APB_SPI		134
#define CLK_GATE_AHB_SPIFMC		135
#define CLK_GATE_APB_I2C		136
#define CLK_GATE_AXI_DBG_I2C		137
#define CLK_GATE_GPIO_DB		138
#define CLK_GATE_APB_GPIO_INTR		139
#define CLK_GATE_APB_GPIO		140
#define CLK_GATE_SD			141
#define CLK_GATE_AXI_SD			142
#define CLK_GATE_SD_100K		143
#define CLK_GATE_EMMC			144
#define CLK_GATE_AXI_EMMC		145
#define CLK_GATE_EMMC_100K		146
#define CLK_GATE_EFUSE			147
#define CLK_GATE_APB_EFUSE		148
#define CLK_GATE_SYSDMA_AXI		149
#define CLK_GATE_TX_ETH0		150
#define CLK_GATE_AXI_ETH0		151
#define CLK_GATE_PTP_REF_I_ETH0		152
#define CLK_GATE_REF_ETH0		153
#define CLK_GATE_APB_RTC		154
#define CLK_GATE_APB_PWM		155
#define CLK_GATE_APB_WDT		156
#define CLK_GATE_AXI_SRAM		157
#define CLK_GATE_AHB_ROM		158
#define CLK_GATE_PKA			159

#endif /* __DT_BINDINGS_SOPHGO_SG2044_CLK_H__ */
