<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110')">rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.71</td>
<td class="s10 cl rt"><a href="mod2792.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2792.html#Toggle" > 39.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2792.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208397"  onclick="showContent('inst_tag_208397')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208397_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208397_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208397_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208399"  onclick="showContent('inst_tag_208399')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208399_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208399_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208399_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208403"  onclick="showContent('inst_tag_208403')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208403_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208403_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208403_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208405"  onclick="showContent('inst_tag_208405')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208405_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208405_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208405_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208406"  onclick="showContent('inst_tag_208406')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208406_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208406_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208406_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208401"  onclick="showContent('inst_tag_208401')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208401_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208401_Toggle" >  2.48</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208401_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208402"  onclick="showContent('inst_tag_208402')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208402_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208402_Toggle" >  2.48</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208402_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208398"  onclick="showContent('inst_tag_208398')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 52.82</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208398_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208398_Toggle" >  8.07</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208398_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208417"  onclick="showContent('inst_tag_208417')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 52.97</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208417_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208417_Toggle" >  8.54</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208417_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208408"  onclick="showContent('inst_tag_208408')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.18</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208408_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208408_Toggle" >  9.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208408_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208412"  onclick="showContent('inst_tag_208412')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.28</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208412_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208412_Toggle" >  9.47</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208412_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208407"  onclick="showContent('inst_tag_208407')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208407_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208407_Toggle" >  9.63</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208407_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208414"  onclick="showContent('inst_tag_208414')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208414_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208414_Toggle" >  9.63</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208414_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208415"  onclick="showContent('inst_tag_208415')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208415_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208415_Toggle" >  9.63</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208415_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208409"  onclick="showContent('inst_tag_208409')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.64</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208409_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208409_Toggle" > 10.56</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208409_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208418"  onclick="showContent('inst_tag_208418')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 53.64</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208418_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208418_Toggle" > 10.56</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208418_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208410"  onclick="showContent('inst_tag_208410')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 54.06</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208410_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208410_Toggle" > 11.80</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208410_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208416"  onclick="showContent('inst_tag_208416')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 71.12</td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208416_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208416_Toggle" > 13.35</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208416_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208400"  onclick="showContent('inst_tag_208400')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 71.69</td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208400_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208400_Toggle" > 15.06</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208400_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208413"  onclick="showContent('inst_tag_208413')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 72.10</td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208413_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208413_Toggle" > 16.30</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208413_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208404"  onclick="showContent('inst_tag_208404')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></td>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208404_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2792.html#inst_tag_208404_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208404_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2792.html#inst_tag_208411"  onclick="showContent('inst_tag_208411')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 77.48</td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208411_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2792.html#inst_tag_208411_Toggle" > 32.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208411_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_208397'>
<hr>
<a name="inst_tag_208397"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208397" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208397_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208397_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208397_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170550" >ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208399'>
<hr>
<a name="inst_tag_208399"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208399" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208399_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208399_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208399_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170552" >ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208403'>
<hr>
<a name="inst_tag_208403"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208403" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208403_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208403_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208403_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170554" >ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208405'>
<hr>
<a name="inst_tag_208405"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208405" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208405_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208405_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208405_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170555" >ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208406'>
<hr>
<a name="inst_tag_208406"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208406" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208406_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208406_Toggle" >  2.17</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208406_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.85</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170556" >ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208401'>
<hr>
<a name="inst_tag_208401"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208401" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208401_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208401_Toggle" >  2.48</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208401_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.48</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1252.html#inst_tag_76104" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208402'>
<hr>
<a name="inst_tag_208402"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208402" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208402_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208402_Toggle" >  2.48</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208402_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.95</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.48</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1252.html#inst_tag_76105" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208398'>
<hr>
<a name="inst_tag_208398"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208398" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.82</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208398_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208398_Toggle" >  8.07</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208398_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.82</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.07</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170551" >ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208417'>
<hr>
<a name="inst_tag_208417"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208417" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.97</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208417_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208417_Toggle" >  8.54</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208417_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.97</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.54</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170567" >ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208408'>
<hr>
<a name="inst_tag_208408"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208408" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.18</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208408_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208408_Toggle" >  9.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208408_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.18</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.16</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170558" >ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208412'>
<hr>
<a name="inst_tag_208412"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208412" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.28</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208412_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208412_Toggle" >  9.47</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208412_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.28</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.47</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170562" >ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208407'>
<hr>
<a name="inst_tag_208407"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208407" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208407_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208407_Toggle" >  9.63</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208407_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.63</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170557" >ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208414'>
<hr>
<a name="inst_tag_208414"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208414" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208414_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208414_Toggle" >  9.63</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208414_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.63</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170564" >ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208415'>
<hr>
<a name="inst_tag_208415"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208415" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208415_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2792.html#inst_tag_208415_Toggle" >  9.63</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208415_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.63</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170565" >ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208409'>
<hr>
<a name="inst_tag_208409"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208409" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.64</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208409_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208409_Toggle" > 10.56</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208409_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.56</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 10.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170559" >ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208418'>
<hr>
<a name="inst_tag_208418"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208418" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.64</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208418_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208418_Toggle" > 10.56</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208418_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.56</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 10.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170568" >ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208410'>
<hr>
<a name="inst_tag_208410"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208410" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.06</td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208410_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208410_Toggle" > 11.80</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2792.html#inst_tag_208410_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.06</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.80</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 11.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170560" >ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208416'>
<hr>
<a name="inst_tag_208416"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208416" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.12</td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208416_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208416_Toggle" > 13.35</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208416_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.12</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.35</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 14.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170566" >ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208400'>
<hr>
<a name="inst_tag_208400"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208400" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.69</td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208400_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208400_Toggle" > 15.06</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208400_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.69</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.06</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170553" >ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208413'>
<hr>
<a name="inst_tag_208413"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208413" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.10</td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208413_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2792.html#inst_tag_208413_Toggle" > 16.30</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208413_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.10</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.30</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170563" >ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208404'>
<hr>
<a name="inst_tag_208404"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208404" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208404_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2792.html#inst_tag_208404_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208404_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1252.html#inst_tag_76106" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208411'>
<hr>
<a name="inst_tag_208411"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_208411" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.48</td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208411_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2792.html#inst_tag_208411_Toggle" > 32.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2792.html#inst_tag_208411_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.48</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2224.html#inst_tag_170561" >ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2792.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2792.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">252</td>
<td class="rt">39.13 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">141</td>
<td class="rt">43.79 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">111</td>
<td class="rt">34.47 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">252</td>
<td class="rt">39.13 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">141</td>
<td class="rt">43.79 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">111</td>
<td class="rt">34.47 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[9:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[9:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[41:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[74:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2792.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208397'>
<a name="inst_tag_208397_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208397" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208397_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208397" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208397_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208397" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208399'>
<a name="inst_tag_208399_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208399" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208399_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208399" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208399_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208399" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208403'>
<a name="inst_tag_208403_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208403" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208403_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208403" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208403_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208403" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208405'>
<a name="inst_tag_208405_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208405" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208405_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208405" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208405_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208405" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208406'>
<a name="inst_tag_208406_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208406" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208406_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208406" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">14</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208406_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208406" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208401'>
<a name="inst_tag_208401_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208401" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208401_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208401" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">16</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">16</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208401_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208401" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208402'>
<a name="inst_tag_208402_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208402" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208402_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208402" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">16</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">16</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">8</td>
<td class="rt">2.48  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208402_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208402" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208398'>
<a name="inst_tag_208398_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208398" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208398_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208398" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">52</td>
<td class="rt">8.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">29</td>
<td class="rt">9.01  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">23</td>
<td class="rt">7.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">52</td>
<td class="rt">8.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">29</td>
<td class="rt">9.01  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">23</td>
<td class="rt">7.14  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208398_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208398" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208417'>
<a name="inst_tag_208417_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208417" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208417_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208417" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">55</td>
<td class="rt">8.54  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">24</td>
<td class="rt">7.45  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">55</td>
<td class="rt">8.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">24</td>
<td class="rt">7.45  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208417_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208417" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208408'>
<a name="inst_tag_208408_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208408" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208408_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208408" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">59</td>
<td class="rt">9.16  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">59</td>
<td class="rt">9.16  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208408_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208408" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208412'>
<a name="inst_tag_208412_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208412" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208412_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208412" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">61</td>
<td class="rt">9.47  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">33</td>
<td class="rt">10.25 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">61</td>
<td class="rt">9.47  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">33</td>
<td class="rt">10.25 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208412_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208412" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208407'>
<a name="inst_tag_208407_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208407" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208407_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208407" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">62</td>
<td class="rt">9.63  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">34</td>
<td class="rt">10.56 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">62</td>
<td class="rt">9.63  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">34</td>
<td class="rt">10.56 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208407_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208407" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208414'>
<a name="inst_tag_208414_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208414" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208414_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208414" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">62</td>
<td class="rt">9.63  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">34</td>
<td class="rt">10.56 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">62</td>
<td class="rt">9.63  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">34</td>
<td class="rt">10.56 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208414_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208414" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208415'>
<a name="inst_tag_208415_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208415" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208415_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208415" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">62</td>
<td class="rt">9.63  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">34</td>
<td class="rt">10.56 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">62</td>
<td class="rt">9.63  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">34</td>
<td class="rt">10.56 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">28</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208415_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208415" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208409'>
<a name="inst_tag_208409_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208409" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208409_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208409" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">68</td>
<td class="rt">10.56 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">37</td>
<td class="rt">11.49 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">68</td>
<td class="rt">10.56 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">37</td>
<td class="rt">11.49 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208409_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208409" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208418'>
<a name="inst_tag_208418_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208418" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208418_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208418" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">68</td>
<td class="rt">10.56 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">37</td>
<td class="rt">11.49 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">68</td>
<td class="rt">10.56 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">37</td>
<td class="rt">11.49 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208418_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208418" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208410'>
<a name="inst_tag_208410_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208410" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208410_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208410" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">76</td>
<td class="rt">11.80 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">38</td>
<td class="rt">11.80 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">38</td>
<td class="rt">11.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">76</td>
<td class="rt">11.80 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">38</td>
<td class="rt">11.80 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">38</td>
<td class="rt">11.80 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208410_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208410" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208416'>
<a name="inst_tag_208416_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208416" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208416_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208416" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">86</td>
<td class="rt">13.35 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">51</td>
<td class="rt">15.84 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">35</td>
<td class="rt">10.87 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">86</td>
<td class="rt">13.35 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">51</td>
<td class="rt">15.84 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">35</td>
<td class="rt">10.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[44:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208416_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208416" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208400'>
<a name="inst_tag_208400_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208400" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208400_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208400" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">97</td>
<td class="rt">15.06 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">58</td>
<td class="rt">18.01 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">39</td>
<td class="rt">12.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">97</td>
<td class="rt">15.06 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">58</td>
<td class="rt">18.01 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">39</td>
<td class="rt">12.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208400_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208400" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208413'>
<a name="inst_tag_208413_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208413" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208413_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208413" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">105</td>
<td class="rt">16.30 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">75</td>
<td class="rt">23.29 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">30</td>
<td class="rt">9.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">105</td>
<td class="rt">16.30 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">75</td>
<td class="rt">23.29 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">30</td>
<td class="rt">9.32  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[9:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[28:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[9:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[16:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[28:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208413_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208413" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208404'>
<a name="inst_tag_208404_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208404" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208404_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208404" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">138</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">88</td>
<td class="rt">27.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">50</td>
<td class="rt">15.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">138</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">88</td>
<td class="rt">27.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">50</td>
<td class="rt">15.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[28:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[36:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[48:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[51:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[61:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[28:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[36:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[61:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208404_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208404" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208411'>
<a name="inst_tag_208411_Line"></a>
<b>Line Coverage for Instance : <a href="mod2792.html#inst_tag_208411" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88034</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88041</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88048</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88055</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88025      1/1          		if ( ! Sys_Clk_RstN )
88026      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
88027      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
88028                   	assign Sys_Pwr_Idle = ~ TxVld;
88029                   	assign Sys_Pwr_WakeUp = 1'b0;
88030                   	assign RxInt_Hdr = Rx_Hdr;
88031                   	assign CeVld = RxVld;
88032                   	assign Tx_Hdr = u_7c15;
88033                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88034      1/1          		if ( ! Sys_Clk_RstN )
88035      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
88036      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
88037      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
88038                   	assign RxInt_Head = Rx_Head;
88039                   	assign Tx_Head = u_2594;
88040                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88041      1/1          		if ( ! Sys_Clk_RstN )
88042      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
88043      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
88044      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
88045                   	assign RxInt_Pld = Rx_Pld;
88046                   	assign Tx_Pld = u_ac;
88047                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88048      1/1          		if ( ! Sys_Clk_RstN )
88049      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
88050      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
88051      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
88052                   	assign RxInt_Tail = Rx_Tail;
88053                   	assign Tx_Tail = u_d95b;
88054                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88055      1/1          		if ( ! Sys_Clk_RstN )
88056      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
88057      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
88058      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
88059                   	// synopsys translate_off
88060                   	// synthesis translate_off
88061                   	always @( posedge Sys_Clk )
88062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88064      <font color = "grey">unreachable  </font>				dontStop = 0;
88065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88068      <font color = "grey">unreachable  </font>					$stop;
88069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208411_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2792.html#inst_tag_208411" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">209</td>
<td class="rt">32.45 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">112</td>
<td class="rt">34.78 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">97</td>
<td class="rt">30.12 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">11</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">209</td>
<td class="rt">32.45 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">112</td>
<td class="rt">34.78 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">97</td>
<td class="rt">30.12 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[74:70]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[41:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208411_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2792.html#inst_tag_208411" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88034</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88041</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88048</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88055</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88026      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88027      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88034      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88035      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
88036      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
88037      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88041      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88042      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88043      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
88044      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88048      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88049      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
88050      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
88051      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88055      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88056      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88057      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
88058      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_208397">
    <li>
      <a href="#inst_tag_208397_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208397_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208397_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208398">
    <li>
      <a href="#inst_tag_208398_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208398_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208398_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208399">
    <li>
      <a href="#inst_tag_208399_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208399_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208399_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208400">
    <li>
      <a href="#inst_tag_208400_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208400_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208400_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208401">
    <li>
      <a href="#inst_tag_208401_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208401_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208401_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208402">
    <li>
      <a href="#inst_tag_208402_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208402_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208402_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208403">
    <li>
      <a href="#inst_tag_208403_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208403_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208403_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208404">
    <li>
      <a href="#inst_tag_208404_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208404_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208404_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208405">
    <li>
      <a href="#inst_tag_208405_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208405_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208405_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208406">
    <li>
      <a href="#inst_tag_208406_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208406_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208406_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208407">
    <li>
      <a href="#inst_tag_208407_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208407_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208407_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208408">
    <li>
      <a href="#inst_tag_208408_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208408_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208408_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208409">
    <li>
      <a href="#inst_tag_208409_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208409_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208409_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208410">
    <li>
      <a href="#inst_tag_208410_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208410_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208410_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208411">
    <li>
      <a href="#inst_tag_208411_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208411_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208411_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208412">
    <li>
      <a href="#inst_tag_208412_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208412_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208412_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208413">
    <li>
      <a href="#inst_tag_208413_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208413_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208413_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208414">
    <li>
      <a href="#inst_tag_208414_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208414_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208414_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208415">
    <li>
      <a href="#inst_tag_208415_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208415_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208415_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208416">
    <li>
      <a href="#inst_tag_208416_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208416_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208416_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208417">
    <li>
      <a href="#inst_tag_208417_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208417_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208417_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208418">
    <li>
      <a href="#inst_tag_208418_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208418_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208418_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
