Oh no...

Cycle: 14
RARS instruction number: 15	Instruction: add x15,x14,x6
Expected:	No Overflow
Got     :	Overflow
Overflow is incorrect

Cycle: 16
RARS instruction number: 17	Instruction: add x17,x16,x8
Expected:	No Overflow
Got     :	Overflow
Overflow is incorrect

Cycle: 18
RARS instruction number: 19	Instruction: add x19,x18,x10
Expected:	No Overflow
Got     :	Overflow
Overflow is incorrect

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


