
---------- Begin Simulation Statistics ----------
final_tick                               807346290625250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28224                       # Simulator instruction rate (inst/s)
host_mem_usage                               17067960                       # Number of bytes of host memory used
host_op_rate                                    46943                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3543.05                       # Real time elapsed on the host
host_tick_rate                               21911997                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     166320360                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077635                       # Number of seconds simulated
sim_ticks                                 77635406000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48200.519589                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 48200.519589                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 143417175601                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 143417175601                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      2975428                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      2975428                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13375756                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13375756                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 45545.004188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45545.004188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 26341.793774                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26341.793774                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10654587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10654587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 123935653500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 123935653500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.203440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.203440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2721169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2721169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2529729                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2529729                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5042873000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5042873000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014312                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014312                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       191440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       191440                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 93892.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93892.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      3943500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3943500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     37965216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37965216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 27735.563611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27735.563611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14639.477516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14639.477516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     36637287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36637287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  36830859250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  36830859250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.034978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1327929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1327929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       445414                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       445414                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12919558500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12919558500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.023245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       882515                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       882515                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.switch_cpus.data           78                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           78                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   417.500000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1670                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data     51340972                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51340972                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 39704.278027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39704.278027                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16725.497344                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16725.497344                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     47291874                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47291874                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 160766512750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 160766512750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.078867                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.078867                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data      4049098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4049098                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2975143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2975143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  17962431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17962431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.020918                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020918                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1073955                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1073955                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data     51341024                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51341024                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 39703.866191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39703.866191                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48200.519589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16728.515070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39853.448477                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     47291884                       # number of overall hits
system.cpu.dcache.overall_hits::total        47291884                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 160766512750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 160766512750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.078868                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.078868                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data      4049140                       # number of overall misses
system.cpu.dcache.overall_misses::total       4049140                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2975143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2975143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 143417175601                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  17966375000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 161383550601                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.020919                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078873                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      2975428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1073997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4049425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.switch_cpus.data           78                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           78                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_issued      7209267                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       461245                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      7921397                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        176799                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                4046449                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             12.232341                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        414775665                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   739.434511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   284.483336                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.722104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.277816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          677                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          347                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.661133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.338867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs           4046449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         414775665                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.917847                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49497544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      807268655855000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.unused_prefetches            184401                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      3219484                       # number of writebacks
system.cpu.dcache.writebacks::total           3219484                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker        21683                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total        21683                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.dtb.walker 21360.091743                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 21360.091743                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 20860.091743                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 20860.091743                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker        17214                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total        17214                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus.dtb.walker     95458250                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total     95458250                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.206106                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.206106                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker         4469                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total         4469                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.dtb.walker     93223750                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     93223750                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.206106                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.206106                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus.dtb.walker         4469                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         4469                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker        21683                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total        21683                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 21360.091743                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 21360.091743                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 20860.091743                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 20860.091743                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker        17214                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total        17214                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_miss_latency::.switch_cpus.dtb.walker     95458250                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total     95458250                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.206106                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.206106                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker         4469                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total         4469                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     93223750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     93223750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.206106                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.206106                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_misses::.switch_cpus.dtb.walker         4469                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total         4469                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker        21683                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total        21683                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 21360.091743                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 21360.091743                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 20860.091743                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 20860.091743                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker        17214                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total        17214                       # number of overall hits
system.cpu.dtb_walker_cache.overall_miss_latency::.switch_cpus.dtb.walker     95458250                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total     95458250                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.206106                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.206106                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker         4469                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total         4469                       # number of overall misses
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     93223750                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     93223750                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.206106                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.206106                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_misses::.switch_cpus.dtb.walker         4469                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total         4469                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.replacements         4413                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            5                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            9                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs     4.523243                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses        47835                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker    15.842341                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.990146                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.990146                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs         4453                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses        47835                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse    15.842341                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs        20142                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 807268655679000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      8762276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8762276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 47234.567679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47234.567679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 46717.372613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46717.372613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      8748409                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8748409                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    655001750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    655001750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        13867                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13867                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         2818                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2818                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    516180250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    516180250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        11049                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11049                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst      8762276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8762276                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 47234.567679                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47234.567679                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 46717.372613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46717.372613                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      8748409                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8748409                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    655001750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    655001750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001583                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001583                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.switch_cpus.inst        13867                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13867                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         2818                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2818                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    516180250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    516180250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        11049                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11049                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.switch_cpus.inst      8762276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8762276                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 47234.567679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47234.567679                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 46717.372613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46717.372613                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      8748409                       # number of overall hits
system.cpu.icache.overall_hits::total         8748409                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    655001750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    655001750                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001583                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001583                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.switch_cpus.inst        13867                       # number of overall misses
system.cpu.icache.overall_misses::total         13867                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         2818                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2818                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    516180250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    516180250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        11049                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11049                       # number of overall MSHR misses
system.cpu.icache.replacements                  10537                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          343                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            223.995065                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         35060153                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   481.870859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.941154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.941154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs             10537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          35060153                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           481.870859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2360236                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      807268655673000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.icache.writebacks::.writebacks        10537                       # number of writebacks
system.cpu.icache.writebacks::total             10537                       # number of writebacks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker          390                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total          390                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.itb.walker 65821.875000                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 65821.875000                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 65321.875000                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 65321.875000                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker          310                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total          310                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_miss_latency::.switch_cpus.itb.walker      5265750                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total      5265750                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.205128                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.205128                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker           80                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.itb.walker      5225750                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      5225750                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.itb.walker     0.205128                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.205128                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus.itb.walker           80                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker          390                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total          390                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_avg_miss_latency::.switch_cpus.itb.walker 65821.875000                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 65821.875000                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 65321.875000                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 65321.875000                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker          310                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total          310                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_miss_latency::.switch_cpus.itb.walker      5265750                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total      5265750                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.205128                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.205128                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker           80                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total           80                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      5225750                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total      5225750                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.205128                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.205128                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_misses::.switch_cpus.itb.walker           80                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker          390                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total          390                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_avg_miss_latency::.switch_cpus.itb.walker 65821.875000                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 65821.875000                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 65321.875000                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 65321.875000                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker          310                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total          310                       # number of overall hits
system.cpu.itb_walker_cache.overall_miss_latency::.switch_cpus.itb.walker      5265750                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total      5265750                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.205128                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.205128                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker           80                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total           80                       # number of overall misses
system.cpu.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      5225750                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total      5225750                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.205128                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.205128                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_misses::.switch_cpus.itb.walker           80                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu.itb_walker_cache.replacements           64                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     5.375000                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses          860                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker    13.702539                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.856409                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.856409                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           64                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses          860                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse    13.702539                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs          344                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 807268655327000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_misses::.writebacks         1200                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total         1200                       # number of CleanEvict MSHR misses
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 82502.032099                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 82502.032099                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher 239680943557                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 239680943557                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher      2905152                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total      2905152                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadCleanReq_accesses::.switch_cpus.inst        11049                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total        11049                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 100702.748060                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 100702.748060                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 103660.998233                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 103660.998233                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_hits::.switch_cpus.inst         6282                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         6282                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_miss_latency::.switch_cpus.inst    480050000                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    480050000                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_rate::.switch_cpus.inst     0.431442                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.431442                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_misses::.switch_cpus.inst         4767                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         4767                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_mshr_hits::.switch_cpus.inst          239                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total          239                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    469377000                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    469377000                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.409811                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.409811                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_misses::.switch_cpus.inst         4528                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         4528                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       880567                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       880567                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 58974.205265                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 58974.205265                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 120073.086000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 120073.086000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       721426                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       721426                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data   9385214000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   9385214000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.180726                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.180726                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data       159141                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       159141                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_hits::.switch_cpus.data       106176                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total       106176                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   6359671000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   6359671000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.060149                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.060149                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data        52965                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        52965                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher      2975428                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.dtb.walker         4422                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.itb.walker           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       191478                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      3171408                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 61192.939194                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 83409.188034                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 109494.565217                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77070.648800                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 61585.923067                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48500.201269                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 83458.823529                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 111877.777778                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 120372.742084                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50360.594884                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher       696264                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.dtb.walker         3486                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.itb.walker           34                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       135097                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       834881                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 139468744065                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     78071000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      5036750                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data   4345320250                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 143897172065                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.765995                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.211669                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.575000                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.294452                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.736748                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher      2279164                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.dtb.walker          936                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.itb.walker           46                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data        56381                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      2336527                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher      1198512                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.dtb.walker            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.itb.walker            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.data        28147                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total      1226661                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  52411839502                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     78034000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      5034500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3398604000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  55893512002                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.363192                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.211443                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.562500                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.147453                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.349960                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher      1080652                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          935                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           45                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data        28234                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1109866                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data         1985                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         1985                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus.data 17410.714286                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 17410.714286                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 17791.666667                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17791.666667                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data         1943                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total         1943                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_miss_latency::.switch_cpus.data       731250                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total       731250                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.021159                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.021159                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data           42                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total           42                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data       747250                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       747250                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.021159                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.021159                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data           42                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total           42                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.WriteReq_mshr_uncacheable::.switch_cpus.data           78                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total           78                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WritebackClean_accesses::.writebacks        10537                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total        10537                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks        10537                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total        10537                       # number of WritebackClean hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      3219484                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      3219484                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks      3219484                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      3219484                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs    55.500000                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher      2975428                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.dtb.walker         4422                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.itb.walker           80                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        11049                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      1072045                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      4063024                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 61192.939194                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 83409.188034                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.itb.walker 109494.565217                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 100702.748060                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 63708.272241                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 61494.274422                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48500.201269                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 83458.823529                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 111877.777778                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 103660.998233                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 120177.280508                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 53730.309187                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher       696264                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.dtb.walker         3486                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.itb.walker           34                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.inst         6282                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data       856523                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         1562589                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher 139468744065                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.dtb.walker     78071000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.itb.walker      5036750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    480050000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  13730534250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 153762436065                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.765995                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.dtb.walker     0.211669                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.itb.walker     0.575000                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.431442                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.201038                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.615412                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher      2279164                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.dtb.walker          936                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.itb.walker           46                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         4767                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data       215522                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       2500435                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher      1198512                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.itb.walker            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.inst          239                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.data       134323                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total      1333076                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher  52411839502                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     78034000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      5034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    469377000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data   9758275000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  62722560002                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.363192                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.211443                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.562500                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.409811                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.075742                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.287313                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher      1080652                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.dtb.walker          935                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.itb.walker           45                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         4528                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data        81199                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      1167359                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher      2975428                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.dtb.walker         4422                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.itb.walker           80                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        11049                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      1072045                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      4063024                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 61192.939194                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 83409.188034                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.itb.walker 109494.565217                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 100702.748060                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 63708.272241                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 61494.274422                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48500.201269                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 82502.032099                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 83458.823529                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 111877.777778                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 103660.998233                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 120177.280508                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 74254.803378                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher       696264                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.dtb.walker         3486                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.itb.walker           34                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst         6282                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       856523                       # number of overall hits
system.cpu.l2cache.overall_hits::total        1562589                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher 139468744065                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.dtb.walker     78071000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.itb.walker      5036750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    480050000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  13730534250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 153762436065                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.765995                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.dtb.walker     0.211669                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.itb.walker     0.575000                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.431442                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.201038                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.615412                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher      2279164                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.dtb.walker          936                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.itb.walker           46                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         4767                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data       215522                       # number of overall misses
system.cpu.l2cache.overall_misses::total      2500435                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher      1198512                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.dtb.walker            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.itb.walker            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.inst          239                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.data       134323                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total      1333076                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  52411839502                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 239680943557                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     78034000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      5034500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    469377000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data   9758275000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 302403503559                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.363192                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.211443                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.562500                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.409811                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.075742                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     1.002335                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher      1080652                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher      2905152                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.dtb.walker          935                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.itb.walker           45                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         4528                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data        81199                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      4072511                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::.switch_cpus.data           78                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total           78                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.prefetcher.num_hwpf_issued      3944925                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit        23598                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified      4865033                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage       135837                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements               4076480                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          339                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         3109                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          584                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1           51                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2            7                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.375872                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses        69088848                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.writebacks     7.036495                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1138.250569                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  2866.032643                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.dtb.walker     0.713593                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.itb.walker     0.032455                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     3.034940                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data    79.701000                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001718                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.277893                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.699715                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.dtb.walker     0.000174                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.itb.walker     0.000008                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000741                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.019458                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999707                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         4032                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025           64                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.984375                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.015625                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs          4076480                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses         69088848                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse         4094.801695                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            9685193                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     807268655316500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.unused_prefetches            20289                       # number of HardPF blocks evicted w/o reference
system.cpu.l2cache.writebacks::.writebacks      3220267                       # number of writebacks
system.cpu.l2cache.writebacks::total          3220267                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                           150135                       # number of cpu cycles simulated
system.cpu.numExitSignal                            1                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               1                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        32635                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     12145521                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side          224                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side        13304                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total          12191684                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1381504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    465085560                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side         5120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side       283008                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          466755192                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy     3802036835                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          4.9                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy       9476721                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    3634092257                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          4.7                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy         71453                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy       3588798                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic             206102976                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples     12365982                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.001981                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.044887                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0           12341726     99.80%     99.80% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1              24020      0.19%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                236      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total       12365982                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests          610                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops          186                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      4063359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops        23509                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests      8126519                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops        23695                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                     8300895                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp       3182504                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq            78                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp           78                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      6439796                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean        10537                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict      1693582                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq      4218396                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq         1985                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp         1985                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       880567                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       880567                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq        11049                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq      3171455                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_misses::.writebacks         5112                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          5112                       # number of CleanEvict MSHR misses
system.l3.DataMeta::0                          228182                       # Distribution of access
system.l3.DataMeta::1                           40918                       # Distribution of access
system.l3.DataMeta::2                          344827                       # Distribution of access
system.l3.DataMeta::3                          553506                       # Distribution of access
system.l3.HardPFReq_avg_mshr_miss_latency::.l3.prefetcher 105517.602476                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_avg_mshr_miss_latency::total 105517.602476                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_mshr_miss_latency::.l3.prefetcher 293602623372                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_latency::total 293602623372                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_misses::.l3.prefetcher      2782499                       # number of HardPFReq MSHR misses
system.l3.HardPFReq_mshr_misses::total        2782499                       # number of HardPFReq MSHR misses
system.l3.MetaReq_accesses::.cpu.dcache.prefetcher      1081740                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::.switch_cpus.inst         4528                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::.switch_cpus.data        81165                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::total             1167433                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 105989.148901                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::.switch_cpus.inst 106646.123264                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::.switch_cpus.data 116374.724062                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::total 106039.199450                       # average MetaReq mshr miss latency
system.l3.MetaReq_hits::.cpu.dcache.prefetcher       885069                       # number of MetaReq hits
system.l3.MetaReq_hits::.switch_cpus.inst         1519                       # number of MetaReq hits
system.l3.MetaReq_hits::.switch_cpus.data        11745                       # number of MetaReq hits
system.l3.MetaReq_hits::total                  898333                       # number of MetaReq hits
system.l3.MetaReq_miss_rate::.cpu.dcache.prefetcher     0.181810                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::.switch_cpus.inst     0.664532                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::.switch_cpus.data     0.855295                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::total           0.230506                       # miss rate for MetaReq accesses
system.l3.MetaReq_misses::.cpu.dcache.prefetcher       196671                       # number of MetaReq misses
system.l3.MetaReq_misses::.switch_cpus.inst         3009                       # number of MetaReq misses
system.l3.MetaReq_misses::.switch_cpus.data        69420                       # number of MetaReq misses
system.l3.MetaReq_misses::total                269100                       # number of MetaReq misses
system.l3.MetaReq_mshr_hits::.cpu.dcache.prefetcher        67317                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::.switch_cpus.inst           56                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::.switch_cpus.data        68967                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::total             136340                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_miss_latency::.cpu.dcache.prefetcher  13710120367                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::.switch_cpus.inst    314926002                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::.switch_cpus.data     52717750                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::total  14077764119                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.119580                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::.switch_cpus.inst     0.652164                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::.switch_cpus.data     0.005581                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::total      0.113720                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_misses::.cpu.dcache.prefetcher       129354                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::.switch_cpus.inst         2953                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::.switch_cpus.data          453                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::total           132760                       # number of MetaReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data        52965                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             52965                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 123781.750578                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 123781.750578                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 123843.621047                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 123843.621047                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data         3210                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  3210                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data   6158761000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    6158761000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.939394                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.939394                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data        49755                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               49755                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_hits::.switch_cpus.data           76                       # number of ReadExReq MSHR hits
system.l3.ReadExReq_mshr_hits::total               76                       # number of ReadExReq MSHR hits
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data   6152427250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   6152427250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.937959                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.937959                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data        49679                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          49679                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher      1081740                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher      2902083                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker          935                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker           45                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         4528                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data        28234                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       4017565                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 76698.843111                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 95320.983762                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 118697.626841                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 119737.804878                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 101956.107365                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 136885.421692                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 92533.866427                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 122185.984084                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 120766.422530                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 118697.626841                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 119737.804878                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 102290.540803                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 139079.585786                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 121204.728566                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.dcache.prefetcher       585110                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.cpu.l2cache.prefetcher       462482                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker          324                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.itb.walker            4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst          672                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data         5433                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1054025                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  38090946454                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher 232545167306                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     72524250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      4909250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst    393142750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data   3121124500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 274227814510                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.459103                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.840638                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.653476                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.911111                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.851590                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.807572                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.737646                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher       496630                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher      2439601                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker          611                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker           41                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         3856                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data        22801                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         2963540                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher       353756                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.cpu.l2cache.prefetcher      1380071                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.switch_cpus.inst           45                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.switch_cpus.data          542                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::total      1734414                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  17457200290                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher 127955647663                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     72524250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      4909250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    389829251                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3095772500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 148975883204                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.132078                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.365093                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.653476                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.911111                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.841652                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.788376                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.305938                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       142874                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher      1059530                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          611                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           41                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst         3811                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data        22259                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1229126                       # number of ReadSharedReq MSHR misses
system.l3.UpgradeReq_accesses::.switch_cpus.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               42                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus.data        16050                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total        16050                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 16049.975000                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 16049.975000                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_hits::.switch_cpus.data            2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l3.UpgradeReq_miss_latency::.switch_cpus.data       642000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total       642000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.952381                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.952381                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_misses::.switch_cpus.data           40                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus.data       641999                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       641999                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.952381                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus.data           40                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            40                       # number of UpgradeReq MSHR misses
system.l3.WriteReq_mshr_uncacheable::.switch_cpus.data           78                       # number of WriteReq MSHR uncacheable
system.l3.WriteReq_mshr_uncacheable::total           78                       # number of WriteReq MSHR uncacheable
system.l3.WritebackDirty_accesses::.writebacks      3220267                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3220267                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks      3220267                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3220267                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher      1081740                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.l2cache.prefetcher      2902083                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.dtb.walker          935                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker           45                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         4528                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data        81199                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4070530                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 76698.843111                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 95320.983762                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.dtb.walker 118697.626841                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.itb.walker 119737.804878                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.inst 101956.107365                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 127899.629252                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 93049.826024                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 122185.984084                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 120766.422530                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 118697.626841                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 119737.804878                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 102290.540803                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 128557.921405                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 121307.244227                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.dcache.prefetcher       585110                       # number of demand (read+write) hits
system.l3.demand_hits::.cpu.l2cache.prefetcher       462482                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.dtb.walker          324                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.itb.walker            4                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst          672                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data         8643                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1057235                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.dcache.prefetcher  38090946454                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher 232545167306                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.dtb.walker     72524250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.itb.walker      4909250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.inst    393142750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data   9279885500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     280386575510                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher     0.459103                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher     0.840638                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.653476                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker     0.911111                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.851590                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.893558                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.740271                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher       496630                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.l2cache.prefetcher      2439601                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.dtb.walker          611                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker           41                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         3856                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data        72556                       # number of demand (read+write) misses
system.l3.demand_misses::total                3013295                       # number of demand (read+write) misses
system.l3.demand_mshr_hits::.cpu.dcache.prefetcher       353756                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.cpu.l2cache.prefetcher      1380071                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.switch_cpus.inst           45                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.switch_cpus.data          618                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::total             1734490                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher  17457200290                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher 127955647663                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.dtb.walker     72524250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.itb.walker      4909250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.inst    389829251                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data   9248199750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 155128310454                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.132078                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.365093                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.653476                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.911111                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.841652                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.885947                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.314162                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher       142874                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher      1059530                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.dtb.walker          611                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.itb.walker           41                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.inst         3811                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data        71938                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1278805                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher      1081740                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.l2cache.prefetcher      2902083                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker          935                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker           45                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         4528                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data        81199                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4070530                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 76698.843111                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 95320.983762                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.dtb.walker 118697.626841                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.itb.walker 119737.804878                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 101956.107365                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 127899.629252                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 93049.826024                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 122185.984084                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 120766.422530                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.l3.prefetcher 105517.602476                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 118697.626841                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 119737.804878                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 102290.540803                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 128557.921405                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 110489.373321                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.dcache.prefetcher       585110                       # number of overall hits
system.l3.overall_hits::.cpu.l2cache.prefetcher       462482                       # number of overall hits
system.l3.overall_hits::.switch_cpus.dtb.walker          324                       # number of overall hits
system.l3.overall_hits::.switch_cpus.itb.walker            4                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst          672                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data         8643                       # number of overall hits
system.l3.overall_hits::total                 1057235                       # number of overall hits
system.l3.overall_miss_latency::.cpu.dcache.prefetcher  38090946454                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher 232545167306                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.dtb.walker     72524250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.itb.walker      4909250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst    393142750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data   9279885500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    280386575510                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher     0.459103                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher     0.840638                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.653476                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker     0.911111                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.851590                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.893558                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.740271                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher       496630                       # number of overall misses
system.l3.overall_misses::.cpu.l2cache.prefetcher      2439601                       # number of overall misses
system.l3.overall_misses::.switch_cpus.dtb.walker          611                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker           41                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         3856                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data        72556                       # number of overall misses
system.l3.overall_misses::total               3013295                       # number of overall misses
system.l3.overall_mshr_hits::.cpu.dcache.prefetcher       353756                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.cpu.l2cache.prefetcher      1380071                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.switch_cpus.inst           45                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.switch_cpus.data          618                       # number of overall MSHR hits
system.l3.overall_mshr_hits::total            1734490                       # number of overall MSHR hits
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher  17457200290                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 127955647663                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.l3.prefetcher 293602623372                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.dtb.walker     72524250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.itb.walker      4909250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst    389829251                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data   9248199750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 448730933826                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.132078                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.365093                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.653476                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.911111                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.841652                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.885947                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.997733                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher       142874                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher      1059530                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.l3.prefetcher      2782499                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.dtb.walker          611                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.itb.walker           41                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst         3811                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data        71938                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4061304                       # number of overall MSHR misses
system.l3.overall_mshr_uncacheable_misses::.switch_cpus.data           78                       # number of overall MSHR uncacheable misses
system.l3.overall_mshr_uncacheable_misses::total           78                       # number of overall MSHR uncacheable misses
system.l3.prefetcher.num_hwpf_issued          4276959                       # number of hwpf issued
system.l3.prefetcher.pfBufferHit                93620                       # number of redundant prefetches already in prefetch queue
system.l3.prefetcher.pfIdentified             5882766                       # number of prefetch candidates identified
system.l3.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l3.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l3.prefetcher.pfSpanPage                143824                       # number of prefetches that crossed the page
system.l3.replacements                        4158214                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          337                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         3113                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        27881                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          747                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           51                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          510                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3            5                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.433693                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                153050710                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks       0.911756                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher  1990.486264                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher  8920.715260                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.l3.prefetcher 21154.355817                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     5.342615                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     0.237503                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    50.244317                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   570.054711                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000028                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.060745                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.272239                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.l3.prefetcher     0.645580                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000163                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.001533                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.017397                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997691                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         31338                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1024           858                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           572                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.956360                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1024     0.026184                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.017456                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                   4158214                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                 153050710                       # Number of tag accesses
system.l3.tags.tagsinuse                 32692.348244                       # Cycle average of tags in use
system.l3.tags.total_refs                    10119815                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle              807268655306000                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.unused_prefetches                     16476                       # number of HardPF blocks evicted w/o reference
system.l3.writebacks::.writebacks             3170527                       # number of writebacks
system.l3.writebacks::total                   3170527                       # number of writebacks
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1929325.46                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               52343.63                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.writebacks::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.dcache.prefetcher::samples      5345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.l2cache.prefetcher::samples     11473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l3.prefetcher::samples     11274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.dtb.walker::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.itb.walker::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples      3658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples      3088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    34851.63                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       28.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    31.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      5.44                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     1.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     42.82                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.15                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst      3015531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         3015531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.dcache.prefetcher      5131679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.l2cache.prefetcher      9884150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.l3.prefetcher      9567593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.dtb.walker        99748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.itb.walker         1649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.inst      3015531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data      3373306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             31073657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       1824322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.dcache.prefetcher      5131679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.l2cache.prefetcher      9884150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.l3.prefetcher      9567593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.dtb.walker        99748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.itb.walker         1649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst      3015531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      3373306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            32897980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       1824322                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1824322                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples         5818                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   384.583018                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   304.457073                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   239.845853                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          699     12.01%     12.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          768     13.20%     25.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1625     27.93%     53.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1451     24.94%     78.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          363      6.24%     84.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          347      5.96%     90.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          152      2.61%     92.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          182      3.13%     96.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          231      3.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         5818                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               2237504                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                2412416                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                 174912                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys              141632                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst       234112                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       234112                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.dcache.prefetcher       398400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.l2cache.prefetcher       767360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.l3.prefetcher       742784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.dtb.walker         7744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.inst       234112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data       261888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           2412416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks       141632                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         141632                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.cpu.dcache.prefetcher         6225                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu.l2cache.prefetcher        11990                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.l3.prefetcher        11606                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.dtb.walker          121                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.itb.walker            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst         3658                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data         4092                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu.dcache.prefetcher     49876.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.l2cache.prefetcher     49174.60                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.l3.prefetcher     46180.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.dtb.walker     46675.64                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.itb.walker     39775.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     53124.16                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     47379.77                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu.dcache.prefetcher       342080                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu.l2cache.prefetcher       734272                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.l3.prefetcher       721536                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.dtb.walker         7744                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.itb.walker          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst       234112                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data       197632                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.dcache.prefetcher 4406237.020258514211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu.l2cache.prefetcher 9457952.728423936293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.l3.prefetcher 9293903.866491017863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.dtb.walker 99748.302984336813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.itb.walker 1648.732280732840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 3015531.341460363939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 2545642.641451504547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu.dcache.prefetcher    310481439                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu.l2cache.prefetcher    589603471                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.l3.prefetcher    535967379                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.dtb.walker      5647752                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.itb.walker        79551                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst    194328190                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data    193878006                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.writebacks         2213                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                 2163                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState              77720                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu.dcache.prefetcher         6225                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu.l2cache.prefetcher        11990                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.l3.prefetcher        11606                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.dtb.walker          121                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst         3658                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data         4092                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              37694                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks         2213                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2213                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   83.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0             2128                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               35                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1252                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              209                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              637                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1778                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              598                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             1084                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              732                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             2006                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            1225                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            2396                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            2027                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            2148                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             772                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1279                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16             807                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17              25                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18              12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19             637                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20            1118                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21             937                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22             346                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23            1501                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24             522                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25             994                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26            2262                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27            1650                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28            1243                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29            1185                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30            1226                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31             190                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000988104                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                   5063                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   4582                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4196                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3954                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   3623                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2555                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   2280                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1626                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   1297                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                   1169                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                  1009                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   795                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                   612                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   538                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                   340                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                   285                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                   229                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                   193                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                   182                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                   138                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                   103                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                    68                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                    44                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                    36                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                    20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                    37694                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                37694                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                      37694                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                83.36                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                   29143                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                  2733                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                 116490052                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                  76993591250                       # Total gap between requests
system.mem_ctrls0.totMemAccLat             1829985788                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                  1218447976                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                    2213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                2213                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                      2213                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        2406575166.727388                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy            4812234.336000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           423.657165                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE  72405243098                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF   3489850000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   1740302902                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        23676260138.225094                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy            8495444.462400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy           55697376.134400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        6738955685.060547                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          32890796044.944641                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        2411782550.940189                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy            4260215.232000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           423.458619                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE  72394343690                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF   3489850000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   1751202310                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        23672665192.778717                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy            7520918.428800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy           40197234.672000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        6738955685.060547                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          32875381797.110996                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     10603.77                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               74699.33                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples   3168313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples    267135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples   1100266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l3.prefetcher::samples   2713378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.dtb.walker::samples       490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.itb.walker::samples        39.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples      3108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples     68380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    57207.33                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     3423.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  3423.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      7.59                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2611.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2611.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     58.63                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       31.42                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   17.82                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  13.60                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst       127777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          127777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher    220238482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher    907119311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.l3.prefetcher   2237000783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.dtb.walker       403939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.itb.walker        32150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.inst      2562130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     56378400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           3423735196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2611849959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher    220238482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher    907119311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.l3.prefetcher   2237000783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.dtb.walker       403939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.itb.walker        32150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst      2562130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     56378400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          6035585156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2611849959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2611849959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples       986361                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   475.024588                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   323.762095                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   354.980885                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       175151     17.76%     17.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       177850     18.03%     35.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        94489      9.58%     45.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       163412     16.57%     61.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        62684      6.36%     68.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        40120      4.07%     72.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        28371      2.88%     75.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        36999      3.75%     78.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       207285     21.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       986361                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM             265778944                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys              265803456                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  24512                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              202768320                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys           202772032                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         9920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         9920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher     17098304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher     70424576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.l3.prefetcher    173670464                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.dtb.walker        31360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.itb.walker         2496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.inst       198912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data      4376960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         265803072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    202772032                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      202772032                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher       267161                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher      1100386                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.l3.prefetcher      2713605                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.dtb.walker          490                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.itb.walker           39                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst         3108                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data        68390                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     72004.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     75566.32                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.l3.prefetcher     74357.06                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.dtb.walker     78499.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.itb.walker     75315.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     59884.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     85083.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher     17096640                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher     70417024                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.l3.prefetcher    173656192                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.dtb.walker        31360                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.itb.walker         2496                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst       198912                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data      4376320                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 220217048.906783580780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 907022035.796399354935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.l3.prefetcher 2236816949.215155601501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.dtb.walker 403939.408779545745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.itb.walker 32150.279474290375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2562129.964258832857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 56370156.678255788982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher  19236879043                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher  83152120527                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.l3.prefetcher 201775696807                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.dtb.walker     38464903                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.itb.walker      2937306                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst    186119585                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data   5818861704                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks      3168313                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1418114.00                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks    202768320                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2611802146.046611785889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4493029027919                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds       181390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState            8146366                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3002576                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds       181390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher       267161                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher      1100384                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.l3.prefetcher      2713601                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.dtb.walker          490                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.itb.walker           39                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst         3108                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        68390                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4153173                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3168313                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3168313                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   86.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0           129238                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           130450                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           130011                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           129348                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           128865                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           129953                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           132334                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           130949                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           131874                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           132404                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          132017                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          129901                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          129116                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          129652                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          128629                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          128608                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          130265                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          128902                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          129117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          131112                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          129355                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          128786                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          128980                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          128817                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          129862                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          130352                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          128593                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          130548                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          128659                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          128539                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          128383                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          129177                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            97466                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            99077                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            98776                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            98794                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            98683                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            99111                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            99221                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            99242                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            99629                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            99878                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          100338                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           99142                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           99185                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           99039                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           98617                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           98781                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16           99053                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17           99106                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18           99181                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19          100019                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20           99411                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21           99475                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22           99181                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23           98871                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24           99031                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25           98954                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26           98571                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27           98585                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28           98399                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29           98434                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30           98374                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31           98631                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000130127152                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples       181390                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.894195                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    75.643513                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       181388    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::31232-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       181390                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                 465256                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 586991                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 629100                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 477625                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 378304                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 344882                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 307201                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 277129                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 168876                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                 126740                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                111745                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                 92659                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                 74592                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                 62084                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                 29692                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                 11827                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                  2953                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                  1984                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                  1079                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                   313                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                   248                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                   223                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                   207                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                   200                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                   166                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                   144                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                   125                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                   114                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                    96                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                    75                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                    55                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                    36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                    28                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                    15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                  4153179                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4153179                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                    4153179                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                86.39                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                 3587433                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   383                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat               13837116272                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                  77635392500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat           310211079875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                237570372243                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples       181390                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.466536                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.296779                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.692290                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          116891     64.44%     64.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            5539      3.05%     67.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           23915     13.18%     80.68% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            6311      3.48%     84.16% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            5810      3.20%     87.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            6566      3.62%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            4335      2.39%     93.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23            3256      1.80%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24            3060      1.69%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25            1809      1.00%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26            1368      0.75%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27             691      0.38%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28             537      0.30%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29             492      0.27%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30             183      0.10%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31             152      0.08%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32             112      0.06%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33              69      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::34              69      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::35              50      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::36              53      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::37              40      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::38              23      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::39              15      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::40              15      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::41               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::42               4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::43               5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::44               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::45               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::46               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::47               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::48               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::49               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::50               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::55               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::58               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       181390                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 40176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 49281                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 66083                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                 84480                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                110542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                141174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                169679                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                195425                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                205977                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                222389                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                246039                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                241478                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                224551                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                210919                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                198470                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                200436                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                196134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                193708                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                 30371                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                 22267                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                 17481                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                 13930                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                 12113                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                 10333                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                  8562                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                  7557                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                  6793                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                  5981                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                  5292                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                  4637                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                  3700                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                  3025                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                  2652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                  2165                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                  1787                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                  1505                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                  1394                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                  1268                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                  1120                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                  1051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                   870                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                   786                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                   627                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                   525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                   430                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                   363                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                   333                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                   331                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                   248                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                   215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                   189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                   204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                   190                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                  193                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                  148                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                  135                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                  116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                  100                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                   79                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                   57                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                   75                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                   60                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                   44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                   11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                 3168313                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3168313                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                   3168313                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               86.71                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                2747251                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        35872602922.917984                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            771320388.383999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           705.520080                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE   1311619140                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF   3489850000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  72833926860                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        575318244.614433                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            1361666135.592020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           5714420229.235289                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        6738955685.060547                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          54773337825.628693                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          3739054219.823997                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        35747365765.826736                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            766796638.608002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           704.317047                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE   1580171078                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF   3489850000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT  72565374922                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        661808466.681628                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            1353685483.130427                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           5676291142.972890                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        6738955685.060547                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          54679939929.736618                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          3735036747.456017                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port       112339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     12426839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     12539334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12539334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port      2554048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port    468575104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    471129464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               471129464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer1.occupancy              204962                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy           115779642                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer4.occupancy         22959462978                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              29.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy        21504405198                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             27.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4190991                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4190991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4190991                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4157643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8348311                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            4141188                       # Transaction distribution
system.membus.trans_dist::WriteReq                 78                       # Transaction distribution
system.membus.trans_dist::WriteResp                78                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3170526                       # Transaction distribution
system.membus.trans_dist::CleanEvict           986872                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               40                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49679                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49679                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4141194                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     15814965                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          121                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        59421                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     18815703                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      5022525                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     15814965                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     10792440                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        19054271                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect      5670973                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong     12865011                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect      3082353                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong     15453631                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect          661                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong           71                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0      1636601                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2       618526                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6      1332349                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9        54604                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10       342781                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11       148104                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12        51208                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13         6696                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14       324086                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15         1935                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16        34880                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17         3176                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18         3503                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19         4034                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20         4706                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21         8433                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22         6715                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24         1998                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26        20528                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28        12737                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32        43143                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect         7155                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit         3042                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong         5788                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect     13510677                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong          707                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2       365326                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6      1843117                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9       286715                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10      1046288                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11       280328                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12        18766                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13        45702                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14       221560                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15        32140                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16       363081                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17         5849                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18        30147                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19         2022                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20         5261                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21         3305                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22        10622                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24         3888                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26        14478                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28        13359                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32        24650                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36        44139                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect      4638871                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit         2963                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong         8929                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS          117206                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        33681                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          96631614                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         52811553                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        59874                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           18663446                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1447450                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         7324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1046221                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      166320360                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    309367095                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.537615                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.311664                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    240389028     77.70%     77.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     34841345     11.26%     88.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8265443      2.67%     91.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6052607      1.96%     93.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9282756      3.00%     96.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7406601      2.39%     98.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       726376      0.23%     99.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       955489      0.31%     99.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1447450      0.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    309367095                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                176                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        63729                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         166241297                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              19723899                       # Number of loads committed
system.switch_cpus.commit.membars                1348                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        39630      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    108550757     65.27%     65.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        36401      0.02%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         4266      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           16      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           32      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     19723835     11.86%     77.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     37965295     22.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    166320360                       # Class of committed instruction
system.switch_cpus.commit.refs               57689258                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             166320360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.105416                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.105416                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     280208692                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      167982961                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8053397                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1646938                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          63562                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      19584223                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            19823530                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  3617                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            38012657                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3785                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            19054271                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8762276                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             282671048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         27072                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              102052581                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               8                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles        27072                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        42877                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          127124                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               5433                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.061358                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     26746824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      5139731                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.328628                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    309556816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.549000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.886855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        281031031     90.78%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2529861      0.82%     91.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2082800      0.67%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2162015      0.70%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1201192      0.39%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2251613      0.73%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1866666      0.60%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1950751      0.63%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         14480887      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    309556816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               128                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              136                       # number of floating regfile writes
system.switch_cpus.idleCycles                  984768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        70074                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         18715455                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.537604                       # Inst execution rate
system.switch_cpus.iew.exec_refs             57829994                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           38010066                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         5072092                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      19870073                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9668                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        80475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     38071620                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    167367453                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      19819928                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        67233                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     166948450                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          56506                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      78090050                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          63562                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      78234950                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6441780                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2658                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3961                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2205                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       146174                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       106261                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3961                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        54178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         101604476                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             166897336                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.774502                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          78692833                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.537440                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              166903114                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        248673573                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       110140150                       # number of integer regfile writes
system.switch_cpus.ipc                       0.322018                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.322018                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        47682      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     109063847     65.30%     65.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        38358      0.02%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          6801      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           16      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           32      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     19833864     11.87%     77.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     38032321     22.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           64      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           96      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      167023081                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             252                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          476                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          208                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          272                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              330177                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001977                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           22765      6.89%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      6.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56335     17.06%     23.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        251033     76.03%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           16      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           28      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      167305324                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    643937112                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    166897128                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    168418213                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          167354952                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         167023081                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12501                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1047090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4434                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5177                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1481963                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    309556816                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.539555                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.196243                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    237855849     76.84%     76.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     29047870      9.38%     86.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     14569180      4.71%     90.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     12228914      3.95%     94.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8722616      2.82%     97.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5640318      1.82%     99.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1411972      0.46%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        54553      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        25544      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    309556816                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.537844                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8763012                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   125                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads       155972                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        23959                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     19870073                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     38071620                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        95270380                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           6350                       # number of misc regfile writes
system.switch_cpus.numCycles                310541584                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        85018807                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     162362981                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1053831                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         14969608                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         70116                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     442633340                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      167671338                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    163872637                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          14286731                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      189323375                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          63562                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     194360036                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1509647                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          152                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    249923365                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       858068                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         8574                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         119975372                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         8658                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            475284231                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           334924118                       # The number of ROB writes
system.switch_cpus.timesIdled                    5469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side     12207026                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side    466611192                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy         3794091963                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        3750195102                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.tol3bus.snoopTraffic                 202913728                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         12950168                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.004885                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.069721                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               12886908     99.51%     99.51% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  63260      0.49%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           12950168                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4065987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        63260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8136300                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          63260                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                         8879518                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp           4017563                       # Transaction distribution
system.tol3bus.trans_dist::WriteReq                78                       # Transaction distribution
system.tol3bus.trans_dist::WriteResp               78                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6390794                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1833148                       # Transaction distribution
system.tol3bus.trans_dist::HardPFReq          4721304                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              42                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             42                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            52965                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           52965                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      4017565                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  77635406000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.l3.prefetcher.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    77635396000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 807346290625250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               807346655230250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4291757                       # Simulator instruction rate (inst/s)
host_mem_usage                               17070008                       # Number of bytes of host memory used
host_op_rate                                  7146862                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.54                       # Real time elapsed on the host
host_tick_rate                               15489226                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101023854                       # Number of instructions simulated
sim_ops                                     168231552                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000365                       # Number of seconds simulated
sim_ticks                                   364605000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 18758.945783                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 18758.945783                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    158813235                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    158813235                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         8466                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         8466                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       102386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       102386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       102386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          102386                       # number of ReadReq hits
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       307156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       307156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 10721.300296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10721.300296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  9971.036234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9971.036234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       302757                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         302757                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     47163000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47163000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014322                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014322                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           66                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           66                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     43204500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43204500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4333                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data       409542                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       409542                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10721.300296                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10721.300296                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  9971.036234                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9971.036234                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data       405143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           405143                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     47163000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     47163000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010741                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010741                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data         4399                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4399                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     43204500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     43204500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         4333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data       409542                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       409542                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10721.300296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10721.300296                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 18758.945783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  9971.036234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15783.868662                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data       405143                       # number of overall hits
system.cpu.dcache.overall_hits::total          405143                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     47163000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     47163000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010741                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010741                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data         4399                       # number of overall misses
system.cpu.dcache.overall_misses::total          4399                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           66                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    158813235                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     43204500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    202017735                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010580                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031252                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         8466                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         4333                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12799                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued         8525                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         8525                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage           273                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                  12798                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          438                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            163.631746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          3289134                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   676.474751                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   347.525249                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.660620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.339380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          677                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          347                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.661133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.338867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs             13822                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           3289134                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2261718                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.writebacks::.writebacks        12798                       # number of writebacks
system.cpu.dcache.writebacks::total             12798                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            5                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            9                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs    96.312500                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs         1541                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       102385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       102385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       102385                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          102385                       # number of ReadReq hits
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst       102385                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       102385                       # number of demand (read+write) accesses
system.cpu.icache.demand_hits::.switch_cpus.inst       102385                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           102385                       # number of demand (read+write) hits
system.cpu.icache.overall_accesses::.switch_cpus.inst       102385                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       102385                       # number of overall (read+write) accesses
system.cpu.icache.overall_hits::.switch_cpus.inst       102385                       # number of overall hits
system.cpu.icache.overall_hits::total          102385                       # number of overall hits
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          343                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          12698.451172                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses           409540                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs               512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses            409540                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6501607                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     2.875000                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker           16                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs           46                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 61324.056491                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 61324.056491                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher    502611967                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total    502611967                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher         8196                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total         8196                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data         4333                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         4333                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 120687.810945                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 120687.810945                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 120687.810945                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 120687.810945                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data         4132                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total         4132                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data     24258250                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     24258250                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.046388                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.046388                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data          201                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          201                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data     24258250                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     24258250                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.046388                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.046388                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data          201                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          201                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         8466                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         8466                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 31061.327054                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 31061.327054                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28262.835075                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 28262.835075                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         3901                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         3901                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    141794958                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total    141794958                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.539216                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.539216                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         4565                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         4565                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          163                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total          163                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    124413000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    124413000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.519962                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.519962                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         4402                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         4402                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.WritebackDirty_accesses::.writebacks        12798                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total        12798                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks        12798                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total        12798                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher         8466                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data         4333                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total        12799                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 31061.327054                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 120687.810945                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 34841.210239                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28262.835075                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 120687.810945                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 32298.772540                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher         3901                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data         4132                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total            8033                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    141794958                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data     24258250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    166053208                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.539216                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.046388                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.372373                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher         4565                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data          201                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          4766                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher          163                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    124413000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data     24258250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    148671250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.519962                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.046388                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.359637                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         4402                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data          201                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         4603                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher         8466                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data         4333                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total        12799                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 31061.327054                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 120687.810945                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 34841.210239                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28262.835075                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 61324.056491                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 120687.810945                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50885.476756                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher         3901                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data         4132                       # number of overall hits
system.cpu.l2cache.overall_hits::total           8033                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    141794958                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data     24258250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    166053208                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.539216                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.046388                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.372373                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher         4565                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data          201                       # number of overall misses
system.cpu.l2cache.overall_misses::total         4766                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher          163                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    124413000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher    502611967                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data     24258250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    651283217                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.519962                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.046388                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         4402                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher         8196                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data          201                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total        12799                       # number of overall MSHR misses
system.cpu.l2cache.prefetcher.num_hwpf_issued         8640                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified         9278                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage          254                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements                 12797                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          352                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         3103                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          576                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0            4                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1           51                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2           10                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.566744                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses          217573                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1409.465683                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  2621.884380                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data    64.649937                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.344108                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.640108                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.015784                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         4031                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025           65                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.984131                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.015869                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs            16893                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses           217573                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse                4096                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              43360                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.writebacks::.writebacks        12797                       # number of writebacks
system.cpu.l2cache.writebacks::total            12797                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numExitSignal                            0                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               0                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        38395                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total             38395                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      1638144                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total            1638144                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy       12811198                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          3.5                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy      10761579                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          3.0                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic                819008                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples        38812                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0              38812    100.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total          38812                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests        12798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests        25597                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                       26013                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp          8465                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty        25595                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq        13216                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq         4333                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp         4333                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq         8466                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.DataMeta::0                             598                       # Distribution of access
system.l3.DataMeta::1                             197                       # Distribution of access
system.l3.DataMeta::2                             100                       # Distribution of access
system.l3.DataMeta::3                            3708                       # Distribution of access
system.l3.HardPFReq_avg_mshr_miss_latency::.l3.prefetcher 93363.627930                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_avg_mshr_miss_latency::total 93363.627930                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_mshr_miss_latency::.l3.prefetcher    748776296                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_latency::total    748776296                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_misses::.l3.prefetcher         8020                       # number of HardPFReq MSHR misses
system.l3.HardPFReq_mshr_misses::total           8020                       # number of HardPFReq MSHR misses
system.l3.MetaReq_accesses::.cpu.dcache.prefetcher         4402                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::.switch_cpus.data          201                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::total                4603                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 98963.032581                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::total 98963.032581                       # average MetaReq mshr miss latency
system.l3.MetaReq_hits::.cpu.dcache.prefetcher         3805                       # number of MetaReq hits
system.l3.MetaReq_hits::.switch_cpus.data            3                       # number of MetaReq hits
system.l3.MetaReq_hits::total                    3808                       # number of MetaReq hits
system.l3.MetaReq_miss_rate::.cpu.dcache.prefetcher     0.135620                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::.switch_cpus.data     0.985075                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::total           0.172713                       # miss rate for MetaReq accesses
system.l3.MetaReq_misses::.cpu.dcache.prefetcher          597                       # number of MetaReq misses
system.l3.MetaReq_misses::.switch_cpus.data          198                       # number of MetaReq misses
system.l3.MetaReq_misses::total                   795                       # number of MetaReq misses
system.l3.MetaReq_mshr_hits::.cpu.dcache.prefetcher          198                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::.switch_cpus.data          198                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::total                396                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_miss_latency::.cpu.dcache.prefetcher     39486250                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::total     39486250                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.090641                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::total      0.086683                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_misses::.cpu.dcache.prefetcher          399                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::total              399                       # number of MetaReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data          201                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               201                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 119534.090909                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 119534.090909                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 119534.090909                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 119534.090909                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data     23667750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      23667750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.985075                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.985075                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data          198                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 198                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data     23667750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     23667750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.985075                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.985075                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data          198                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            198                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4402                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher         8196                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         12598                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 108499.500000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 104016.400686                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 104476.677823                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 109283.208020                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104516.200383                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 104931.401441                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.dcache.prefetcher         3902                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.cpu.l2cache.prefetcher         3826                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              7728                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher     54249750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher    454551671                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    508801421                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.113585                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.533187                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.386569                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher          500                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher         4370                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            4870                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          101                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.cpu.l2cache.prefetcher          188                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::total          289                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher     43604000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher    437086750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    480690750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.090641                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.510249                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.363629                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          399                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher         4182                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         4581                       # number of ReadSharedReq MSHR misses
system.l3.WritebackDirty_accesses::.writebacks        12797                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        12797                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks        12797                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            12797                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher         4402                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.l2cache.prefetcher         8196                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data          201                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                12799                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 108499.500000                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 104016.400686                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 119534.090909                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 105064.950868                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 109283.208020                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104516.200383                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 119534.090909                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 105536.409291                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.dcache.prefetcher         3902                       # number of demand (read+write) hits
system.l3.demand_hits::.cpu.l2cache.prefetcher         3826                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data            3                       # number of demand (read+write) hits
system.l3.demand_hits::total                     7731                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.dcache.prefetcher     54249750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher    454551671                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data     23667750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        532469171                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher     0.113585                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher     0.533187                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.985075                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.395968                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher          500                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.l2cache.prefetcher         4370                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data          198                       # number of demand (read+write) misses
system.l3.demand_misses::total                   5068                       # number of demand (read+write) misses
system.l3.demand_mshr_hits::.cpu.dcache.prefetcher          101                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.cpu.l2cache.prefetcher          188                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::total                 289                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher     43604000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher    437086750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data     23667750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    504358500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.090641                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.510249                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.985075                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.373389                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher          399                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher         4182                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data          198                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              4779                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher         4402                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.l2cache.prefetcher         8196                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data          201                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               12799                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 108499.500000                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 104016.400686                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 119534.090909                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 105064.950868                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 109283.208020                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 104516.200383                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.l3.prefetcher 93363.627930                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 119534.090909                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 97908.805063                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.dcache.prefetcher         3902                       # number of overall hits
system.l3.overall_hits::.cpu.l2cache.prefetcher         3826                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data            3                       # number of overall hits
system.l3.overall_hits::total                    7731                       # number of overall hits
system.l3.overall_miss_latency::.cpu.dcache.prefetcher     54249750                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher    454551671                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data     23667750                       # number of overall miss cycles
system.l3.overall_miss_latency::total       532469171                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher     0.113585                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher     0.533187                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.985075                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.395968                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher          500                       # number of overall misses
system.l3.overall_misses::.cpu.l2cache.prefetcher         4370                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data          198                       # number of overall misses
system.l3.overall_misses::total                  5068                       # number of overall misses
system.l3.overall_mshr_hits::.cpu.dcache.prefetcher          101                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.cpu.l2cache.prefetcher          188                       # number of overall MSHR hits
system.l3.overall_mshr_hits::total                289                       # number of overall MSHR hits
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher     43604000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher    437086750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.l3.prefetcher    748776296                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data     23667750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   1253134796                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.090641                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.510249                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.985075                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher          399                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher         4182                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.l3.prefetcher         8020                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data          198                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            12799                       # number of overall MSHR misses
system.l3.prefetcher.num_hwpf_issued             9050                       # number of hwpf issued
system.l3.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l3.prefetcher.pfIdentified               10037                       # number of prefetch candidates identified
system.l3.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l3.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l3.prefetcher.pfSpanPage                    99                       # number of prefetches that crossed the page
system.l3.replacements                          13199                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          352                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         3105                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        27894                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          735                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           50                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          508                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3            5                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.715274                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                   496383                       # Number of data accesses
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher  1964.355424                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher 10485.118888                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.l3.prefetcher 19737.721161                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker            3                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    12.417038                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   565.387489                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.059947                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.319980                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.l3.prefetcher     0.602347                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000379                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.017254                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         31358                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1024           843                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           567                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.956970                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1024     0.025726                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.017303                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                     45967                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                    496383                       # Number of tag accesses
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      124813                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.unused_prefetches                        36                       # number of HardPF blocks evicted w/o reference
system.l3.writebacks::.writebacks               12723                       # number of writebacks
system.l3.writebacks::total                     12723                       # number of writebacks
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      7.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     50.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState                 94                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        7478279.491200                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           419.873206                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE    348155000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     16450000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        113844380.025600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        31765210.831200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          153087870.348000                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        7478279.491200                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           419.873206                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE    348155000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     16450000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        113844380.025600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        31765210.831200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          153087870.348000                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3331.75                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     14066.09                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               61955.54                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples     12723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples      4211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l3.prefetcher::samples      7991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples       198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    44464.87                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     2316.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  2316.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      7.64                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2232.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2233.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     58.32                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       23.69                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   12.06                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  11.63                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher    140074876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher    739167044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.l3.prefetcher   1403030677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     34755420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2317028017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2233299050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher    140074876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher    739167044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.l3.prefetcher   1403030677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     34755420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4550327066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2233299050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2233299050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples         4155                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   399.172082                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   274.731357                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   334.135541                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          658     15.84%     15.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1529     36.80%     52.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          198      4.77%     57.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          597     14.37%     71.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          195      4.69%     76.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          102      2.45%     78.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          130      3.13%     82.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           65      1.56%     83.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          681     16.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         4155                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                844608                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                 844672                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                 814144                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys              814272                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher        51072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher       269504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.l3.prefetcher       511552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data        12672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            844800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks       814272                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         814272                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher          798                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher         4211                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.l3.prefetcher         7991                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data          198                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     62589.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     63947.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.l3.prefetcher     60498.63                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     75831.01                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher        51072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher       269440                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.l3.prefetcher       511424                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data        12672                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 140074875.550253003836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 738991511.361610531807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.l3.prefetcher 1402679612.183047533035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 34755420.249310895801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher     49946532                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher    269283575                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.l3.prefetcher    483444569                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data     15014540                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks        12723                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1594383.62                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks       814144                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2232947984.805474281311                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks  20285342776                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds          656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState              30570                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             12115                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds          656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher          798                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher         4211                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.l3.prefetcher         7993                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              13200                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        12723                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             12723                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   83.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0              384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              483                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              572                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              570                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             429                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22             461                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23             440                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30             481                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31             420                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              377                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              382                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              381                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              303                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              308                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              463                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              423                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10             384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11             384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12             384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13             384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14             472                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15             420                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16             384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17             384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18             384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19             384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20             273                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21             382                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22             477                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23             609                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24             505                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25             380                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26             384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27             384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28             318                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29             479                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30             393                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31             384                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000011279634                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples          656                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     20.128049                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    19.789589                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     3.979575                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::9                1      0.15%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12               2      0.30%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14               1      0.15%      0.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::15               6      0.91%      1.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16              16      2.44%      3.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::17              23      3.51%      7.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18             381     58.08%     65.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::19              12      1.83%     67.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20               9      1.37%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::21              52      7.93%     76.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22               4      0.61%     77.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::23               4      0.61%     77.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24              32      4.88%     82.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::25              22      3.35%     86.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26               4      0.61%     86.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::27              60      9.15%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28               7      1.07%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::29               6      0.91%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30               6      0.91%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32               1      0.15%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::33               1      0.15%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36               3      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38               1      0.15%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::39               1      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40               1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          656                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                   1632                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   1641                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1655                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1477                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   1448                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1429                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                   1240                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                   1641                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    592                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                    123                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    97                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    66                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    30                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                    26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                    24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                    23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                    23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                    22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                    13198                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                13198                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                      13198                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                81.29                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                   10728                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                  43972404                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    364607000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat              817689216                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                   586847292                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples          656                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     19.391768                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    19.191541                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     3.015562                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16              62      9.45%      9.45% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              20      3.05%     12.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             335     51.07%     63.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              35      5.34%     68.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              24      3.66%     72.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              61      9.30%     81.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              20      3.05%     84.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              29      4.42%     89.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              29      4.42%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              15      2.29%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               6      0.91%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               5      0.76%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               5      0.76%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               3      0.46%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30               1      0.15%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32               1      0.15%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33               2      0.30%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::35               1      0.15%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::36               1      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::38               1      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          656                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                   552                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                   597                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                   625                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                   647                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                   668                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                   686                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                   727                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                   775                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                   754                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                   810                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                   825                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                   841                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                   749                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                   704                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                   667                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                   667                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                   665                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                   657                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                   12723                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               12723                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                     12723                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               86.75                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                  11037                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        170502251.808000                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            3199839.552000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           673.890942                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      2487620                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     16450000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    345667380                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        1299911.827200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            5657206.212000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           18613335.686400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        31765210.831200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          245704007.068800                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          14666251.152000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        170419544.904000                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            3274689.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           673.394072                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      2624148                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     16450000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT    345530852                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        1357008.979200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            5781086.640000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           17582004.384000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        31765210.831200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          245522845.562400                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          15343300.224000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port        39566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        39596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port      1659008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1659008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1659008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer3.occupancy               52500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy            82103655                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              22.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           67325209                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             18.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13198                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13198    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13198                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26397                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              13001                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12723                       # Transaction distribution
system.membus.trans_dist::CleanEvict              476                       # Transaction distribution
system.membus.trans_dist::ReadExReq               198                       # Transaction distribution
system.membus.trans_dist::ReadExResp              198                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13000                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       170643                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       238900                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        34128                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       170643                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       136515                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          238900                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect        68257                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong       170643                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect        68257                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong       170643                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6        34129                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10        22752                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12        11376                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect       170643                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10        34129                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11        22752                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16        11376                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect        68257                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1296880                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           682568                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branches             238899                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             0                       # number cycles where commit BW limit reached
system.switch_cpus.commit.committedInsts      1023854                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1911192                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      1458419                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.310455                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.781117                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       754796     51.75%     51.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       287543     19.72%     71.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        77719      5.33%     76.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        40644      2.79%     79.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       144704      9.92%     89.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       150615     10.33%     99.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         2398      0.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1458419                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1911192                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                204770                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1399266     73.21%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       204770     10.71%     83.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       307156     16.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1911192                       # Class of committed instruction
system.switch_cpus.commit.refs                 511926                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1023854                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1911192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.424440                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.424440                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1139885                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        1911208                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            79633                       # Number of cycles decode is idle
system.switch_cpus.decode.UnblockCycles        238901                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              204772                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              307156                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              238900                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            102385                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1151264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.Insts                1023855                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branchRate          0.163808                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       307155                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        34128                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.702031                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      1458419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.310458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.794957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1151263     78.94%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            34128      2.34%     81.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            10946      0.75%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            23182      1.59%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                0      0.00%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            34129      2.34%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                0      0.00%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            23182      1.59%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           181589     12.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1458419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           238899                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.310455                       # Inst execution rate
system.switch_cpus.iew.exec_refs               511928                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             307156                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               0                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        204772                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       307157                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1911197                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        204772                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1911193                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         57197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              0                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         58796                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       102386                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1357811                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1911191                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.765145                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1038922                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.310454                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1911191                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2491378                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1365137                       # number of integer regfile writes
system.switch_cpus.ipc                       0.702030                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.702030                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1399266     73.21%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       204772     10.71%     83.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       307157     16.07%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1911195                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1911195                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      5280807                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1911191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1911197                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1911197                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1911195                       # Number of instructions issued
system.switch_cpus.iq.issued_per_cycle::samples      1458419                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.310457                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.610589                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       739437     50.70%     50.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       189482     12.99%     63.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       112722      7.73%     71.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       244445     16.76%     88.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       112505      7.71%     95.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        46054      3.16%     99.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13774      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1458419                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.310457                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              102385                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       204772                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       307157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          989726                       # number of misc regfile reads
system.switch_cpus.numCycles                  1458419                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           58796                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2047709                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles           159267                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups       4778009                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        1911202                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2047714                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            159267                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1014078                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.UnblockCycles       1081089                       # Number of cycles rename is unblocking
system.switch_cpus.rename.int_rename_lookups      2491387                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1342388                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              3369611                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3822389                       # The number of ROB writes
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side        38393                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side      1638016                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy           12807921                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          10823066                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol3bus.snoopTraffic                    814272                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            40380                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000718                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.026790                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  40351     99.93%     99.93% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     29      0.07%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              40380                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests        12797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops           29                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests        25596                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops             29                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                           27581                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp             12596                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        25520                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             476                       # Transaction distribution
system.tol3bus.trans_dist::HardPFReq            14382                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              201                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             201                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        12598                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF    364605000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.l3.prefetcher.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      364605000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED    364605000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
