v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 470 80 470 140 {
lab=IL}
N 470 20 470 50 {
lab=VIN}
N 380 50 430 50 {
lab=V_P}
N 470 -50 470 20 {
lab=VIN}
N 250 -50 470 -50 {
lab=VIN}
N 470 200 470 230 {
lab=VSS}
N 470 110 530 110 {
lab=IL}
N 530 110 570 110 {
lab=IL}
N 690 110 690 130 {
lab=out}
N 630 110 690 110 {
lab=out}
N 470 230 690 230 {
lab=VSS}
N 690 190 690 230 {
lab=VSS}
N 690 110 800 110 {
lab=out}
N 790 400 790 450 {
lab=VDD}
N 760 400 760 450 {
lab=VDD_2}
N 790 560 790 610 {
lab=VSS}
N 760 560 760 610 {
lab=IBIAS1}
N 840 520 890 520 {
lab=#net1}
N 840 490 890 490 {
lab=VREF}
N 880 -100 880 -50 {
lab=VIN}
N 980 -110 980 -50 {
lab=VDD_2}
N 1060 -60 1060 -50 {
lab=VDD}
N 1060 -110 1060 -60 {
lab=VDD}
N 1150 -80 1150 -60 {
lab=VSS}
N 1150 -60 1150 -50 {
lab=VSS}
N 1150 -110 1150 -80 {
lab=VSS}
N 1240 -100 1240 -40 {
lab=IBIAS1}
N 390 400 390 450 {
lab=VDD}
N 390 570 390 620 {
lab=VSS}
N 780 -80 780 -60 {
lab=VREF}
N 780 -60 780 -50 {
lab=VREF}
N 780 -110 780 -80 {
lab=VREF}
N 890 520 920 520 {
lab=#net1}
N 1295 -182.5 1295 -132.5 {
lab=VSS}
N 370 400 370 450 {
lab=IBIAS2}
N 1430 -110 1430 -50 {
lab=SAWTOOTH}
N 190 50 380 50 {
lab=V_P}
N 800 110 980 110 {
lab=out}
N 990 110 990 130 {
lab=out}
N 990 190 990 240 {
lab=#net1}
N 990 330 990 380 {
lab=VSS}
N 770 360 850 360 {
lab=#net2}
N 620 360 710 360 {
lab=#net3}
N 620 360 620 500 {
lab=#net3}
N 930 360 930 490 {
lab=#net1}
N 910 360 930 360 {
lab=#net1}
N 620 250 760 250 {
lab=#net3}
N 820 250 930 250 {
lab=#net1}
N 930 290 930 360 {
lab=#net1}
N 620 500 650 500 {
lab=#net3}
N 930 490 930 520 {
lab=#net1}
N 920 520 930 520 {
lab=#net1}
N 990 110 1140 110 {
lab=out}
N 1140 110 1140 120 {
lab=out}
N 1140 180 1140 190 {
lab=#net4}
N 980 110 990 110 {
lab=out}
N 930 230 930 290 {
lab=#net1}
N 930 230 990 230 {
lab=#net1}
N 990 240 990 270 {
lab=#net1}
N 1260 110 1260 150 {
lab=out}
N 1140 110 1260 110 {
lab=out}
N 1260 210 1260 250 {
lab=VSS}
N 450 520 620 520 {
lab=#net3}
N 620 500 620 520 {
lab=#net3}
N 380 170 430 170 {
lab=V_N}
N 470 170 470 200 {
lab=VSS}
N 1260 110 1390 110 {
lab=out}
N 1390 260 1390 300 {
lab=VSS}
N 1390 170 1390 200 {
lab=#net5}
N 1430 140 1500 140 {
lab=DL}
N 1500 140 1500 160 {
lab=DL}
N 190 400 190 450 {
lab=VDD}
N 190 560 190 610 {
lab=VSS}
N -40 50 90 50 {
lab=#net6}
N -40 50 -40 490 {
lab=#net6}
N 135 90 135 117.5 {
lab=VSS}
N 135 -27.5 135 7.5 {
lab=VDD}
N 320 170 380 170 {
lab=V_N}
N 60 170 220 170 {
lab=#net7}
N 60 170 60 260 {
lab=#net7}
N 265 210 265 247.5 {
lab=VSS}
N 265 97.5 265 127.5 {
lab=VDD}
N 60 490 120 490 {
lab=#net7}
N 60 260 60 490 {
lab=#net7}
N -40 520 120 520 {
lab=#net6}
N -40 490 -40 520 {
lab=#net6}
N 2020 180 2070 180 {
lab=1}
N 2020 200 2070 200 {
lab=2}
N 1950 260 1950 310 {
lab=IBIAS4}
N 1930 260 1930 320 {
lab=IBIAS3}
N 1870 260 1870 320 {
lab=VSS}
N 1910 50 1910 110 {
lab=VDD}
N 1740 160 1800 160 {
lab=out}
N 1740 200 1800 200 {
lab=VH}
N 1740 220 1800 220 {
lab=VL}
N 1390 110 1740 110 {
lab=out}
N 1740 110 1740 160 {
lab=out}
N 1630 -190 1630 -130 {
lab=VH}
N 1710 -190 1710 -130 {
lab=VL}
N 1800 -180 1800 -120 {
lab=IBIAS3}
N 1890 -180 1890 -130 {
lab=IBIAS4}
N 2090 800 2190 800 {
lab=#net8}
N 2020 570 2120 570 {
lab=QD}
N 2045 840 2045 867.5 {
lab=VSS}
N 2045 722.5 2045 757.5 {
lab=VDD}
N 1975 610 1975 637.5 {
lab=VSS}
N 1975 492.5 1975 527.5 {
lab=VDD}
N 1860 800 1920 800 {
lab=DN}
N 1750 670 1790 670 {
lab=UP}
N 1860 570 1920 570 {
lab=UP}
N 1750 740 1790 740 {
lab=DN}
N 1600 490 1600 550 {
lab=VDD}
N 1300 700 1460 700 {
lab=#net9}
N 1600 850 1600 900 {
lab=VSS}
N 1600 470 1600 490 {
lab=VDD}
N 1920 800 1990 800 {
lab=DN}
N 2830 -170 2830 -110 {
lab=VDD}
N 2830 10 2830 70 {
lab=VSS}
N 2830 90 2830 150 {
lab=VDD}
N 2830 270 2830 330 {
lab=VSS}
N 2640 190 2780 190 {
lab=Enable}
N 2640 -70 2640 190 {
lab=Enable}
N 2640 -70 2780 -70 {
lab=Enable}
N 2580 -70 2640 -70 {
lab=Enable}
N 2720 -30 2780 -30 {
lab=1}
N 2720 230 2780 230 {
lab=2}
N 3010 -50 3070 -50 {
lab=Q}
N 3010 210 3070 210 {
lab=Q_}
N 2020 -190 2020 -130 {
lab=Enable}
N 2970 -150 2970 -90 {
lab=VDD}
N 2970 -10 2970 50 {
lab=VSS}
N 2970 110 2970 170 {
lab=VDD}
N 2970 250 2970 310 {
lab=VSS}
N 620 250 620 360 {
lab=#net3}
N 990 250 1040 250 {
lab=#net1}
N 1040 250 1140 250 {
lab=#net1}
N 790 560 790 610 {
lab=VSS}
N 1330 140 1390 140 {
lab=VDD}
N 2190 800 2250 800 {
lab=#net8}
N 2290 700 2290 760 {
lab=VDD}
N 2290 840 2290 900 {
lab=VSS}
N 3070 -50 3080 -50 {
lab=Q}
N 2970 -150 3120 -150 {
lab=VDD}
N 3080 -50 3290 -50 {
lab=Q}
N 2290 700 2410 700 {
lab=VDD}
N 1295 -292.5 1295 -242.5 {
lab=IBIAS2}
N 2160 520 2230 520 {
lab=Q}
N 2160 520 2160 570 {
lab=Q}
N 2430 810 2570 810 {
lab=Q_}
N 2430 800 2430 810 {
lab=Q_}
N 2500 520 2610 520 {
lab=QD}
N 2840 810 2980 810 {
lab=Q_D}
N 2330 800 2370 800 {
lab=Q_D}
N 2370 320 2370 400 {
lab=VDD}
N 2370 627.5 2370 667.5 {
lab=VSS}
N 2370 667.5 2450 667.5 {
lab=VSS}
N 2710 640 2710 690 {
lab=VDD}
N 2710 920 2710 1030 {
lab=VSS}
N 2710 640 2740 640 {
lab=VDD}
N 2370 320 2400 320 {
lab=VDD}
N 1300 700 1300 720 {
lab=#net9}
N 1300 780 1300 820 {
lab=VSS}
N 270 510 320 510 {
lab=#net10}
N 450 500 560 500 {
lab=SAWTOOTH}
C {sky130_fd_pr/pfet_01v8.sym} 450 50 0 0 {name=M3
L=0.15
W=10
nf=1
mult=450
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/ind.sym} 600 110 3 0 {name=L1
m=1
value=10n
footprint=1206
device=inductor}
C {devices/capa.sym} 690 160 0 0 {name=C1
m=1
value=20n
footprint=1206
device="ceramic capacitor"}
C {devices/code.sym} -270 -70 0 0 {name=TT_MODELS
only_toplevel=true
format="tcleval( @value )"
value="
** opencircuitdesign pdks install
.lib $::SKYWATER_MODELS/sky130.lib.spice tt

"
spice_ignore=false}
C {devices/code_shown.sym} -260 90 0 0 {name=NGSPICE
only_toplevel=true
value="

.control

tran 500p 6u
plot  V(out)
plot V(Q)
plot v(Q_) 
plot v(Q_D)
plot v(QD)
.endc
" }
C {devices/lab_wire.sym} 750 110 0 0 {name=l4 sig_type=std_logic lab=out}
C {devices/lab_wire.sym} 550 110 0 0 {name=l6 sig_type=std_logic lab=IL}
C {devices/lab_wire.sym} 370 -50 0 0 {name=l5 sig_type=std_logic lab=VIN}
C {devices/vsource.sym} 880 -20 0 0 {name=V3 value=1.8}
C {devices/gnd.sym} 880 10 0 0 {name=l7 lab=GND}
C {devices/lab_wire.sym} 880 -70 0 0 {name=l2 sig_type=std_logic lab=VIN}
C {devices/gnd.sym} 1240 10 0 0 {name=l19 lab=GND}
C {devices/lab_wire.sym} 1240 -90 0 0 {name=l22 sig_type=std_logic lab=IBIAS1}
C {devices/isource.sym} 1240 -20 0 0 {name=I0 value=50u}
C {devices/vsource.sym} 980 -20 0 0 {name=V9 value=0.9}
C {devices/gnd.sym} 980 10 0 0 {name=l42 lab=GND}
C {devices/lab_wire.sym} 980 -70 0 0 {name=l8 sig_type=std_logic lab=VDD_2}
C {devices/vsource.sym} 1060 -20 0 0 {name=V2 value=1.8}
C {devices/gnd.sym} 1060 10 0 0 {name=l18 lab=GND}
C {devices/vsource.sym} 1150 -20 0 0 {name=V5 value=0}
C {devices/gnd.sym} 1150 10 0 0 {name=l26 lab=GND}
C {devices/lab_wire.sym} 1150 -60 0 0 {name=l10 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 790 430 0 1 {name=l13 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 760 430 0 0 {name=l14 sig_type=std_logic lab=VDD_2}
C {devices/lab_wire.sym} 620 230 0 0 {name=l1 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 790 590 0 1 {name=l15 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 760 590 0 0 {name=l16 sig_type=std_logic lab=IBIAS1}
C {devices/lab_wire.sym} 390 430 0 1 {name=l11 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 390 600 0 1 {name=l12 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 780 -20 0 0 {name=V4 value=0.6}
C {devices/gnd.sym} 780 10 0 0 {name=l17 lab=GND}
C {devices/lab_wire.sym} 780 -60 0 0 {name=l20 sig_type=std_logic lab=VREF}
C {devices/isource.sym} 1295 -212.5 0 1 {name=I1 value=50u}
C {devices/lab_wire.sym} 370 430 0 0 {name=l27 sig_type=std_logic lab=IBIAS2}
C {devices/vsource.sym} 1430 -20 0 0 {name=V6 value="pwl(0 0 9.99ns 1.8 10ns 0) r=0"}
C {devices/gnd.sym} 1430 10 0 0 {name=l28 lab=GND}
C {devices/gnd.sym} 1430 10 0 0 {name=l29 lab=GND}
C {devices/lab_wire.sym} 1430 -80 0 0 {name=l30 sig_type=std_logic lab=SAWTOOTH}
C {devices/lab_wire.sym} 990 360 0 0 {name=l31 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 890 490 0 0 {name=l33 sig_type=std_logic lab=VREF}
C {devices/lab_wire.sym} 550 500 0 0 {name=l32 sig_type=std_logic lab=SAWTOOTH}
C {devices/lab_wire.sym} 1260 230 0 0 {name=l21 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/pfet_01v8.sym} 1410 140 0 1 {name=M2
L=0.15
W=10
nf=1
mult=450
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_wire.sym} 1390 280 0 0 {name=l23 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 1500 190 0 0 {name=V1 value="pwl(0 1.8 3.5us 1.8 3.51us 0 7us 0) r=0"}
C {devices/gnd.sym} 1500 220 0 0 {name=l34 lab=GND}
C {devices/gnd.sym} 1500 220 0 0 {name=l36 lab=GND}
C {devices/lab_wire.sym} 190 430 0 1 {name=l35 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 190 590 0 1 {name=l37 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_PMOS/BUFFER_P.sym} 70 100 0 0 {name=X1}
C {devices/lab_wire.sym} 135 -10 0 0 {name=l38 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 135 112.5 0 0 {name=l40 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 200 220 0 0 {name=X2}
C {devices/lab_wire.sym} 265 235 0 0 {name=l39 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 265 115 0 0 {name=l41 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Non_Overlap_Clk/Non_over_clk.sym} 320 570 0 1 {name=XM3}
C {devices/lab_wire.sym} 330 50 0 0 {name=l3 sig_type=std_logic lab=V_P}
C {devices/lab_wire.sym} 380 170 0 0 {name=l43 sig_type=std_logic lab=V_N}
C {DC_DC_Converter/Folded_OPAMP/Folded_OPAMP.sym} 850 560 0 1 {name=XM4}
C {devices/lab_wire.sym} 1950 290 0 1 {name=l48 sig_type=std_logic lab=IBIAS4}
C {devices/lab_wire.sym} 1930 290 0 0 {name=l49 sig_type=std_logic lab=IBIAS3}
C {devices/lab_pin.sym} 1870 290 0 0 {name=l50 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1910 80 0 0 {name=l51 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1770 200 1 0 {name=l53 sig_type=std_logic lab=VH}
C {devices/lab_pin.sym} 1770 220 3 0 {name=l54 sig_type=std_logic lab=VL}
C {devices/vsource.sym} 1630 -100 0 0 {name=V7 value=1.05}
C {devices/gnd.sym} 1630 -70 0 0 {name=l52 lab=GND}
C {devices/lab_pin.sym} 1630 -160 0 0 {name=l55 sig_type=std_logic lab=VH}
C {devices/vsource.sym} 1710 -100 0 0 {name=V8 value=0.96}
C {devices/gnd.sym} 1710 -70 0 0 {name=l56 lab=GND}
C {devices/lab_pin.sym} 1710 -160 0 0 {name=l57 sig_type=std_logic lab=VL}
C {devices/gnd.sym} 1800 -70 0 0 {name=l58 lab=GND}
C {devices/isource.sym} 1800 -100 0 0 {name=I2 value=50u}
C {devices/isource.sym} 1890 -100 0 0 {name=I3 value=50u}
C {devices/gnd.sym} 1890 -70 0 0 {name=l60 lab=GND}
C {devices/lab_wire.sym} 1800 -160 0 0 {name=l59 sig_type=std_logic lab=IBIAS3}
C {devices/lab_wire.sym} 1890 -150 0 1 {name=l61 sig_type=std_logic lab=IBIAS4}
C {DC_DC_Converter/Comparator_Pair/cmp_pair.sym} 1780 260 0 0 {name=XM1}
C {DC_DC_Converter/BUFFER/BUFFER_PMOS/BUFFER_P.sym} 2110 850 0 1 {name=X5}
C {devices/lab_wire.sym} 2045 740 0 1 {name=l68 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2045 862.5 0 1 {name=l69 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_PMOS/BUFFER_P.sym} 2040 620 0 1 {name=X6}
C {devices/lab_wire.sym} 1975 510 0 1 {name=l70 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1975 632.5 0 1 {name=l71 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/current_pump/current_pump_for_symbol.sym} 3150 1850 0 1 {name=X7}
C {devices/lab_wire.sym} 1880 800 0 0 {name=l75 sig_type=std_logic lab=DN}
C {devices/lab_wire.sym} 1890 570 0 0 {name=l76 sig_type=std_logic lab=UP}
C {devices/lab_wire.sym} 1600 882.5 0 1 {name=l46 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1600 515 0 1 {name=l78 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/NAND_GATE/NAND.sym} 2760 20 0 0 {name=X_NAND1}
C {devices/lab_pin.sym} 2830 -140 0 0 {name=l81 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2830 40 0 0 {name=l82 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/NAND_GATE/NAND.sym} 2760 280 0 0 {name=X_NAND2}
C {devices/lab_pin.sym} 2830 120 0 0 {name=l83 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2830 300 0 0 {name=l84 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Inverter/Inverter.sym} 2900 -30 0 0 {name=X9}
C {DC_DC_Converter/Inverter/Inverter.sym} 2900 230 0 0 {name=X10}
C {devices/lab_wire.sym} 3050 210 0 0 {name=l86 sig_type=std_logic lab=Q_}
C {devices/lab_wire.sym} 2750 -30 0 0 {name=l44 sig_type=std_logic lab=1}
C {devices/lab_wire.sym} 2060 180 0 0 {name=l45 sig_type=std_logic lab=1}
C {devices/lab_wire.sym} 2060 200 0 0 {name=l87 sig_type=std_logic lab=2}
C {devices/lab_wire.sym} 2750 230 0 0 {name=l88 sig_type=std_logic lab=2}
C {devices/gnd.sym} 2020 -70 0 0 {name=l89 lab=GND}
C {devices/lab_pin.sym} 2020 -160 0 0 {name=l90 sig_type=std_logic lab=Enable}
C {devices/lab_wire.sym} 2610 -70 0 0 {name=l91 sig_type=std_logic lab=Enable}
C {devices/lab_pin.sym} 2970 -120 0 0 {name=l92 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2970 20 0 0 {name=l93 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2970 140 0 0 {name=l94 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2970 280 0 0 {name=l95 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1490 140 0 0 {name=l96 sig_type=std_logic lab=DL}
C {sky130_fd_pr/cap_mim_m3_1.sym} 790 250 3 0 {name=C5 model=cap_mim_m3_1 W=10 L=19.5 MF=1 spiceprefix=X}
C {sky130_fd_pr/cap_mim_m3_1.sym} 880 360 3 0 {name=C3 model=cap_mim_m3_1 W=27 L=27.5 MF=10 spiceprefix=X}
C {sky130_fd_pr/res_generic_m1.sym} 740 360 1 1 {name=R7
W=0.2
L=11200
model=res_generic_m1
mult=1}
C {sky130_fd_pr/res_generic_m1.sym} 1390 230 0 0 {name=R6
W=0.5
L=16
model=res_generic_m1
mult=1}
C {sky130_fd_pr/res_generic_m1.sym} 1260 180 0 0 {name=R1
W=0.2
L=64
model=res_generic_m1
mult=1}
C {sky130_fd_pr/res_generic_m1.sym} 1140 150 0 0 {name=R5
W=0.2
L=912
model=res_generic_m1
mult=1}
C {sky130_fd_pr/res_generic_m1.sym} 990 160 0 0 {name=R2
W=0.2
L=28800
model=res_generic_m1
mult=1}
C {sky130_fd_pr/res_generic_m1.sym} 990 300 0 0 {name=R3
W=0.2
L=41600
model=res_generic_m1
mult=1}
C {devices/vsource.sym} 2020 -100 0 0 {name=V10 value=1.8}
C {sky130_fd_pr/cap_mim_m3_1.sym} 1140 220 0 0 {name=C6 model=cap_mim_m3_1 W=27 L=27.5 MF=2 spiceprefix=X}
C {devices/lab_wire.sym} 1060 -80 0 0 {name=l97 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1370 140 0 0 {name=l98 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Inverter/Inverter.sym} 2360 820 0 1 {name=X3}
C {devices/lab_pin.sym} 2290 870 0 1 {name=l66 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1780 670 0 0 {name=l47 sig_type=std_logic lab=UP}
C {devices/lab_wire.sym} 1780 740 0 0 {name=l67 sig_type=std_logic lab=DN}
C {sky130_fd_pr/nfet_01v8.sym} 450 170 0 0 {name=M10
L=0.15
W=10
nf=1 
mult=150
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_wire.sym} 2170 520 0 0 {name=l110 sig_type=std_logic lab=Q}
C {devices/lab_wire.sym} 2490 810 0 0 {name=l111 sig_type=std_logic lab=Q_
}
C {devices/lab_wire.sym} 3220 -50 0 0 {name=l79 sig_type=std_logic lab=Q}
C {devices/lab_wire.sym} 2315 700 0 1 {name=l9 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2550 520 0 0 {name=l62 sig_type=std_logic lab=QD}
C {devices/lab_wire.sym} 2890 810 0 0 {name=l63 sig_type=std_logic lab=Q_D
}
C {devices/lab_wire.sym} 2070 570 0 0 {name=l65 sig_type=std_logic lab=QD}
C {devices/lab_wire.sym} 2370 800 0 0 {name=l72 sig_type=std_logic lab=Q_D
}
C {devices/lab_pin.sym} 2710 950 0 1 {name=l73 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2410 667.5 0 1 {name=l74 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2725 640 0 1 {name=l77 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2385 320 0 1 {name=l80 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/DELAY_JAWAD/Delay_BLK_F4.sym} 2320 522.5 0 0 {name=X4}
C {DC_DC_Converter/DELAY_JAWAD/Delay_BLK_F4.sym} 2660 812.5 0 0 {name=X8}
C {devices/capa.sym} 1300 750 0 0 {name=C2
m=1
value=20n
footprint=1206
device="ceramic capacitor"}
C {devices/lab_wire.sym} 1300 807.5 0 1 {name=l64 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Comparator/Comp_lvt.sym} 470 580 0 1 {name=XM2}
C {devices/lab_wire.sym} 1295 -267.5 0 0 {name=l24 sig_type=std_logic lab=IBIAS2}
C {devices/lab_wire.sym} 1295 -155 0 0 {name=l25 sig_type=std_logic lab=VSS}
