# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../vivado_setup_full_files/2025.2/data/rsb/busdef" \
"../../../../I2C interface.srcs/sources_1/new/i2c_conteroller.v" \
"../../../../I2C interface.srcs/sim_1/new/tb_i2c.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
