Info (10281): Verilog HDL Declaration information at Controller.sv(7): object "HEX" differs only in case from object "Hex" in the same scope File: C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/Controller.sv Line: 7
Info (10281): Verilog HDL Declaration information at CU.sv(3): object "Add" differs only in case from object "ADD" in the same scope File: C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv Line: 3
Info (10281): Verilog HDL Declaration information at CU.sv(3): object "Sub" differs only in case from object "SUB" in the same scope File: C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv Line: 3
Info (10281): Verilog HDL Declaration information at CU.sv(3): object "Mul" differs only in case from object "MUL" in the same scope File: C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv Line: 3
Info (10281): Verilog HDL Declaration information at CU.sv(3): object "Div" differs only in case from object "DIV" in the same scope File: C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv Line: 3
Info (10281): Verilog HDL Declaration information at AU.sv(12): object "Quotient" differs only in case from object "QUOTIENT" in the same scope File: C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv Line: 12
Info (10281): Verilog HDL Declaration information at AU.sv(12): object "Remainder" differs only in case from object "REMAINDER" in the same scope File: C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv Line: 12
