<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pl_vecadd.cpp:14:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1024 has been inferred" BundleName="data0" VarName="a" LoopLoc="pl_vecadd.cpp:14:19" LoopName="VITIS_LOOP_14_1" ParentFunc="pl_vecadd(float*, float*, float*)" Length="1024" Direction="read" AccessID="a4seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="pl_vecadd.cpp:17:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pl_vecadd.cpp:14:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1024 has been inferred" BundleName="data1" VarName="b" LoopLoc="pl_vecadd.cpp:14:19" LoopName="VITIS_LOOP_14_1" ParentFunc="pl_vecadd(float*, float*, float*)" Length="1024" Direction="read" AccessID="b5seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="pl_vecadd.cpp:17:16" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pl_vecadd.cpp:14:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 1024 has been inferred" BundleName="data2" VarName="c" LoopLoc="pl_vecadd.cpp:14:19" LoopName="VITIS_LOOP_14_1" ParentFunc="pl_vecadd(float*, float*, float*)" Length="1024" Direction="write" AccessID="c6seq" OrigID="for.inc.store.11" OrigAccess-DebugLoc="pl_vecadd.cpp:17:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pl_vecadd.cpp:14:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="data0" VarName="a" LoopLoc="pl_vecadd.cpp:14:19" LoopName="VITIS_LOOP_14_1" ParentFunc="pl_vecadd(float*, float*, float*)" OrigID="a4seq" OrigAccess-DebugLoc="pl_vecadd.cpp:14:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pl_vecadd.cpp:14:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="data1" VarName="b" LoopLoc="pl_vecadd.cpp:14:19" LoopName="VITIS_LOOP_14_1" ParentFunc="pl_vecadd(float*, float*, float*)" OrigID="b5seq" OrigAccess-DebugLoc="pl_vecadd.cpp:14:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pl_vecadd.cpp:14:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="data2" VarName="c" LoopLoc="pl_vecadd.cpp:14:19" LoopName="VITIS_LOOP_14_1" ParentFunc="pl_vecadd(float*, float*, float*)" OrigID="c6seq" OrigAccess-DebugLoc="pl_vecadd.cpp:14:19" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pl_vecadd.cpp:14:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1024 and bit width 32 in loop 'VITIS_LOOP_14_1' has been inferred on bundle 'data0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="data0" LoopLoc="pl_vecadd.cpp:14:19" LoopName="VITIS_LOOP_14_1" Length="1024" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pl_vecadd.cpp:14:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1024 and bit width 32 in loop 'VITIS_LOOP_14_1' has been inferred on bundle 'data1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="data1" LoopLoc="pl_vecadd.cpp:14:19" LoopName="VITIS_LOOP_14_1" Length="1024" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pl_vecadd.cpp:14:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 1024 and bit width 32 in loop 'VITIS_LOOP_14_1' has been inferred on bundle 'data2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="data2" LoopLoc="pl_vecadd.cpp:14:19" LoopName="VITIS_LOOP_14_1" Length="1024" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

