HelpInfo,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:IGL2_CoreRISCV
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAHBLite in library COREAHBLITE_LIB||IGL2_CoreRISCV.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/92||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis|| CG775 ||@W:Found Component COREAHBTOAPB3 in library COREAHBTOAPB3_LIB||IGL2_CoreRISCV.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/93||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||IGL2_CoreRISCV.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/94||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component COREAXITOAHBL in library COREAXITOAHBL||IGL2_CoreRISCV.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/95||CoreAXItoAHBL.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component COREJTAGDEBUG in library COREJTAGDEBUG_LIB||IGL2_CoreRISCV.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/96||corejtagdebug.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component CORESPI in library CORESPI_LIB||IGL2_CoreRISCV.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/97||corespi.v(25);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\corespi.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreTimer in library CORETIMER_LIB||IGL2_CoreRISCV.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/98||coretimer.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis|| CG775 ||@W:Found Component MIRSLV2MIRMSTRBRIDGE_AHB in library MIRSLV2MIRMSTRBRIDGE_AHB_LIB||IGL2_CoreRISCV.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/99||mirslv2mirmstrbridge_ahb.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v'/linenumber/21
Implementation;Synthesis|| CG360 ||@W:No assignment to wire IA_PRDATA||IGL2_CoreRISCV.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/627||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL169 ||@W:Pruning register AXILenInt[3:0] ||IGL2_CoreRISCV.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/681||CoreAXItoAHBL_AHBMasterCtrl.v(251);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/251
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_both[6] ||IGL2_CoreRISCV.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/834||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_neg[6] ||IGL2_CoreRISCV.srr(836);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/836||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_pos[6] ||IGL2_CoreRISCV.srr(838);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/838||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].gpin3[6] ||IGL2_CoreRISCV.srr(840);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/840||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].gpin1[6] ||IGL2_CoreRISCV.srr(842);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/842||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].gpin2[6] ||IGL2_CoreRISCV.srr(844);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/844||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_both[5] ||IGL2_CoreRISCV.srr(846);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/846||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_neg[5] ||IGL2_CoreRISCV.srr(848);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/848||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_pos[5] ||IGL2_CoreRISCV.srr(850);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/850||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].gpin3[5] ||IGL2_CoreRISCV.srr(852);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/852||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].gpin1[5] ||IGL2_CoreRISCV.srr(854);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/854||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].gpin2[5] ||IGL2_CoreRISCV.srr(856);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/856||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_32.edge_both[4] ||IGL2_CoreRISCV.srr(858);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/858||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_32.edge_neg[4] ||IGL2_CoreRISCV.srr(860);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/860||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_32.edge_pos[4] ||IGL2_CoreRISCV.srr(862);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/862||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].gpin3[4] ||IGL2_CoreRISCV.srr(864);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/864||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].gpin1[4] ||IGL2_CoreRISCV.srr(866);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/866||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].gpin2[4] ||IGL2_CoreRISCV.srr(868);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/868||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_32.edge_both[3] ||IGL2_CoreRISCV.srr(870);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/870||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_32.edge_neg[3] ||IGL2_CoreRISCV.srr(872);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/872||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_32.edge_pos[3] ||IGL2_CoreRISCV.srr(874);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/874||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].gpin3[3] ||IGL2_CoreRISCV.srr(876);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\synthesis\IGL2_CoreRISCV.srr'/linenumber/876||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\IGLOO2_CoreRISCV_AXI4_TickTacToe\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||(null)||Please refer to the log file for details about 5578 Warning(s)||IGL2_CoreRISCV.srr;liberoaction://open_report/file/IGL2_CoreRISCV.srr||(null);(null)
Implementation;Place and Route;RootName:IGL2_CoreRISCV
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||IGL2_CoreRISCV_layout_log.log;liberoaction://open_report/file/IGL2_CoreRISCV_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||IGL2_CoreRISCV_generateBitstream.log;liberoaction://open_report/file/IGL2_CoreRISCV_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:IGL2_CoreRISCV
