/**
 * Karl Palsson, 2012
 * Demo stm32l platform driver for simrf
 * 
 */

#include <stdbool.h>
#include <stdint.h>
#include <string.h>

#include <libopencm3/cm3/nvic.h>
#include <libopencm3/stm32/usart.h>
#include <libopencm3/stm32/rcc.h>
#include <libopencm3/stm32/gpio.h>
#include <libopencm3/stm32/exti.h>
#include <libopencm3/stm32/syscfg.h>
#include <libopencm3/stm32/spi.h>


#include "simrf.h"
#include "platform_l1.h"

#define MRF_SPI SPI2
#define MRF_SPI_PORT GPIOB
#define MRF_SELECT_PORT GPIOB
#define MRF_SELECT_PIN GPIO12
#define MRF_RESET_PORT GPIOA
#define MRF_RESET_PIN GPIO5
#define MRF_INTERRUPT_PORT GPIOB
#define MRF_INTERRUPT_PIN GPIO2
#define MRF_INTERRUPT_NVIC NVIC_EXTI2_IRQ
#define MRF_INTERRUPT_EXTI EXTI2

void clock_setup(void)
{
	rcc_clock_setup_pll(&rcc_clock_config[RCC_CLOCK_VRANGE1_HSI_PLL_24MHZ]);

	/* Enable clocks on all the peripherals we are going to use. */
	rcc_peripheral_enable_clock(&RCC_APB1ENR, RCC_APB1ENR_SPI2EN);
	rcc_peripheral_enable_clock(&RCC_APB1ENR, RCC_APB1ENR_USART2EN);
	rcc_peripheral_enable_clock(&RCC_APB2ENR, RCC_APB2ENR_SYSCFGEN);

	// GPIOS... spi2 and usart2 are on port A & B 
	rcc_peripheral_enable_clock(&RCC_AHBENR, RCC_AHBENR_GPIOAEN);
	rcc_peripheral_enable_clock(&RCC_AHBENR, RCC_AHBENR_GPIOBEN);
}

void usart_setup_platform(void)
{
	/* Setup GPIO pins for USART2 transmit. */
	gpio_mode_setup(GPIOA, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO2);

	/* Setup USART2 TX pin as alternate function. */
	gpio_set_af(GPIOA, GPIO_AF7, GPIO2);


}

void platform_mrf_interrupt_disable(void)
{
	exti_disable_request(MRF_INTERRUPT_EXTI);
	nvic_disable_irq(MRF_INTERRUPT_NVIC);
}

void platform_mrf_interrupt_enable(void)
{
	// Enable EXTI interrupt.
	nvic_enable_irq(MRF_INTERRUPT_NVIC);
	/* Configure the EXTI subsystem. */
	exti_select_source(MRF_INTERRUPT_EXTI, MRF_INTERRUPT_PORT);
	exti_set_trigger(MRF_INTERRUPT_EXTI, EXTI_TRIGGER_FALLING);
	exti_enable_request(MRF_INTERRUPT_EXTI);
}

// FIXME make this irq name harder to fuck up

void exti2_isr(void)
{
	exti_reset_request(MRF_INTERRUPT_EXTI);
	simrf_interrupt_handler();
}

static void plat_select(bool value)
{
	// active low
	if (value) {
		gpio_clear(MRF_SELECT_PORT, MRF_SELECT_PIN);
	} else {
		gpio_set(MRF_SELECT_PORT, MRF_SELECT_PIN);
	}
}

static void plat_reset(bool value)
{
	// active low
	if (value) {
		gpio_clear(MRF_RESET_PORT, MRF_RESET_PIN);
	} else {
		gpio_set(MRF_RESET_PORT, MRF_RESET_PIN);
	}
}

extern void delay_ms(int ms);

static uint8_t plat_spi_tx(uint8_t cData)
{
	return spi_xfer(MRF_SPI, cData);
}

void spi_setup(void)
{
	// SPI SCK,MISO,MOSI
	gpio_mode_setup(MRF_SPI_PORT, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO13 | GPIO14 | GPIO15);
	gpio_set_af(MRF_SPI_PORT, GPIO_AF5, GPIO13 | GPIO14 | GPIO15);
	gpio_set_output_options(MRF_SPI_PORT, GPIO_OTYPE_PP, GPIO_OSPEED_10MHZ, GPIO13 | GPIO14 | GPIO15);
	// SPI ChipSelect
	gpio_mode_setup(MRF_SELECT_PORT, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE, MRF_SELECT_PIN);

	/* Setup SPI parameters. */
	spi_init_master(MRF_SPI, SPI_CR1_BAUDRATE_FPCLK_DIV_4, SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE,
		SPI_CR1_CPHA_CLK_TRANSITION_1, SPI_CR1_DFF_8BIT, SPI_CR1_MSBFIRST);
	/* Ignore the stupid NSS pin. */
	spi_enable_software_slave_management(MRF_SPI);
	//spi_enable_ss_output(MRF_SPI);
	spi_set_nss_high(MRF_SPI);
	/* Finally enable the SPI. */
	spi_enable(MRF_SPI);
}

void mrf_gpio_setup(void)
{
	// MRF reset pin
	gpio_mode_setup(MRF_RESET_PORT, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE, MRF_RESET_PIN);
	// MRF interrupt pin
	gpio_mode_setup(MRF_INTERRUPT_PORT, GPIO_MODE_INPUT, GPIO_PUPD_NONE, MRF_INTERRUPT_PIN);
}

void platform_simrf_init(void)
{
	mrf_gpio_setup();
	spi_setup();

	plat_select(false);
	plat_reset(false);

	struct simrf_platform plat;
	memset(&plat, 0, sizeof (plat));
	plat.select = &plat_select;
	plat.reset = &plat_reset;
	plat.spi_xfr = &plat_spi_tx;
	plat.delay_ms = &delay_ms;
	// TODO more here!
	simrf_setup(&plat);
}
