{"sha": "b24671f781462b8ba66481e57053d87fce26a5d8", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjI0NjcxZjc4MTQ2MmI4YmE2NjQ4MWU1NzA1M2Q4N2ZjZTI2YTVkOA==", "commit": {"author": {"name": "Ramana Radhakrishnan", "email": "ramana.radhakrishnan@arm.com", "date": "2015-01-19T14:55:28Z"}, "committer": {"name": "Ramana Radhakrishnan", "email": "ramana@gcc.gnu.org", "date": "2015-01-19T14:55:28Z"}, "message": "Improve documentation of register constraints.\n\nWhile looking at PR target/64532- I realized we haven't documented all\nthe register constraints. I'm not documenting the other immediate\nconstraints as it is not clear to me how much of that is actually\nuseful yet and I don't have the time this afternoon to clean this up.\n\nBuilt documentation and looked at it.\n\nApplied.\n\nRamana\n\nFrom-SVN: r219847", "tree": {"sha": "683de466874b51bc7bfe4b9652f1e6d7ea4f3271", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/683de466874b51bc7bfe4b9652f1e6d7ea4f3271"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b24671f781462b8ba66481e57053d87fce26a5d8", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b24671f781462b8ba66481e57053d87fce26a5d8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b24671f781462b8ba66481e57053d87fce26a5d8", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b24671f781462b8ba66481e57053d87fce26a5d8/comments", "author": null, "committer": null, "parents": [{"sha": "8bae22b708305524126b9462999890242c7e809e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8bae22b708305524126b9462999890242c7e809e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8bae22b708305524126b9462999890242c7e809e"}], "stats": {"total": 29, "additions": 28, "deletions": 1}, "files": [{"sha": "8a5a1de970bc073098e5c73e8682cbb1886fd98b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b24671f781462b8ba66481e57053d87fce26a5d8/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b24671f781462b8ba66481e57053d87fce26a5d8/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b24671f781462b8ba66481e57053d87fce26a5d8", "patch": "@@ -1,3 +1,8 @@\n+2015-01-19  Ramana Radhakrishnan  <ramana.radhakrishnan@arm.com>\n+\n+\tPR target/64532\n+\t* doc/md.texi (ARM Options): Document register constraints.\n+\n 2015-01-19  Jiong Wang  <jiong.wang@arm.com>\n \t    Andrew Pinski  <apinski@cavium.com>\n "}, {"sha": "0050ba7aee2ca1bc5d0a985304b9d86802ee587a", "filename": "gcc/doc/md.texi", "status": "modified", "additions": 23, "deletions": 1, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b24671f781462b8ba66481e57053d87fce26a5d8/gcc%2Fdoc%2Fmd.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b24671f781462b8ba66481e57053d87fce26a5d8/gcc%2Fdoc%2Fmd.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fmd.texi?ref=b24671f781462b8ba66481e57053d87fce26a5d8", "patch": "@@ -1800,8 +1800,30 @@ Any const_double value.\n \n @item ARM family---@file{config/arm/constraints.md}\n @table @code\n+\n+@item h\n+In Thumb state, the core registers @code{r8}-@code{r15}.\n+\n+@item k\n+The stack pointer register.\n+\n+@item l\n+In Thumb State the core registers @code{r0}-@code{r7}.  In ARM state this\n+is an alias for the @code{r} constraint.\n+\n+@item t\n+VFP floating-point registers @code{s0}-@code{s31}.  Used for 32 bit values.\n+\n @item w\n-VFP floating-point register\n+VFP floating-point registers @code{d0}-@code{d31} and the appropriate\n+subset @code{d0}-@code{d15} based on command line options.\n+Used for 64 bit values only.  Not valid for Thumb1.\n+\n+@item y\n+The iWMMX co-processor registers.\n+\n+@item z\n+The iWMMX GR registers.\n \n @item G\n The floating-point constant 0.0"}]}