// This is a signed adder that adds two 8-bit 2's complement numbers. It also captures a signed overflow. 
module signed_adder(input [7:0] a, input [7:0] b, output [7:0] s, output overflow );  // a and b are the numbers to be added, s is the sum, and overflow is asserted when the sum overflows.

    assign s = a+b;
    assign overflow = (a[7]^b[7]) && (a[7]^s[7]);  // Overflow occurs when the signs of a and b differ and the sign of s is different from the sign of a.

endmodule
