
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.01

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency fifo_count[3]$_SDFF_PN0_/CK ^
  -0.22 target latency mem[3][6]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.04 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wr_data[42] (input port clocked by core_clock)
Endpoint: mem[8][10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1   48.52    0.00    0.00    0.20 ^ wr_data[42] (in)
                                         wr_data[42] (net)
                  0.04    0.03    0.23 ^ _5839_/A (BUF_X2)
     7   13.53    0.02    0.04    0.27 ^ _5839_/Z (BUF_X2)
                                         _0689_ (net)
                  0.02    0.00    0.27 ^ _7036_/A (MUX2_X1)
     1    1.32    0.01    0.04    0.31 ^ _7036_/Z (MUX2_X1)
                                         _0467_ (net)
                  0.01    0.00    0.31 ^ mem[8][10]$_DFFE_PP_/D (DFF_X1)
                                  0.31   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   45.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   31.15    0.03    0.05    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.07 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     2   21.49    0.02    0.05    0.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.00    0.12 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
     7   64.58    0.05    0.08    0.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.01    0.20 ^ clkbuf_leaf_29_clk/A (CLKBUF_X3)
     8   11.81    0.01    0.05    0.25 ^ clkbuf_leaf_29_clk/Z (CLKBUF_X3)
                                         clknet_leaf_29_clk (net)
                  0.01    0.00    0.25 ^ mem[8][10]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.25   clock reconvergence pessimism
                          0.01    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: fifo_count[3]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   45.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   31.15    0.03    0.05    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.07 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     2   21.49    0.02    0.05    0.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.00    0.12 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
     7   64.58    0.05    0.08    0.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.01    0.20 ^ clkbuf_leaf_32_clk/A (CLKBUF_X3)
     7   15.22    0.02    0.05    0.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
                                         clknet_leaf_32_clk (net)
                  0.02    0.00    0.26 ^ fifo_count[3]$_SDFF_PN0_/CK (DFF_X2)
     5   17.88    0.03    0.10    0.36 ^ fifo_count[3]$_SDFF_PN0_/QN (DFF_X2)
                                         _3930_ (net)
                  0.03    0.00    0.36 ^ _7282_/A (HA_X1)
     4   13.14    0.03    0.06    0.42 ^ _7282_/CO (HA_X1)
                                         _3940_ (net)
                  0.03    0.00    0.42 ^ _5762_/A2 (NAND2_X1)
     1    3.84    0.01    0.02    0.45 v _5762_/ZN (NAND2_X1)
                                         _0626_ (net)
                  0.01    0.00    0.45 v _5763_/B2 (OAI21_X2)
     1   10.74    0.03    0.05    0.50 ^ _5763_/ZN (OAI21_X2)
                                         _0627_ (net)
                  0.03    0.00    0.50 ^ _5764_/A (BUF_X8)
    10   49.37    0.01    0.03    0.53 ^ _5764_/Z (BUF_X8)
                                         _0628_ (net)
                  0.02    0.01    0.54 ^ _5765_/A (BUF_X4)
    10   39.87    0.02    0.04    0.58 ^ _5765_/Z (BUF_X4)
                                         _0629_ (net)
                  0.02    0.00    0.58 ^ _5766_/A (BUF_X4)
    10   33.83    0.02    0.04    0.62 ^ _5766_/Z (BUF_X4)
                                         _0630_ (net)
                  0.02    0.00    0.63 ^ _5767_/A (INV_X2)
     6   17.70    0.01    0.02    0.65 v _5767_/ZN (INV_X2)
                                         _0631_ (net)
                  0.01    0.00    0.65 v _5768_/A (BUF_X4)
    11   35.97    0.01    0.04    0.69 v _5768_/Z (BUF_X4)
                                         _0007_ (net)
                  0.01    0.00    0.69 v _7264_/B (HA_X1)
     1    1.86    0.01    0.06    0.75 v _7264_/S (HA_X1)
                                         _3899_ (net)
                  0.01    0.00    0.75 v _5769_/A1 (NAND2_X1)
     1    3.62    0.01    0.02    0.77 ^ _5769_/ZN (NAND2_X1)
                                         _0632_ (net)
                  0.01    0.00    0.77 ^ _5776_/B2 (OAI221_X2)
     2    5.86    0.02    0.04    0.80 v _5776_/ZN (OAI221_X2)
                                         _3918_ (net)
                  0.02    0.00    0.80 v rebuffer4/A (BUF_X2)
     2    4.85    0.01    0.03    0.84 v rebuffer4/Z (BUF_X2)
                                         net85 (net)
                  0.01    0.00    0.84 v _5777_/A (INV_X2)
     3   14.40    0.02    0.02    0.86 ^ _5777_/ZN (INV_X2)
                                         _3920_ (net)
                  0.02    0.00    0.86 ^ _7273_/B (HA_X1)
     2    5.70    0.02    0.04    0.91 ^ _7273_/CO (HA_X1)
                                         _3914_ (net)
                  0.02    0.00    0.91 ^ _5788_/A (INV_X1)
     2    7.39    0.01    0.02    0.92 v _5788_/ZN (INV_X1)
                                         _3877_ (net)
                  0.01    0.00    0.93 v _7275_/B (HA_X1)
     2    6.40    0.02    0.06    0.99 v _7275_/S (HA_X1)
                                         _3881_ (net)
                  0.02    0.00    0.99 v _7258_/CI (FA_X1)
     2    5.57    0.02    0.08    1.07 v _7258_/CO (FA_X1)
                                         _3882_ (net)
                  0.02    0.00    1.07 v _7187_/B1 (AOI21_X1)
     1    2.70    0.03    0.03    1.10 ^ _7187_/ZN (AOI21_X1)
                                         _1522_ (net)
                  0.03    0.00    1.10 ^ _7188_/B1 (OAI21_X1)
     1    2.85    0.02    0.02    1.12 v _7188_/ZN (OAI21_X1)
                                         _1523_ (net)
                  0.02    0.00    1.12 v _7189_/B (XOR2_X1)
     1    2.10    0.01    0.06    1.18 v _7189_/Z (XOR2_X1)
                                         _1524_ (net)
                  0.01    0.00    1.18 v _7190_/A2 (NOR2_X1)
     1    1.34    0.01    0.03    1.21 ^ _7190_/ZN (NOR2_X1)
                                         _0017_ (net)
                  0.01    0.00    1.21 ^ fifo_count[4]$_SDFF_PN0_/D (DFF_X2)
                                  1.21   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   45.40    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   31.15    0.03    0.05    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    1.07 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     2   21.49    0.02    0.05    1.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.00    1.12 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
     7   64.58    0.05    0.08    1.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.01    1.20 ^ clkbuf_leaf_32_clk/A (CLKBUF_X3)
     7   15.22    0.02    0.05    1.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
                                         clknet_leaf_32_clk (net)
                  0.02    0.00    1.26 ^ fifo_count[4]$_SDFF_PN0_/CK (DFF_X2)
                          0.00    1.26   clock reconvergence pessimism
                         -0.03    1.22   library setup time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: fifo_count[3]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   45.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   31.15    0.03    0.05    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.07 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     2   21.49    0.02    0.05    0.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.00    0.12 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
     7   64.58    0.05    0.08    0.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.01    0.20 ^ clkbuf_leaf_32_clk/A (CLKBUF_X3)
     7   15.22    0.02    0.05    0.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
                                         clknet_leaf_32_clk (net)
                  0.02    0.00    0.26 ^ fifo_count[3]$_SDFF_PN0_/CK (DFF_X2)
     5   17.88    0.03    0.10    0.36 ^ fifo_count[3]$_SDFF_PN0_/QN (DFF_X2)
                                         _3930_ (net)
                  0.03    0.00    0.36 ^ _7282_/A (HA_X1)
     4   13.14    0.03    0.06    0.42 ^ _7282_/CO (HA_X1)
                                         _3940_ (net)
                  0.03    0.00    0.42 ^ _5762_/A2 (NAND2_X1)
     1    3.84    0.01    0.02    0.45 v _5762_/ZN (NAND2_X1)
                                         _0626_ (net)
                  0.01    0.00    0.45 v _5763_/B2 (OAI21_X2)
     1   10.74    0.03    0.05    0.50 ^ _5763_/ZN (OAI21_X2)
                                         _0627_ (net)
                  0.03    0.00    0.50 ^ _5764_/A (BUF_X8)
    10   49.37    0.01    0.03    0.53 ^ _5764_/Z (BUF_X8)
                                         _0628_ (net)
                  0.02    0.01    0.54 ^ _5765_/A (BUF_X4)
    10   39.87    0.02    0.04    0.58 ^ _5765_/Z (BUF_X4)
                                         _0629_ (net)
                  0.02    0.00    0.58 ^ _5766_/A (BUF_X4)
    10   33.83    0.02    0.04    0.62 ^ _5766_/Z (BUF_X4)
                                         _0630_ (net)
                  0.02    0.00    0.63 ^ _5767_/A (INV_X2)
     6   17.70    0.01    0.02    0.65 v _5767_/ZN (INV_X2)
                                         _0631_ (net)
                  0.01    0.00    0.65 v _5768_/A (BUF_X4)
    11   35.97    0.01    0.04    0.69 v _5768_/Z (BUF_X4)
                                         _0007_ (net)
                  0.01    0.00    0.69 v _7264_/B (HA_X1)
     1    1.86    0.01    0.06    0.75 v _7264_/S (HA_X1)
                                         _3899_ (net)
                  0.01    0.00    0.75 v _5769_/A1 (NAND2_X1)
     1    3.62    0.01    0.02    0.77 ^ _5769_/ZN (NAND2_X1)
                                         _0632_ (net)
                  0.01    0.00    0.77 ^ _5776_/B2 (OAI221_X2)
     2    5.86    0.02    0.04    0.80 v _5776_/ZN (OAI221_X2)
                                         _3918_ (net)
                  0.02    0.00    0.80 v rebuffer4/A (BUF_X2)
     2    4.85    0.01    0.03    0.84 v rebuffer4/Z (BUF_X2)
                                         net85 (net)
                  0.01    0.00    0.84 v _5777_/A (INV_X2)
     3   14.40    0.02    0.02    0.86 ^ _5777_/ZN (INV_X2)
                                         _3920_ (net)
                  0.02    0.00    0.86 ^ _7273_/B (HA_X1)
     2    5.70    0.02    0.04    0.91 ^ _7273_/CO (HA_X1)
                                         _3914_ (net)
                  0.02    0.00    0.91 ^ _5788_/A (INV_X1)
     2    7.39    0.01    0.02    0.92 v _5788_/ZN (INV_X1)
                                         _3877_ (net)
                  0.01    0.00    0.93 v _7275_/B (HA_X1)
     2    6.40    0.02    0.06    0.99 v _7275_/S (HA_X1)
                                         _3881_ (net)
                  0.02    0.00    0.99 v _7258_/CI (FA_X1)
     2    5.57    0.02    0.08    1.07 v _7258_/CO (FA_X1)
                                         _3882_ (net)
                  0.02    0.00    1.07 v _7187_/B1 (AOI21_X1)
     1    2.70    0.03    0.03    1.10 ^ _7187_/ZN (AOI21_X1)
                                         _1522_ (net)
                  0.03    0.00    1.10 ^ _7188_/B1 (OAI21_X1)
     1    2.85    0.02    0.02    1.12 v _7188_/ZN (OAI21_X1)
                                         _1523_ (net)
                  0.02    0.00    1.12 v _7189_/B (XOR2_X1)
     1    2.10    0.01    0.06    1.18 v _7189_/Z (XOR2_X1)
                                         _1524_ (net)
                  0.01    0.00    1.18 v _7190_/A2 (NOR2_X1)
     1    1.34    0.01    0.03    1.21 ^ _7190_/ZN (NOR2_X1)
                                         _0017_ (net)
                  0.01    0.00    1.21 ^ fifo_count[4]$_SDFF_PN0_/D (DFF_X2)
                                  1.21   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   45.40    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   31.15    0.03    0.05    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    1.07 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     2   21.49    0.02    0.05    1.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.00    1.12 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
     7   64.58    0.05    0.08    1.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.01    1.20 ^ clkbuf_leaf_32_clk/A (CLKBUF_X3)
     7   15.22    0.02    0.05    1.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
                                         clknet_leaf_32_clk (net)
                  0.02    0.00    1.26 ^ fifo_count[4]$_SDFF_PN0_/CK (DFF_X2)
                          0.00    1.26   clock reconvergence pessimism
                         -0.03    1.22   library setup time
                                  1.22   data required time
-----------------------------------------------------------------------------
                                  1.22   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.09623195230960846

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4847

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
11.465702056884766

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1890

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fifo_count[3]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.08    0.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.06    0.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
   0.00    0.26 ^ fifo_count[3]$_SDFF_PN0_/CK (DFF_X2)
   0.10    0.36 ^ fifo_count[3]$_SDFF_PN0_/QN (DFF_X2)
   0.06    0.42 ^ _7282_/CO (HA_X1)
   0.02    0.45 v _5762_/ZN (NAND2_X1)
   0.05    0.50 ^ _5763_/ZN (OAI21_X2)
   0.03    0.53 ^ _5764_/Z (BUF_X8)
   0.05    0.58 ^ _5765_/Z (BUF_X4)
   0.04    0.62 ^ _5766_/Z (BUF_X4)
   0.02    0.65 v _5767_/ZN (INV_X2)
   0.04    0.69 v _5768_/Z (BUF_X4)
   0.06    0.75 v _7264_/S (HA_X1)
   0.02    0.77 ^ _5769_/ZN (NAND2_X1)
   0.04    0.80 v _5776_/ZN (OAI221_X2)
   0.03    0.84 v rebuffer4/Z (BUF_X2)
   0.03    0.86 ^ _5777_/ZN (INV_X2)
   0.04    0.91 ^ _7273_/CO (HA_X1)
   0.02    0.92 v _5788_/ZN (INV_X1)
   0.06    0.99 v _7275_/S (HA_X1)
   0.08    1.07 v _7258_/CO (FA_X1)
   0.04    1.10 ^ _7187_/ZN (AOI21_X1)
   0.02    1.12 v _7188_/ZN (OAI21_X1)
   0.06    1.18 v _7189_/Z (XOR2_X1)
   0.03    1.21 ^ _7190_/ZN (NOR2_X1)
   0.00    1.21 ^ fifo_count[4]$_SDFF_PN0_/D (DFF_X2)
           1.21   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    1.12 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.08    1.20 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.06    1.26 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
   0.00    1.26 ^ fifo_count[4]$_SDFF_PN0_/CK (DFF_X2)
   0.00    1.26   clock reconvergence pessimism
  -0.03    1.22   library setup time
           1.22   data required time
---------------------------------------------------------
           1.22   data required time
          -1.21   data arrival time
---------------------------------------------------------
           0.01   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wr_ptr[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[1]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.12 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.07    0.18 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.05    0.23 ^ clkbuf_leaf_13_clk/Z (CLKBUF_X3)
   0.00    0.23 ^ wr_ptr[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.11    0.34 v wr_ptr[1]$_SDFFE_PN0N_/Q (DFF_X2)
   0.02    0.35 ^ _5708_/ZN (NAND2_X1)
   0.01    0.37 v _5710_/ZN (AOI21_X1)
   0.00    0.37 v wr_ptr[1]$_SDFFE_PN0N_/D (DFF_X2)
           0.37   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.12 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.07    0.18 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.05    0.23 ^ clkbuf_leaf_13_clk/Z (CLKBUF_X3)
   0.00    0.23 ^ wr_ptr[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.00    0.23   clock reconvergence pessimism
   0.00    0.24   library hold time
           0.24   data required time
---------------------------------------------------------
           0.24   data required time
          -0.37   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2553

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2523

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.2109

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0140

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
1.156165

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.63e-03   2.69e-03   4.82e-05   9.37e-03  31.3%
Combinational          9.40e-03   8.08e-03   1.39e-04   1.76e-02  58.8%
Clock                  1.20e-03   1.75e-03   4.08e-06   2.96e-03   9.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.72e-02   1.25e-02   1.92e-04   2.99e-02 100.0%
                          57.5%      41.8%       0.6%
