===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.7796 seconds

  ----User Time----  ----Wall Time----  ----Name----
    9.7317 ( 20.9%)    9.7317 ( 28.8%)  FIR Parser
   22.5574 ( 48.4%)   13.4961 ( 40.0%)  'firrtl.circuit' Pipeline
    2.8764 (  6.2%)    1.6037 (  4.7%)    'firrtl.module' Pipeline
    2.5752 (  5.5%)    1.4419 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3012 (  0.6%)    0.1617 (  0.5%)      LowerCHIRRTL
    0.2487 (  0.5%)    0.2487 (  0.7%)    InferWidths
    1.2339 (  2.6%)    1.2339 (  3.7%)    InferResets
    0.0693 (  0.1%)    0.0693 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.6774 (  3.6%)    1.6774 (  5.0%)    LowerFIRRTLTypes
   10.1573 ( 21.8%)    5.5781 ( 16.5%)    'firrtl.module' Pipeline
    3.5830 (  7.7%)    1.9652 (  5.8%)      ExpandWhens
    6.5742 ( 14.1%)    3.6129 ( 10.7%)      Canonicalizer
    0.3027 (  0.7%)    0.3027 (  0.9%)    Inliner
    0.9642 (  2.1%)    0.9642 (  2.9%)    IMConstProp
    0.0377 (  0.1%)    0.0377 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.3551 (  7.2%)    1.8795 (  5.6%)    'firrtl.module' Pipeline
    3.3551 (  7.2%)    1.8795 (  5.6%)      Canonicalizer
    2.0682 (  4.4%)    2.0682 (  6.1%)  LowerFIRRTLToHW
    1.4219 (  3.1%)    1.4219 (  4.2%)  HWMemSimImpl
    5.3410 ( 11.5%)    2.7872 (  8.3%)  'hw.module' Pipeline
    0.1526 (  0.3%)    0.0783 (  0.2%)    HWCleanup
    2.3249 (  5.0%)    1.2586 (  3.7%)    CSE
    0.0075 (  0.0%)    0.0039 (  0.0%)      (A) DominanceInfo
    2.7874 (  6.0%)    1.4137 (  4.2%)    Canonicalizer
    0.0126 (  0.0%)    0.0068 (  0.0%)    HWLegalizeModules
    1.3359 (  2.9%)    1.3359 (  4.0%)  HWLegalizeNames
    2.1118 (  4.5%)    1.1662 (  3.5%)  'hw.module' Pipeline
    2.0879 (  4.5%)    1.1541 (  3.4%)    PrettifyVerilog
    1.7457 (  3.7%)    1.7457 (  5.2%)  ExportVerilog emission
    0.0026 (  0.0%)    0.0026 (  0.0%)  Rest
   46.5737 (100.0%)   33.7796 (100.0%)  Total

{
  totalTime: 33.819,
  maxMemory: 959795200
}
