
C:\Users\gudtj\OneDrive\Desktop\24-2\SoC\HTL_Practice\241107\dataflow\solution1\sim\verilog>set PATH= 

C:\Users\gudtj\OneDrive\Desktop\24-2\SoC\HTL_Practice\241107\dataflow\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_dataflow_top glbl -Oenable_linking_all_libraries  -prj dataflow.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s dataflow -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dataflow_top glbl -Oenable_linking_all_libraries -prj dataflow.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s dataflow -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dataflow_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_dataflow_in_loop_VITIS_LOOP_112_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_dataflow_in_loop_VITIS_LOOP_112_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_dataflow_in_loop_VITIS_LOOP_112_1_input_buf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_dataflow_in_loop_VITIS_LOOP_112_1_input_buf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_dataflow_in_loop_VITIS_LOOP_112_1_input_buf_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_dataflow_in_loop_VITIS_LOOP_112_1_input_buf_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_dataflow_in_loop_VITIS_LOOP_112_1_output_buf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_dataflow_in_loop_VITIS_LOOP_112_1_output_buf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_dataflow_in_loop_VITIS_LOOP_112_1_output_buf_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_dataflow_in_loop_VITIS_LOOP_112_1_output_buf_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_fifo_w2_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_fifo_w2_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module dataflow_fifo_w2_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_fifo_w64_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module dataflow_fifo_w64_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module dataflow_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module dataflow_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module dataflow_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module dataflow_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module dataflow_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module dataflow_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module dataflow_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module dataflow_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module dataflow_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module dataflow_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module dataflow_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module dataflow_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module dataflow_gmem1_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module dataflow_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module dataflow_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module dataflow_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module dataflow_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module dataflow_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module dataflow_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module dataflow_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module dataflow_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module dataflow_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module dataflow_gmem2_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module dataflow_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module dataflow_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module dataflow_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module dataflow_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module dataflow_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module dataflow_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module dataflow_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_mul_8s_8s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_mul_8s_8s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_mux_22_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_mux_22_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_readDram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_readDram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_run_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_run_PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_run_PE_output_reg_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_run_PE_output_reg_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_run_PE_output_temp_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_run_PE_output_temp_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_weightDram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_weightDram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_writeDram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_writeDram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gudtj/OneDrive/Desktop/24-2/SoC/HTL_Practice/241107/dataflow/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dataflow_control_s_axi
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_store(NUM_W...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_throttle(CO...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_write(CONSE...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi_read(C_USER...
Compiling module xil_defaultlib.dataflow_gmem0_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_store(NUM_W...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_throttle(CO...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_write(CONSE...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi_read(C_USER...
Compiling module xil_defaultlib.dataflow_gmem1_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_store(NUM_W...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_throttle(CO...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_write(CONSE...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_reg_slice(D...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi_read(C_USER...
Compiling module xil_defaultlib.dataflow_gmem2_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.dataflow_dataflow_in_loop_VITIS_...
Compiling module xil_defaultlib.dataflow_dataflow_in_loop_VITIS_...
Compiling module xil_defaultlib.dataflow_dataflow_in_loop_VITIS_...
Compiling module xil_defaultlib.dataflow_dataflow_in_loop_VITIS_...
Compiling module xil_defaultlib.dataflow_entry_proc
Compiling module xil_defaultlib.dataflow_readDram
Compiling module xil_defaultlib.dataflow_weightDram
Compiling module xil_defaultlib.dataflow_run_PE_output_reg_RAM_A...
Compiling module xil_defaultlib.dataflow_run_PE_output_temp_0_RA...
Compiling module xil_defaultlib.dataflow_mux_22_8_1_1(ID=1,din0_...
Compiling module xil_defaultlib.dataflow_mul_8s_8s_16_1_1(NUM_ST...
Compiling module xil_defaultlib.dataflow_run_PE
Compiling module xil_defaultlib.dataflow_writeDram
Compiling module xil_defaultlib.dataflow_fifo_w64_d4_S_shiftReg
Compiling module xil_defaultlib.dataflow_fifo_w64_d4_S
Compiling module xil_defaultlib.dataflow_fifo_w2_d2_S_shiftReg
Compiling module xil_defaultlib.dataflow_fifo_w2_d2_S
Compiling module xil_defaultlib.dataflow_dataflow_in_loop_VITIS_...
Compiling module xil_defaultlib.dataflow
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.df_loop_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=74)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=73)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dataflow_top
Compiling module work.glbl
Built simulation snapshot dataflow

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

start_gui
