// Seed: 2575414074
module module_0 (
    input id_0
);
  assign id_1 = 1;
  reg id_3;
  initial begin
    id_3 = id_3;
    id_3#(.id_3(id_2 != id_1)) <= 1;
    if (1) id_3 <= 1;
  end
  logic id_4 = id_1;
endmodule
