// [Asm] LoweringOrder: [8, 0, 2, 4, 3, 1, 6]
// [Asm] LoweringOrder: [[7], [1, 2], [3, 4], [0], [0], [6], []]
// [Asm] LoweringOrder: HashMap::of([(b6, 2), (b4, 0), (b1, 2), (b8, 0), (b2, 0), (b3, 1), (b0, 0)])
// [Asm] LoweringOrder: [b8, b0, b2, b4, b3, b1, b6]
// [Asm] LoweringOrder: HashMap::of([(b6, 1), (b4, 3), (b1, 0), (b8, 0), (b2, 2), (b3, 0), (b0, 1)])
// [Asm] pre_assigned_registers: Insn(iref=%3) -> v11, FnParam(fref=f0, fpref=$f.1) -> v3, Insn(iref=%7) -> v10, Self(fref=f0) -> v0, BlockParam(bref=b6, bpref=$b.0) -> v13, Insn(iref=%2) -> v7, Insn(iref=%1) -> v12, BlockParam(bref=b0, bpref=$b.0) -> v4, BlockParam(bref=b0, bpref=$b.1) -> v5, Insn(iref=%6) -> v9, FnParam(fref=f0, fpref=$f.0) -> v2, Insn(iref=%5) -> v8, Insn(iref=%0) -> v6
// [Asm] succs: []
// [Asm] critical edges for b6: []
// [Asm] critical color seq for b6: []
// [Asm] succs: [6]
// [Asm] critical edges for b1: []
// [Asm] critical color seq for b1: []
// [Asm] succs: [0]
// [Asm] critical edges for b3: []
// [Asm] critical color seq for b3: []
// [Asm] succs: [0]
// [Asm] critical edges for b4: []
// [Asm] critical color seq for b4: []
// [Asm] succs: [3, 4]
// [Asm] critical edges for b2: []
// [Asm] critical color seq for b2: []
// [Asm] skipping Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=0)])
// [Asm] succs: [1, 2]
// [Asm] critical edges for b0: []
// [Asm] critical color seq for b0: []
// [Asm] skipping Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=0)])
// [Asm] succs: [7]
// [Asm] critical edges for b8: []
// [Asm] critical color seq for b8: []
// [Asm] defs: []
// [Asm] live_set: [v4, v5, zero]
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move: a0 <- v13
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] defs: [v11]
// [Asm] live_set: [v11, zero]
// [Asm] defined: v11 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v4, zero]
// [Asm] move: v4 <- v11
// [Asm] defined: v4 is X
// [Asm] defs: [v15]
// [Asm] live_set: [v4, v15, zero]
// [Asm] defined: v15 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v4, v5, zero]
// [Asm] move: v5 <- v15
// [Asm] defined: v5 is X
// [Asm] defs: []
// [Asm] live_set: [v4, v5, zero]
// [Asm] defs: [v8]
// [Asm] live_set: [v4, v5, zero, v8]
// [Asm] defined: v8 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v4, zero, v9, v8]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v4, zero, v9, v8]
// [Asm] defs: [a0]
// [Asm] live_set: [v8, zero, a0, v9]
// [Asm] move: a0 <- v4
// [Asm] defined: a0 is X
// [Asm] defs: [a1]
// [Asm] live_set: [a1, zero, a0, v8]
// [Asm] move: a1 <- v9
// [Asm] defined: a1 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0, v8]
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v10]
// [Asm] live_set: [v10, zero, v8]
// [Asm] move: v10 <- a0
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [v10, zero, v8]
// [Asm] defs: [v4]
// [Asm] live_set: [v4, v10, zero]
// [Asm] move: v4 <- v8
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v4, v5, zero]
// [Asm] move: v5 <- v10
// [Asm] defined: v5 is X
// [Asm] defs: []
// [Asm] live_set: [v4, v5, zero]
// [Asm] defs: [v12]
// [Asm] live_set: [v12]
// [Asm] defined: v12 is X
// [Asm] defs: [v13]
// [Asm] live_set: [v13]
// [Asm] move: v13 <- v12
// [Asm] defined: v13 is X
// [Asm] defs: []
// [Asm] live_set: [a1, zero, a0]
// [Asm] defs: [v2]
// [Asm] live_set: [a1, zero, v2]
// [Asm] move: v2 <- a0
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v2, zero, v3]
// [Asm] move: v3 <- a1
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v4, zero, v3]
// [Asm] move: v4 <- v2
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v4, v5, zero]
// [Asm] move: v5 <- v3
// [Asm] defined: v5 is X
// [Asm] defs: []
// [Asm] live_set: [v4, v5, zero]
// [Asm] Label("ack1.21") clobbered_x: @hashset.of([s0, a1, a0])
// [Asm] Label("ack1.21") clobbered_f: @hashset.of([])
// [Asm] subst   bge zero, v5, .ack1.21_3 ->   bge zero, a1, .ack1.21_3
// [Asm] subst   ret ->   ret
// [Asm] subst   addi v11, v4, -1 ->   addi a0, a0, -1
// [Asm] subst   li v15, 1 ->   li a1, 1
// [Asm] subst   j .ack1.21_0 ->   j .ack1.21_0
// [Asm] subst   addi v8, v4, -1 ->   addi s0, a0, -1
// [Asm] subst   addi v9, v5, -1 ->   addi a1, a1, -1
// [Asm] subst   call ack1.21 ->   call ack1.21
// [Asm] subst   mv v10, a0 ->   mv a1, a0
// [Asm] subst   mv v4, v8 ->   mv a0, s0
// [Asm] subst   j .ack1.21_0 ->   j .ack1.21_0
// [Asm] subst   addi v12, v5, 1 ->   addi a0, a1, 1
// [Asm] subst   bge zero, v4, .ack1.21_1 ->   bge zero, a0, .ack1.21_1
// [Asm] LoweringOrder: [0]
// [Asm] LoweringOrder: [[]]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] LoweringOrder: [b0]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] pre_assigned_registers: Self(fref=f4) -> v0, Insn(iref=%0) -> v2
// [Asm] LoweringOrder: [0]
// [Asm] LoweringOrder: [[]]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] LoweringOrder: [b0]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] pre_assigned_registers: Insn(iref=%1) -> v3, Insn(iref=%0) -> v2, Self(fref=f1) -> v0
// [Asm] succs: []
// [Asm] critical edges for b0: []
// [Asm] critical color seq for b0: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] defs: [v5]
// [Asm] live_set: [v5]
// [Asm] defined: v5 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move: a0 <- v5
// [Asm] defined: a0 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v6, a0]
// [Asm] defined: v6 is X
// [Asm] defs: [a1]
// [Asm] live_set: [a1, a0]
// [Asm] move: a1 <- v6
// [Asm] defined: a1 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move: v2 <- a0
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move: a0 <- v2
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v3]
// [Asm] live_set: [v3]
// [Asm] move: v3 <- a0
// [Asm] defined: v3 is X
// [Asm] defs: []
// [Asm] live_set: [v3]
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move: a0 <- v3
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] Label("main17.22") clobbered_x: @hashset.of([a1, a0])
// [Asm] Label("main17.22") clobbered_f: @hashset.of([])
// [Asm] subst   li v5, 3 ->   li a0, 3
// [Asm] subst   li v6, 8 ->   li a1, 8
// [Asm] subst   call ack1.21 ->   call ack1.21
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   ret ->   ret
// [Asm] before colored: # leaf false
// [Asm] main17.22:
// [Asm] # block info: defs: [v3, t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, v6, ft7, ft4, v5, ft9, a5, a0, fa4, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [v2, v5, a0, v6, a1, v3], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: []
// [Asm] # block parameters: []
// [Asm] .main17.22_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   li v5, 3  # live: [v5]
// [Asm]   mv a0, v5  # live: [a0]
// [Asm]   li v6, 8  # live: [v6, a0]
// [Asm]   mv a1, v6  # live: [a1, a0]
// [Asm]   call ack1.21  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm]   # save_ctx2  # live: [v2]
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   call minimbt_print_int  # live: [a0]
// [Asm]   mv v3, a0  # live: [v3]
// [Asm]   # restore_ctx2  # live: [v3]
// [Asm] # control
// [Asm]   mv a0, v3  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] ack1.21:
// [Asm] # block info: defs: [v3, v4, v5, v2], uses: [v3, a1, a0, v2], upward_exposed: [a1, a0], params_defs: []
// [Asm] # live_in: [a1, a0, zero], live_out: [v4, v5, zero]
// [Asm] # block parameters: []
// [Asm] .ack1.21_8:
// [Asm]   # save_ctx1  # live: [a1, zero, a0]
// [Asm]   mv v2, a0  # live: [a1, zero, v2]
// [Asm]   mv v3, a1  # live: [v2, zero, v3]
// [Asm] # control
// [Asm]   mv v4, v2  # live: [v4, zero, v3]
// [Asm]   mv v5, v3  # live: [v4, v5, zero]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v4, zero], upward_exposed: [v4, zero], params_defs: [v4, v5]
// [Asm] # live_in: [v4, v5, zero], live_out: [v4, v5, zero]
// [Asm] # block parameters: [v4, v5]
// [Asm] .ack1.21_0:
// [Asm] # control
// [Asm]   bge zero, v4, .ack1.21_1  # live: [v4, v5, zero]
// [Asm] 
// [Asm] # block info: defs: [], uses: [v5, zero], upward_exposed: [v5, zero], params_defs: []
// [Asm] # live_in: [v4, v5, zero], live_out: [v4, v5, zero]
// [Asm] # block parameters: []
// [Asm] .ack1.21_2:
// [Asm] # control
// [Asm]   bge zero, v5, .ack1.21_3  # live: [v4, v5, zero]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, v8, a6, ft10, ft5, v4, ft7, ft4, v5, ft9, v10, a5, fa4, a0, ft2, a2, a3, v9, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v5, v10, a0, v8, v4, a1, v9], upward_exposed: [v4, v5], params_defs: []
// [Asm] # live_in: [v4, v5, zero], live_out: [v4, v5, zero]
// [Asm] # block parameters: []
// [Asm] .ack1.21_4:
// [Asm]   addi v8, v4, -1  # live: [v4, v5, zero, v8]
// [Asm]   addi v9, v5, -1  # live: [v4, zero, v9, v8]
// [Asm]   # save_ctx2  # live: [v4, zero, v9, v8]
// [Asm]   mv a0, v4  # live: [v8, zero, a0, v9]
// [Asm]   mv a1, v9  # live: [a1, zero, a0, v8]
// [Asm]   call ack1.21  # live: [zero, a0, v8]
// [Asm]   mv v10, a0  # live: [v10, zero, v8]
// [Asm]   # restore_ctx2  # live: [v10, zero, v8]
// [Asm] # control
// [Asm]   mv v4, v8  # live: [v4, v10, zero]
// [Asm]   mv v5, v10  # live: [v4, v5, zero]
// [Asm]   j .ack1.21_0  # live: [v4, v5, zero]
// [Asm] 
// [Asm] # block info: defs: [v11, v4, v5, v15], uses: [v11, v4, v15], upward_exposed: [v4], params_defs: []
// [Asm] # live_in: [v4, zero], live_out: [v4, v5, zero]
// [Asm] # block parameters: []
// [Asm] .ack1.21_3:
// [Asm]   addi v11, v4, -1  # live: [v11, zero]
// [Asm] # control
// [Asm]   mv v4, v11  # live: [v4, zero]
// [Asm]   li v15, 1  # live: [v4, v15, zero]
// [Asm]   mv v5, v15  # live: [v4, v5, zero]
// [Asm]   j .ack1.21_0  # live: [v4, v5, zero]
// [Asm] 
// [Asm] # block info: defs: [v12, v13], uses: [v5, v12], upward_exposed: [v5], params_defs: []
// [Asm] # live_in: [v5], live_out: [v13]
// [Asm] # block parameters: []
// [Asm] .ack1.21_1:
// [Asm]   addi v12, v5, 1  # live: [v12]
// [Asm] # control
// [Asm]   mv v13, v12  # live: [v13]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v13, a0], upward_exposed: [v13], params_defs: [v13]
// [Asm] # live_in: [v13], live_out: []
// [Asm] # block parameters: [v13]
// [Asm] .ack1.21_6:
// [Asm] # control
// [Asm]   mv a0, v13  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] minimbt_main:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, ra, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, sp, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [sp, ra, s11, a0], upward_exposed: [ra, s11], params_defs: []
// [Asm] # live_in: [ra, s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .minimbt_main_b0:
// [Asm]   addi sp, sp, -16  # live: [s11, ra]
// [Asm]   sd ra, 0(sp)  # live: [s11]
// [Asm]   sd s11, 8(sp)  # live: []
// [Asm]   la s11, large_heap_end  # live: []
// [Asm]   call main17.22  # live: [a0]
// [Asm]   ld ra, 0(sp)  # live: [a0]
// [Asm]   ld s11, 8(sp)  # live: [a0]
// [Asm]   addi sp, sp, 16  # live: [a0]
// [Asm] # control
// [Asm]   ret  # live: []
// [Asm] 
// [Asm]   .p2align 2
// [Asm]   .bss
// [Asm] start:
// [Asm]   .zero 4
// [Asm] 
// [Knf] build_knf: LetRec({name: ("ack", Int), args: [("x", Int), ("y", Int)], body: If(LE(Var("x"), Int(0)), Prim(Var("y"), Int(1), Add, kind=Some(Int)), If(LE(Var("y"), Int(0)), App(Var("ack"), [Prim(Var("x"), Int(1), Sub, kind=Some(Int)), Int(1)]), App(Var("ack"), [Prim(Var("x"), Int(1), Sub, kind=Some(Int)), App(Var("ack"), [Var("x"), Prim(Var("y"), Int(1), Sub, kind=Some(Int))])])))}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: App(Var("print_int"), [App(Var("ack"), [Int(3), Int(8)])])}, App(Var("main"), [])))
// [Knf] build_knf: If(LE(Var("x"), Int(0)), Prim(Var("y"), Int(1), Add, kind=Some(Int)), If(LE(Var("y"), Int(0)), App(Var("ack"), [Prim(Var("x"), Int(1), Sub, kind=Some(Int)), Int(1)]), App(Var("ack"), [Prim(Var("x"), Int(1), Sub, kind=Some(Int)), App(Var("ack"), [Var("x"), Prim(Var("y"), Int(1), Sub, kind=Some(Int))])])))
// [Knf] build_knf: Var("x")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Prim(Var("y"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("y")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(LE(Var("y"), Int(0)), App(Var("ack"), [Prim(Var("x"), Int(1), Sub, kind=Some(Int)), Int(1)]), App(Var("ack"), [Prim(Var("x"), Int(1), Sub, kind=Some(Int)), App(Var("ack"), [Var("x"), Prim(Var("y"), Int(1), Sub, kind=Some(Int))])]))
// [Knf] build_knf: Var("y")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: App(Var("ack"), [Prim(Var("x"), Int(1), Sub, kind=Some(Int)), Int(1)])
// [Knf] build_knf: Var("ack")
// [Knf] build_knf: Prim(Var("x"), Int(1), Sub, kind=Some(Int))
// [Knf] build_knf: Var("x")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("ack"), [Prim(Var("x"), Int(1), Sub, kind=Some(Int)), App(Var("ack"), [Var("x"), Prim(Var("y"), Int(1), Sub, kind=Some(Int))])])
// [Knf] build_knf: Var("ack")
// [Knf] build_knf: Prim(Var("x"), Int(1), Sub, kind=Some(Int))
// [Knf] build_knf: Var("x")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("ack"), [Var("x"), Prim(Var("y"), Int(1), Sub, kind=Some(Int))])
// [Knf] build_knf: Var("ack")
// [Knf] build_knf: Var("x")
// [Knf] build_knf: Prim(Var("y"), Int(1), Sub, kind=Some(Int))
// [Knf] build_knf: Var("y")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: App(Var("print_int"), [App(Var("ack"), [Int(3), Int(8)])])}, App(Var("main"), []))
// [Knf] build_knf: App(Var("print_int"), [App(Var("ack"), [Int(3), Int(8)])])
// [Knf] build_knf: App(Var("ack"), [Int(3), Int(8)])
// [Knf] build_knf: Var("ack")
// [Knf] build_knf: Int(3)
// [Knf] build_knf: Int(8)
// [Knf] build_knf: App(Var("main"), [])
// [Knf] build_knf: Var("main")
// [Main]   .option arch, +xtheadba, +xtheadfmemidx, +xtheadmemidx
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_heap, @object
// [Main] large_heap:
// [Main]   .zero 1610612736
// [Main] large_heap_end:
// [Main] 
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_stack, @object
// [Main] large_stack:
// [Main]   .zero 268435456
// [Main] large_stack_end:
// [Main] 
// [Main] __begin_text:
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl main17.22
// [Main]   .type main17.22, @function
// [Main] # leaf false
// [Main] main17.22:
// [Main] .main17.22_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   li a0, 3
// [Main]   li a1, 8
// [Main]   call ack1.21
// [Main]   call minimbt_print_int
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl ack1.21
// [Main]   .type ack1.21, @function
// [Main] # leaf false
// [Main] ack1.21:
// [Main] .ack1.21_8:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main] 
// [Main] .ack1.21_0:
// [Main]   bge zero, a0, .ack1.21_1
// [Main] 
// [Main] .ack1.21_2:
// [Main]   bge zero, a1, .ack1.21_3
// [Main] 
// [Main] .ack1.21_4:
// [Main]   addi s0, a0, -1
// [Main]   addi a1, a1, -1
// [Main]   call ack1.21
// [Main]   mv a1, a0
// [Main]   mv a0, s0
// [Main]   j .ack1.21_0
// [Main] 
// [Main] .ack1.21_3:
// [Main]   addi a0, a0, -1
// [Main]   li a1, 1
// [Main]   j .ack1.21_0
// [Main] 
// [Main] .ack1.21_1:
// [Main]   addi a0, a1, 1
// [Main] 
// [Main] .ack1.21_6:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl minimbt_main
// [Main]   .type minimbt_main, @function
// [Main] # leaf false
// [Main] minimbt_main:
// [Main] .minimbt_main_b0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   sd s11, 8(sp)
// [Main]   la s11, large_heap_end
// [Main]   call main17.22
// [Main]   ld ra, 0(sp)
// [Main]   ld s11, 8(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main] __end_text:
// [Main]   .p2align 2
// [Main]   .bss
// [Main]   .globl start
// [Main]   .type start, @object
// [Main] start:
// [Main]   .zero 4
// [Main] 
// [Main] 
// [Wasm] LoweringOrder: [8, 0, 2, 4, 3, 1, 6]
// [Wasm] LoweringOrder: [[7], [1, 2], [3, 4], [0], [0], [6], []]
// [Wasm] LoweringOrder: HashMap::of([(b6, 2), (b4, 0), (b1, 2), (b8, 0), (b2, 0), (b3, 1), (b0, 0)])
// [Wasm] LoweringOrder: [b8, b0, b2, b4, b3, b1, b6]
// [Wasm] LoweringOrder: HashMap::of([(b6, 1), (b4, 3), (b1, 0), (b8, 0), (b2, 2), (b3, 0), (b0, 1)])
// [Wasm] Lowering function ack1.21
// [Wasm] Lowering control Return(args=[BlockParam(bref=b6, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering control Jump(target=b6, args=[Insn(iref=%1)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%3), Int32(val=1)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering insn Call(ty=Int32, f=f0, args=[BlockParam(bref=b0, bpref=$b.0), Insn(iref=%6)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering control Jump(target=b0, args=[Insn(iref=%5), Insn(iref=%7)])
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Lowering insn Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.1), Int32(val=0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn Op(ty=Bool, op=Le, args=[BlockParam(bref=b0, bpref=$b.0), Int32(val=0)])
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Branch(cond=Insn(iref=%0), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Jump(target=b7, args=[FnParam(fref=f0, fpref=$f.0), FnParam(fref=f0, fpref=$f.1)])
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.1) -> $$f.1
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local Insn(iref=%7) -> $%7
// [Wasm] Local BlockParam(bref=b6, bpref=$b.0) -> $b6.$b.0
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local BlockParam(bref=b0, bpref=$b.0) -> $b0.$b.0
// [Wasm] Local BlockParam(bref=b0, bpref=$b.1) -> $b0.$b.1
// [Wasm] Local Insn(iref=%6) -> $%6
// [Wasm] Local Insn(iref=%5) -> $%5
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Lowered function ack1.21 to wasm
// [Wasm] LoweringOrder: [0]
// [Wasm] LoweringOrder: [[]]
// [Wasm] LoweringOrder: HashMap::of([(b0, 0)])
// [Wasm] LoweringOrder: [b0]
// [Wasm] LoweringOrder: HashMap::of([(b0, 0)])
// [Wasm] Lowering function T$start
// [Wasm] Lowering insn Call(ty=Unit, f=f1, args=[])
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Lowered function T$start to wasm
// [Wasm] LoweringOrder: [0]
// [Wasm] LoweringOrder: [[]]
// [Wasm] LoweringOrder: HashMap::of([(b0, 0)])
// [Wasm] LoweringOrder: [b0]
// [Wasm] LoweringOrder: HashMap::of([(b0, 0)])
// [Wasm] Lowering function main17.22
// [Wasm] Lowering insn Call(ty=Int32, f=f0, args=[Int32(val=3), Int32(val=8)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%0)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Return(args=[Insn(iref=%1)])
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Lowered function main17.22 to wasm
// [KnfOpt] freq: {ack1: Many(4), main17: Once}
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] freq: {ack1: Many(4), main17: Once}
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] freq: {ack1: Many(4), main17: Once}
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] Fn like 0
// [KnfOpt] Inline threshold 4 27
// [KnfOpt] Inline decision rejected
// [KnfOpt] Numbers of let rec: 2 2 0
// [Parser] flags: []
// [CoreOpt] eliminated tail rec call %8: Call(ty=Int32, f=f0, args=[Insn(iref=%5), Insn(iref=%7)])
// [CoreOpt] eliminated tail rec call %4: Call(ty=Int32, f=f0, args=[Insn(iref=%3), Int32(val=1)])
// [CoreOpt] Call frequnce: FnCallFreq({f0: Multiple, f4: Once, f1: Once})
