Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Jan  4 18:53:53 2021
| Host         : apple running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z035
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   311 |
| Unused register locations in slices containing registers |   858 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2879 |          798 |
| No           | No                    | Yes                    |             328 |          109 |
| No           | Yes                   | No                     |             794 |          281 |
| Yes          | No                    | No                     |            1553 |          469 |
| Yes          | No                    | Yes                    |             713 |          237 |
| Yes          | Yes                   | No                     |             603 |          178 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  adc1_clk_BUFG                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc2/adc_spi_m0/CS_reg_i_1__0_n_0                                                                                                                                                                                                                 | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc1/adc_spi_m0/CS_reg_i_1_n_0                                                                                                                                                                                                                    | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                1 |              1 |
|  adc2_clk_BUFG                                         | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  adc2_clk_BUFG                                         | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  adc2_clk_BUFG                                         | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  PL_KEY_IBUF_BUFG                                      |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                            | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  adc1_clk_BUFG                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  adc1_clk_BUFG                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  adc2_clk_BUFG                                         | mem_test_m0/error0                                                                                                                                                                                                                                           | ps_block/timer_cnt_reg[0]                                                                                                                                                                                                               |                1 |              1 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  adc1_clk_BUFG                                         |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  sys_pll_m0/inst/clk_out1                              |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  adc2_clk_BUFG                                         | u_aq_axi_master/rd_state                                                                                                                                                                                                                                     | u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0                                                                                                                                                                                                 |                2 |              3 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  adc2_clk_BUFG                                         | u_aq_axi_master/wr_state[2]_i_1_n_0                                                                                                                                                                                                                          | u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0                                                                                                                                                                                                 |                1 |              3 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              | ps_block/system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                2 |              4 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc2/__1/i__n_0                                                                                                                                                                                                                                   | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                1 |              4 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc1/__1/i__n_0                                                                                                                                                                                                                                   | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                           | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_new_cmd                                                                                          | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                        |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                2 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                          | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                           |                2 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                      |                3 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                      |                2 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                        |                2 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                       | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                   |                1 |              5 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                3 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              5 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                             |                                                                                                                                                                                                                                         |                1 |              5 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]         |                                                                                                                                                                                                                                         |                1 |              5 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                   |                3 |              6 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  adc2_clk_BUFG                                         | ps_block/system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | ps_block/system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                             |                1 |              6 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc1/adc_spi_m0/spi_master_m0/clk_edge_cnt[4]_i_1_n_0                                                                                                                                                                                             | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                2 |              6 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                   |                2 |              6 |
|  adc1_clk_BUFG                                         |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                        | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                   |                2 |              6 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              | u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0                                                                                                                                                                                                 |                5 |              6 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc2/adc_spi_m0/spi_master_m0/clk_edge_cnt[4]_i_1__0_n_0                                                                                                                                                                                          | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                4 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc2/adc_spi_m0/send_data[7]_i_1__0_n_0                                                                                                                                                                                                           | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                2 |              7 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                3 |              7 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                                     |                1 |              7 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                    | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                                     |                1 |              7 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                4 |              7 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc1/adc_spi_m0/send_data[7]_i_1_n_0                                                                                                                                                                                                              | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  adc2_clk_BUFG                                         | mem_test_m0/wr_cnt[7]_i_1_n_0                                                                                                                                                                                                                                | ps_block/timer_cnt_reg[0]                                                                                                                                                                                                               |                4 |              8 |
|  adc2_clk_BUFG                                         | mem_test_m0/rd_cnt[7]_i_1_n_0                                                                                                                                                                                                                                | ps_block/timer_cnt_reg[0]                                                                                                                                                                                                               |                3 |              8 |
|  adc2_clk_BUFG                                         | u_aq_axi_master/reg_w_len[7]_i_1_n_0                                                                                                                                                                                                                         | u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0                                                                                                                                                                                                 |                5 |              8 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                2 |              8 |
|  adc2_clk_BUFG                                         | u_aq_axi_master/reg_r_len                                                                                                                                                                                                                                    | u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0                                                                                                                                                                                                 |                3 |              8 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  adc1_clk_BUFG                                         |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                3 |              8 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |              9 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |              9 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              | ps_block/timer_cnt_reg[0]                                                                                                                                                                                                               |                5 |              9 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift[7]_i_1__0_n_0                                                                                                                                                                                            | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                2 |              9 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift[7]_i_1_n_0                                                                                                                                                                                               | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                2 |              9 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                       |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                  |                                                                                                                                                                                                                                         |                2 |             10 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]               |                2 |             10 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                       |                2 |             10 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc2/adc_spi_m0/E[0]                                                                                                                                                                                                                              | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                4 |             10 |
|  sys_pll_m0/inst/clk_out1                              | spi_config_adc1/adc_spi_m0/E[0]                                                                                                                                                                                                                              | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |                5 |             10 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                            |                2 |             10 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                            |                2 |             10 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              |                                                                                                                                                                                                                                         |                2 |             10 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]               |                2 |             10 |
|  adc1_clk_BUFG                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[11]                                                                                                                                      |                3 |             12 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             12 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             12 |
|  adc1_clk_BUFG                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             12 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                       |                2 |             12 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                6 |             12 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             12 |
|  adc2_clk_BUFG                                         | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                                             | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[11]                                                                                                                                      |                3 |             12 |
|  adc2_clk_BUFG                                         | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                                             | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[11]                                                                                                                                      |                3 |             12 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                   | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                            |                3 |             12 |
|  adc1_clk_BUFG                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             12 |
|  adc2_clk_BUFG                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             12 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]               |                3 |             12 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                3 |             13 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             13 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             13 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |             13 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                6 |             15 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                         |                2 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                9 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             19 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             19 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             19 |
|  adc2_clk_BUFG                                         | u_aq_axi_master/reg_wr_len[31]_i_1_n_0                                                                                                                                                                                                                       | u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0                                                                                                                                                                                                 |                7 |             21 |
|  adc2_clk_BUFG                                         | u_aq_axi_master/reg_rd_len[26]                                                                                                                                                                                                                               | u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0                                                                                                                                                                                                 |                8 |             21 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                             |               15 |             21 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                   |               12 |             22 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    |                                                                                                                                                                                                                                         |                3 |             24 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                8 |             27 |
|  adc2_clk_BUFG                                         | mem_test_m0/wr_burst_addr[27]_i_1_n_0                                                                                                                                                                                                                        | ps_block/timer_cnt_reg[0]                                                                                                                                                                                                               |               10 |             28 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_new_cmd                                                                                          | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                   |                9 |             30 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | ps_block/timer_cnt_reg[0]                                                                                                                                                                                                               |                9 |             30 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                          | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                   |                9 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             31 |
|  adc2_clk_BUFG                                         | mem_test_m0/pl_cnt[31]_i_1_n_0                                                                                                                                                                                                                               | ps_block/timer_cnt_reg[0]                                                                                                                                                                                                               |               11 |             32 |
|  adc2_clk_BUFG                                         | u_aq_axi_master/reg_rd_adrs[31]                                                                                                                                                                                                                              | u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0                                                                                                                                                                                                 |               12 |             32 |
|  adc2_clk_BUFG                                         | u_aq_axi_master/rd_fifo_cnt[31]_i_1_n_0                                                                                                                                                                                                                      | u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0                                                                                                                                                                                                 |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  adc2_clk_BUFG                                         | u_aq_axi_master/p_1_out[31]                                                                                                                                                                                                                                  | u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0                                                                                                                                                                                                 |               11 |             32 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             33 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             33 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             33 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             33 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             33 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             33 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             33 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             33 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             33 |
|  adc1_clk_BUFG                                         |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               11 |             34 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               12 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             35 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             41 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             49 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             49 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                   |               20 |             58 |
|  adc2_clk_BUFG                                         | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                   | ps_block/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                   |               17 |             58 |
|  adc2_clk_BUFG                                         | mem_test_m0/px13[15]_i_1_n_0                                                                                                                                                                                                                                 | ps_block/timer_cnt_reg[0]                                                                                                                                                                                                               |               23 |             64 |
|  adc2_clk_BUFG                                         | mem_test_m0/wr_burst_data_reg[63]_i_1_n_0                                                                                                                                                                                                                    | ps_block/timer_cnt_reg[0]                                                                                                                                                                                                               |               26 |             64 |
|  adc2_clk_BUFG                                         | mem_test_m0/p_clk                                                                                                                                                                                                                                            | ps_block/timer_cnt_reg[0]                                                                                                                                                                                                               |               17 |             64 |
|  adc2_clk_BUFG                                         | mem_test_m0/wr_burst_data_reg_tmp0                                                                                                                                                                                                                           | ps_block/timer_cnt_reg[0]                                                                                                                                                                                                               |               25 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               27 |             65 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               29 |             68 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             81 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               26 |            103 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            103 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               28 |            103 |
|  sys_pll_m0/inst/clk_out1                              |                                                                                                                                                                                                                                                              | spi_config_adc2/adc_spi_m0/spi_master_m0/AR[0]                                                                                                                                                                                          |               34 |            104 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               54 |            185 |
|  adc1_clk_BUFG                                         |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               59 |            230 |
|  adc2_clk_BUFG                                         |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               74 |            271 |
|  ps_block/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |              674 |           2569 |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    20 |
| 2      |                    11 |
| 3      |                    10 |
| 4      |                    49 |
| 5      |                     6 |
| 6      |                    12 |
| 7      |                    14 |
| 8      |                    12 |
| 9      |                     7 |
| 10     |                    12 |
| 12     |                    19 |
| 13     |                     4 |
| 15     |                     1 |
| 16+    |                   134 |
+--------+-----------------------+


