Simulator report for projeto3sd
Mon Nov 12 19:42:06 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 553 nodes    ;
; Simulation Coverage         ;      62.46 % ;
; Total Number of Transitions ; 9841         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                         ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                      ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                            ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                             ;               ;
; Vector input source                                                                        ; D:/OneDrive/Arquivos escolares/UFRN/SD/Unidade3/secador_graos_fpga/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                              ; On            ;
; Check outputs                                                                              ; Off                                                                             ; Off           ;
; Report simulation coverage                                                                 ; On                                                                              ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                              ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                              ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                              ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                             ; Off           ;
; Detect glitches                                                                            ; Off                                                                             ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                             ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                             ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                             ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                             ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                              ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                      ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                             ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                             ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                            ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+-----------------------------------------------------------------------------------------------------+
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.46 % ;
; Total nodes checked                                 ; 553          ;
; Total output ports checked                          ; 586          ;
; Total output ports with complete 1/0-value coverage ; 366          ;
; Total output ports with no 1/0-value coverage       ; 186          ;
; Total output ports with no 1-value coverage         ; 188          ;
; Total output ports with no 0-value coverage         ; 218          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                           ; Output Port Name                                                                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |projeto3sd|MISO                                                                                                                                    ; |projeto3sd|MISO                                                                                                                                    ; pin_out          ;
; |projeto3sd|inst77                                                                                                                                  ; |projeto3sd|inst77                                                                                                                                  ; out0             ;
; |projeto3sd|SCK                                                                                                                                     ; |projeto3sd|SCK                                                                                                                                     ; out              ;
; |projeto3sd|enviar[10]                                                                                                                              ; |projeto3sd|enviar[10]                                                                                                                              ; pin_out          ;
; |projeto3sd|enviar[9]                                                                                                                               ; |projeto3sd|enviar[9]                                                                                                                               ; pin_out          ;
; |projeto3sd|enviar[7]                                                                                                                               ; |projeto3sd|enviar[7]                                                                                                                               ; pin_out          ;
; |projeto3sd|enviar[6]                                                                                                                               ; |projeto3sd|enviar[6]                                                                                                                               ; pin_out          ;
; |projeto3sd|enviar[5]                                                                                                                               ; |projeto3sd|enviar[5]                                                                                                                               ; pin_out          ;
; |projeto3sd|enviar[4]                                                                                                                               ; |projeto3sd|enviar[4]                                                                                                                               ; pin_out          ;
; |projeto3sd|enviar[3]                                                                                                                               ; |projeto3sd|enviar[3]                                                                                                                               ; pin_out          ;
; |projeto3sd|enviar[0]                                                                                                                               ; |projeto3sd|enviar[0]                                                                                                                               ; pin_out          ;
; |projeto3sd|clkFPGA                                                                                                                                 ; |projeto3sd|clkFPGA                                                                                                                                 ; out              ;
; |projeto3sd|pwm_func[10]                                                                                                                            ; |projeto3sd|pwm_func[10]                                                                                                                            ; pin_out          ;
; |projeto3sd|pwm_func[9]                                                                                                                             ; |projeto3sd|pwm_func[9]                                                                                                                             ; pin_out          ;
; |projeto3sd|pwm_func[7]                                                                                                                             ; |projeto3sd|pwm_func[7]                                                                                                                             ; pin_out          ;
; |projeto3sd|pwm_func[6]                                                                                                                             ; |projeto3sd|pwm_func[6]                                                                                                                             ; pin_out          ;
; |projeto3sd|pwm_func[5]                                                                                                                             ; |projeto3sd|pwm_func[5]                                                                                                                             ; pin_out          ;
; |projeto3sd|pwm_func[4]                                                                                                                             ; |projeto3sd|pwm_func[4]                                                                                                                             ; pin_out          ;
; |projeto3sd|pwm_func[3]                                                                                                                             ; |projeto3sd|pwm_func[3]                                                                                                                             ; pin_out          ;
; |projeto3sd|pwm_func[0]                                                                                                                             ; |projeto3sd|pwm_func[0]                                                                                                                             ; pin_out          ;
; |projeto3sd|clkTESTE                                                                                                                                ; |projeto3sd|clkTESTE                                                                                                                                ; out              ;
; |projeto3sd|temp_out[6]                                                                                                                             ; |projeto3sd|temp_out[6]                                                                                                                             ; pin_out          ;
; |projeto3sd|temp_out[3]                                                                                                                             ; |projeto3sd|temp_out[3]                                                                                                                             ; pin_out          ;
; |projeto3sd|temp_out[1]                                                                                                                             ; |projeto3sd|temp_out[1]                                                                                                                             ; pin_out          ;
; |projeto3sd|temp_out[0]                                                                                                                             ; |projeto3sd|temp_out[0]                                                                                                                             ; pin_out          ;
; |projeto3sd|inst17                                                                                                                                  ; |projeto3sd|inst17                                                                                                                                  ; out0             ;
; |projeto3sd|selData                                                                                                                                 ; |projeto3sd|selData                                                                                                                                 ; pin_out          ;
; |projeto3sd|inst41                                                                                                                                  ; |projeto3sd|inst41                                                                                                                                  ; regout           ;
; |projeto3sd|MOSI                                                                                                                                    ; |projeto3sd|MOSI                                                                                                                                    ; out              ;
; |projeto3sd|umid_out[7]                                                                                                                             ; |projeto3sd|umid_out[7]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[6]                                                                                                                             ; |projeto3sd|umid_out[6]                                                                                                                             ; pin_out          ;
; |projeto3sd|inst15                                                                                                                                  ; |projeto3sd|inst15                                                                                                                                  ; out0             ;
; |projeto3sd|PWM1                                                                                                                                    ; |projeto3sd|PWM1                                                                                                                                    ; pin_out          ;
; |projeto3sd|ovf                                                                                                                                     ; |projeto3sd|ovf                                                                                                                                     ; pin_out          ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~6                                                                     ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~6                                                                     ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][9]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][9]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][8]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][8]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][7]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][7]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][6]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][6]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][5]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][5]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][4]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][4]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][3]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][3]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][2]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][2]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][1]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][1]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~10                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~10                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~14                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~14                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~17                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~17                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~21                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~21                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~24                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~24                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~27                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~27                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~29                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~29                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~33                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~33                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~36                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~36                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~39                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~39                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~41                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~41                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~44                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~44                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~46                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~46                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~48                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~48                                                                    ; out0             ;
; |projeto3sd|lpm_ff:inst13|dffs[9]                                                                                                                   ; |projeto3sd|lpm_ff:inst13|dffs[9]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst13|dffs[8]                                                                                                                   ; |projeto3sd|lpm_ff:inst13|dffs[8]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst13|dffs[7]                                                                                                                   ; |projeto3sd|lpm_ff:inst13|dffs[7]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst13|dffs[6]                                                                                                                   ; |projeto3sd|lpm_ff:inst13|dffs[6]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst13|dffs[5]                                                                                                                   ; |projeto3sd|lpm_ff:inst13|dffs[5]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst13|dffs[4]                                                                                                                   ; |projeto3sd|lpm_ff:inst13|dffs[4]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst13|dffs[3]                                                                                                                   ; |projeto3sd|lpm_ff:inst13|dffs[3]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst13|dffs[2]                                                                                                                   ; |projeto3sd|lpm_ff:inst13|dffs[2]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst13|dffs[1]                                                                                                                   ; |projeto3sd|lpm_ff:inst13|dffs[1]                                                                                                                   ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita0                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita0                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita0                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita0~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita1                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita1                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita1                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita1~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita2                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita2                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita2                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita2~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita3                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita3                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita3                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita3~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita4                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita4                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita4                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita4~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita5                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita5                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita5                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita5~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita6                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita6                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita6                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita6~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita7                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita7                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita7                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita7~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[6]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[5]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[4]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[3]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[2]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[1]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[0]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[5]                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[5]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[4]                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[4]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[3]                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[3]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[2]                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[2]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|_~0                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|_~0                                         ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[0]~13                             ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[0]~13                             ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[0]                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[0]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita0                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita0                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita0                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita0~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita1                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita1                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita1                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita1~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita2                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita2                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita2                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita2~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita3                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita3                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita3                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita3~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita4                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita4                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita4                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita4~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita5                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita5                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita5                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita5~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita6                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita6                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita6                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita6~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita7                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita7                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita7                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita7~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[6]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[5]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[4]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[3]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[2]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[1]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[0]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[5]                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[5]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[4]                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[4]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[3]                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[3]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[2]                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[2]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|_~0                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|_~0                                         ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[0]~13                             ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[0]~13                             ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[0]                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[0]                                ; out0             ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[7]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[7]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[6]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[6]                                                                                                              ; regout           ;
; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                          ; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                          ; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                          ; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                          ; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                          ; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                          ; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                          ; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                          ; |projeto3sd|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                          ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[6]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[6]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[3]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[3]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[1]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[1]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[0]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[0]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][6]                                                            ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][6]                                                            ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][4]                                                            ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][4]                                                            ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][3]                                                            ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][3]                                                            ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~39                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~39                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][6]                                                            ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][6]                                                            ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][5]                                                            ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][5]                                                            ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~65                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~65                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~77                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~77                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~89                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~89                                                                    ; out0             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita0                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita0                                       ; combout          ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita0                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita0~COUT                                  ; cout             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita1                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita1                                       ; combout          ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita1                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita1~COUT                                  ; cout             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita2                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita2                                       ; combout          ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita2                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita2~COUT                                  ; cout             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita3                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita3                                       ; combout          ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita3                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita3~COUT                                  ; cout             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita4                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita4                                       ; combout          ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita4                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita4~COUT                                  ; cout             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita5                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita5                                       ; combout          ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_reg_bit1a[3]                                     ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3]                                                ; regout           ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_reg_bit1a[2]                                     ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2]                                                ; regout           ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_reg_bit1a[1]                                     ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1]                                                ; regout           ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_reg_bit1a[0]                                     ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0]                                                ; regout           ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|_~0                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|_~0                                       ; out0             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|data_wire[1]                              ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|data_wire[1]                              ; out0             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|data_wire[0]                              ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|data_wire[0]                              ; out0             ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0                                               ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[0]                                                     ; portadataout0    ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a1                                               ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[1]                                                     ; portadataout0    ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a2                                               ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[2]                                                     ; portadataout0    ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a3                                               ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]                                                     ; portadataout0    ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a4                                               ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]                                                     ; portadataout0    ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a5                                               ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]                                                     ; portadataout0    ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a6                                               ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]                                                     ; portadataout0    ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a7                                               ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]                                                     ; portadataout0    ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a8                                               ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]                                                     ; portadataout0    ;
; |projeto3sd|lpm_dff:inst28|dffs[10]                                                                                                                 ; |projeto3sd|lpm_dff:inst28|dffs[10]                                                                                                                 ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[9]                                                                                                                  ; |projeto3sd|lpm_dff:inst28|dffs[9]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[7]                                                                                                                  ; |projeto3sd|lpm_dff:inst28|dffs[7]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[6]                                                                                                                  ; |projeto3sd|lpm_dff:inst28|dffs[6]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[5]                                                                                                                  ; |projeto3sd|lpm_dff:inst28|dffs[5]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[4]                                                                                                                  ; |projeto3sd|lpm_dff:inst28|dffs[4]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[3]                                                                                                                  ; |projeto3sd|lpm_dff:inst28|dffs[3]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[0]                                                                                                                  ; |projeto3sd|lpm_dff:inst28|dffs[0]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[10]                                                                                                                  ; |projeto3sd|lpm_ff:inst12|dffs[10]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[9]                                                                                                                   ; |projeto3sd|lpm_ff:inst12|dffs[9]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[7]                                                                                                                   ; |projeto3sd|lpm_ff:inst12|dffs[7]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[6]                                                                                                                   ; |projeto3sd|lpm_ff:inst12|dffs[6]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[5]                                                                                                                   ; |projeto3sd|lpm_ff:inst12|dffs[5]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[4]                                                                                                                   ; |projeto3sd|lpm_ff:inst12|dffs[4]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[3]                                                                                                                   ; |projeto3sd|lpm_ff:inst12|dffs[3]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[0]                                                                                                                   ; |projeto3sd|lpm_ff:inst12|dffs[0]                                                                                                                   ; regout           ;
; |projeto3sd|contador:inst3|saida[0]                                                                                                                 ; |projeto3sd|contador:inst3|saida[0]                                                                                                                 ; regout           ;
; |projeto3sd|contador:inst3|saida~0                                                                                                                  ; |projeto3sd|contador:inst3|saida~0                                                                                                                  ; out              ;
; |projeto3sd|contador:inst3|saida~1                                                                                                                  ; |projeto3sd|contador:inst3|saida~1                                                                                                                  ; out              ;
; |projeto3sd|contador:inst3|saida~2                                                                                                                  ; |projeto3sd|contador:inst3|saida~2                                                                                                                  ; out              ;
; |projeto3sd|contador:inst3|saida~3                                                                                                                  ; |projeto3sd|contador:inst3|saida~3                                                                                                                  ; out              ;
; |projeto3sd|contador:inst3|saida~4                                                                                                                  ; |projeto3sd|contador:inst3|saida~4                                                                                                                  ; out              ;
; |projeto3sd|contador:inst3|saida~5                                                                                                                  ; |projeto3sd|contador:inst3|saida~5                                                                                                                  ; out              ;
; |projeto3sd|contador:inst3|saida~6                                                                                                                  ; |projeto3sd|contador:inst3|saida~6                                                                                                                  ; out              ;
; |projeto3sd|contador:inst3|saida~7                                                                                                                  ; |projeto3sd|contador:inst3|saida~7                                                                                                                  ; out              ;
; |projeto3sd|contador:inst3|cout~0                                                                                                                   ; |projeto3sd|contador:inst3|cout~0                                                                                                                   ; out0             ;
; |projeto3sd|contador:inst3|cout~1                                                                                                                   ; |projeto3sd|contador:inst3|cout~1                                                                                                                   ; out0             ;
; |projeto3sd|contador:inst3|cout                                                                                                                     ; |projeto3sd|contador:inst3|cout                                                                                                                     ; out0             ;
; |projeto3sd|contador:inst3|saida[1]                                                                                                                 ; |projeto3sd|contador:inst3|saida[1]                                                                                                                 ; regout           ;
; |projeto3sd|contador:inst3|saida[2]                                                                                                                 ; |projeto3sd|contador:inst3|saida[2]                                                                                                                 ; regout           ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                                                              ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                                                              ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                                                              ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                                                              ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                                                              ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                                                              ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                                                              ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                                                              ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                                                              ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                                                              ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                                                              ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                                                              ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                                                              ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                                                              ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~18                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~18                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                          ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                          ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                          ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                          ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                          ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                          ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                          ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                          ; regout           ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                          ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                          ; regout           ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~0                                                     ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~0                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~1                                                     ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~1                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~2                                                     ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~2                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~3                                                     ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~3                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~4                                                     ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~4                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~5                                                     ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~5                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~6                                                     ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~6                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~7                                                     ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~7                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~8                                                     ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~8                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~9                                                     ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~9                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~10                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~10                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~11                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~11                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~12                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~12                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~13                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~13                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~14                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~14                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~15                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~15                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~16                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~16                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~17                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~17                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~18                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~18                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~19                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~19                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~20                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~20                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~21                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~21                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~22                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~22                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~23                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~23                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~24                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~24                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~25                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~25                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~26                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~26                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~27                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~27                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~28                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~28                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~29                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~29                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~30                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~30                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~31                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~31                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~32                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~32                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~36                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~36                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~0                                                     ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~0                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~1                                                     ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~1                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~2                                                     ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~2                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~3                                                     ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~3                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~4                                                     ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~4                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~5                                                     ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~5                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~6                                                     ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~6                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~7                                                     ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~7                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~8                                                     ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~8                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~9                                                     ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~9                                                     ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~10                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~10                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~11                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~11                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~12                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~12                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~13                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~13                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~14                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~14                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~15                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~15                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~16                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~16                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~17                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~17                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~18                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~18                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~19                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~19                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~20                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~20                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~21                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~21                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~22                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~22                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~23                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~23                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~24                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~24                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~25                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~25                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~26                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~26                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~27                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~27                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~28                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~28                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~32                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~32                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~33                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~33                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~34                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~34                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~35                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~35                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~36                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~36                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~37                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~37                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~38                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~38                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~39                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~39                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~40                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~40                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~42                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~42                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~44                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~44                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~46                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~46                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~48                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~48                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~0  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~0  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~1  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~1  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~2  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~2  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~3  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~3  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~4  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~4  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~7  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~7  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~8  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~8  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~9  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~9  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~10 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~10 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~11 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~11 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~12 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~12 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~13 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~13 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~14 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~14 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~17 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~17 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~18 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~18 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~21 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~21 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~22 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~22 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~0                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~0                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~2                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~2                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~12                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~12                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~27                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~27                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~28                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~28                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~30                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~30                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~32                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~32                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~0                                                 ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~0                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~1                                                 ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~1                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~2                                                 ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~2                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~3                                                 ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~3                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~4                                                 ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~4                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~5                                                 ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~5                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~6                                                 ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~6                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~7                                                 ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~7                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~8                                                 ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~8                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~9                                                 ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~9                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~12                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~12                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~13                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~13                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~14                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~14                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~15                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~15                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~16                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~16                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~17                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~17                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~18                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~18                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~19                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~19                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~22                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~22                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~23                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~23                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~24                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~24                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~27                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~27                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~32                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~32                                                ; out0             ;
; |projeto3sd|contador:inst3|Add0~0                                                                                                                   ; |projeto3sd|contador:inst3|Add0~0                                                                                                                   ; out0             ;
; |projeto3sd|contador:inst3|Add0~1                                                                                                                   ; |projeto3sd|contador:inst3|Add0~1                                                                                                                   ; out0             ;
; |projeto3sd|contador:inst3|Add0~2                                                                                                                   ; |projeto3sd|contador:inst3|Add0~2                                                                                                                   ; out0             ;
; |projeto3sd|contador:inst3|Add0~3                                                                                                                   ; |projeto3sd|contador:inst3|Add0~3                                                                                                                   ; out0             ;
; |projeto3sd|contador:inst3|Add0~4                                                                                                                   ; |projeto3sd|contador:inst3|Add0~4                                                                                                                   ; out0             ;
; |projeto3sd|contador:inst3|Equal0~0                                                                                                                 ; |projeto3sd|contador:inst3|Equal0~0                                                                                                                 ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                           ; Output Port Name                                                                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |projeto3sd|inst40                                                                                                                                  ; |projeto3sd|inst40                                                                                                                                  ; out0             ;
; |projeto3sd|SS                                                                                                                                      ; |projeto3sd|SS                                                                                                                                      ; out              ;
; |projeto3sd|chave                                                                                                                                   ; |projeto3sd|chave                                                                                                                                   ; out              ;
; |projeto3sd|enviar[12]                                                                                                                              ; |projeto3sd|enviar[12]                                                                                                                              ; pin_out          ;
; |projeto3sd|enviar[11]                                                                                                                              ; |projeto3sd|enviar[11]                                                                                                                              ; pin_out          ;
; |projeto3sd|pwm_func[12]                                                                                                                            ; |projeto3sd|pwm_func[12]                                                                                                                            ; pin_out          ;
; |projeto3sd|pwm_func[11]                                                                                                                            ; |projeto3sd|pwm_func[11]                                                                                                                            ; pin_out          ;
; |projeto3sd|LED_ATIV                                                                                                                                ; |projeto3sd|LED_ATIV                                                                                                                                ; pin_out          ;
; |projeto3sd|inst145                                                                                                                                 ; |projeto3sd|inst145                                                                                                                                 ; out0             ;
; |projeto3sd|temp_out[7]                                                                                                                             ; |projeto3sd|temp_out[7]                                                                                                                             ; pin_out          ;
; |projeto3sd|temp_out[5]                                                                                                                             ; |projeto3sd|temp_out[5]                                                                                                                             ; pin_out          ;
; |projeto3sd|temp_out[4]                                                                                                                             ; |projeto3sd|temp_out[4]                                                                                                                             ; pin_out          ;
; |projeto3sd|temp_out[2]                                                                                                                             ; |projeto3sd|temp_out[2]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[5]                                                                                                                             ; |projeto3sd|umid_out[5]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[4]                                                                                                                             ; |projeto3sd|umid_out[4]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[3]                                                                                                                             ; |projeto3sd|umid_out[3]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[2]                                                                                                                             ; |projeto3sd|umid_out[2]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[1]                                                                                                                             ; |projeto3sd|umid_out[1]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[0]                                                                                                                             ; |projeto3sd|umid_out[0]                                                                                                                             ; pin_out          ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][7]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][7]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][6]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][6]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][4]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][4]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][2]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][2]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~58                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~58                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~62                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~62                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~65                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~65                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~69                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~69                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~72                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~72                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~75                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~75                                                                    ; out0             ;
; |projeto3sd|lpm_ff:inst13|dffs[12]                                                                                                                  ; |projeto3sd|lpm_ff:inst13|dffs[12]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:inst13|dffs[11]                                                                                                                  ; |projeto3sd|lpm_ff:inst13|dffs[11]                                                                                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cout_actual                                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cout_actual                                                ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[12]                                      ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[11]                                      ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[10]                                      ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[9]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[8]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|aneb_result_wire[0]                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|aneb_result_wire[0]                         ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[7]                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[7]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[6]                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[6]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12                             ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12                             ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cout_actual                                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cout_actual                                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[12]                                      ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[11]                                      ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[10]                                      ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[9]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[8]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|aneb_result_wire[0]                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|aneb_result_wire[0]                         ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[7]                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[7]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[6]                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[6]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12                             ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12                             ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]                                ; out0             ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[5]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[5]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[4]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[4]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[3]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[3]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[2]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[2]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[1]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[1]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[0]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[0]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[7]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[7]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[5]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[5]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[4]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[4]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[2]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[2]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~6                                                                     ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~6                                                                     ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][5]                                                            ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][5]                                                            ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~10                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~10                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~14                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~14                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~17                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~17                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~21                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~21                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~24                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~24                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~27                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~27                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~29                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~29                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~33                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~33                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~36                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~36                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~41                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~41                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~44                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~44                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~46                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~46                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~48                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~48                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~54                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~54                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][4]                                                            ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][4]                                                            ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][3]                                                            ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][3]                                                            ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~58                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~58                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~62                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~62                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~69                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~69                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~72                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~72                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~75                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~75                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~81                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~81                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~84                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~84                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~87                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~87                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~92                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~92                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~94                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~94                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~96                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~96                                                                    ; out0             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cout_actual                                              ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cout_actual                                              ; out0             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita5                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita5~COUT                                  ; cout             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita6                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita6                                       ; combout          ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita6                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita6~COUT                                  ; cout             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_reg_bit1a[6]                                     ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6]                                                ; regout           ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_reg_bit1a[5]                                     ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5]                                                ; regout           ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|aneb_result_wire[0]~0                     ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|aneb_result_wire[0]~0                     ; out0             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|aneb_result_wire[0]                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|aneb_result_wire[0]                       ; out0             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|data_wire[2]                              ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|data_wire[2]                              ; out0             ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a10                                              ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10]                                                    ; portadataout0    ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a11                                              ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[11]                                                    ; portadataout0    ;
; |projeto3sd|lpm_dff:inst28|dffs[12]                                                                                                                 ; |projeto3sd|lpm_dff:inst28|dffs[12]                                                                                                                 ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[11]                                                                                                                 ; |projeto3sd|lpm_dff:inst28|dffs[11]                                                                                                                 ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[12]                                                                                                                  ; |projeto3sd|lpm_ff:inst12|dffs[12]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[11]                                                                                                                  ; |projeto3sd|lpm_ff:inst12|dffs[11]                                                                                                                  ; regout           ;
; |projeto3sd|contador:inst3|saida[3]                                                                                                                 ; |projeto3sd|contador:inst3|saida[3]                                                                                                                 ; regout           ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                                                             ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~37                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~37                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~39                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~39                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~41                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~41                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~43                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~43                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~41                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~41                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~43                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~43                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~45                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~45                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~47                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~47                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~5  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~5  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~6  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~6  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~15 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~15 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~16 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~16 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~19 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~19 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~20 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~20 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~23 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~23 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~24 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~24 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~25 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~25 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~26 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~26 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~1                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~1                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~3                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~3                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~4                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~4                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~5                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~5                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~6                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~6                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~7                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~7                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~8                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~8                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~9                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~9                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~10                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~10                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~11                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~11                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~13                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~13                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~14                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~14                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~15                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~15                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~16                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~16                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~17                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~17                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~18                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~18                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~19                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~19                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~20                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~20                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~21                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~21                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~22                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~22                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~23                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~23                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~24                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~24                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~25                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~25                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~26                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~26                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~29                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~29                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~31                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~31                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~10                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~10                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~11                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~11                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~20                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~20                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~21                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~21                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~25                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~25                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~26                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~26                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~28                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~28                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~29                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~29                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~30                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~30                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~31                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~31                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~33                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~33                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~34                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~34                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~35                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~35                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~36                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~36                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~37                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~37                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~38                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~38                                                ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                           ; Output Port Name                                                                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |projeto3sd|chave                                                                                                                                   ; |projeto3sd|chave                                                                                                                                   ; out              ;
; |projeto3sd|enviar[12]                                                                                                                              ; |projeto3sd|enviar[12]                                                                                                                              ; pin_out          ;
; |projeto3sd|enviar[11]                                                                                                                              ; |projeto3sd|enviar[11]                                                                                                                              ; pin_out          ;
; |projeto3sd|enviar[8]                                                                                                                               ; |projeto3sd|enviar[8]                                                                                                                               ; pin_out          ;
; |projeto3sd|enviar[2]                                                                                                                               ; |projeto3sd|enviar[2]                                                                                                                               ; pin_out          ;
; |projeto3sd|enviar[1]                                                                                                                               ; |projeto3sd|enviar[1]                                                                                                                               ; pin_out          ;
; |projeto3sd|pwm_func[12]                                                                                                                            ; |projeto3sd|pwm_func[12]                                                                                                                            ; pin_out          ;
; |projeto3sd|pwm_func[11]                                                                                                                            ; |projeto3sd|pwm_func[11]                                                                                                                            ; pin_out          ;
; |projeto3sd|pwm_func[8]                                                                                                                             ; |projeto3sd|pwm_func[8]                                                                                                                             ; pin_out          ;
; |projeto3sd|pwm_func[2]                                                                                                                             ; |projeto3sd|pwm_func[2]                                                                                                                             ; pin_out          ;
; |projeto3sd|pwm_func[1]                                                                                                                             ; |projeto3sd|pwm_func[1]                                                                                                                             ; pin_out          ;
; |projeto3sd|LED_ATIV                                                                                                                                ; |projeto3sd|LED_ATIV                                                                                                                                ; pin_out          ;
; |projeto3sd|inst145                                                                                                                                 ; |projeto3sd|inst145                                                                                                                                 ; out0             ;
; |projeto3sd|temp_out[7]                                                                                                                             ; |projeto3sd|temp_out[7]                                                                                                                             ; pin_out          ;
; |projeto3sd|temp_out[5]                                                                                                                             ; |projeto3sd|temp_out[5]                                                                                                                             ; pin_out          ;
; |projeto3sd|temp_out[4]                                                                                                                             ; |projeto3sd|temp_out[4]                                                                                                                             ; pin_out          ;
; |projeto3sd|temp_out[2]                                                                                                                             ; |projeto3sd|temp_out[2]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[5]                                                                                                                             ; |projeto3sd|umid_out[5]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[4]                                                                                                                             ; |projeto3sd|umid_out[4]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[3]                                                                                                                             ; |projeto3sd|umid_out[3]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[2]                                                                                                                             ; |projeto3sd|umid_out[2]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[1]                                                                                                                             ; |projeto3sd|umid_out[1]                                                                                                                             ; pin_out          ;
; |projeto3sd|umid_out[0]                                                                                                                             ; |projeto3sd|umid_out[0]                                                                                                                             ; pin_out          ;
; |projeto3sd|PWM2                                                                                                                                    ; |projeto3sd|PWM2                                                                                                                                    ; pin_out          ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~54                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~54                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][7]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][7]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][6]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][6]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][5]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][5]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][4]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][4]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][3]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][3]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][2]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][2]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][1]                                                            ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][1]                                                            ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~58                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~58                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~62                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~62                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~65                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~65                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~69                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~69                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~72                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~72                                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~75                                                                    ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|_~75                                                                    ; out0             ;
; |projeto3sd|lpm_ff:inst13|dffs[12]                                                                                                                  ; |projeto3sd|lpm_ff:inst13|dffs[12]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:inst13|dffs[11]                                                                                                                  ; |projeto3sd|lpm_ff:inst13|dffs[11]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:inst13|dffs[10]                                                                                                                  ; |projeto3sd|lpm_ff:inst13|dffs[10]                                                                                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cout_actual                                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cout_actual                                                ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[12]                                      ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[11]                                      ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[10]                                      ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[9]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[8]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[7]                                       ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|aneb_result_wire[0]                         ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|aneb_result_wire[0]                         ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[7]                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[7]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[6]                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[6]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12                             ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12                             ; out0             ;
; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]                                ; |projeto3sd|PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cout_actual                                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cout_actual                                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita8~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9                                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita9~COUT                                    ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita10~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita11~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; combout          ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12                                        ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_comb_bita12~COUT                                   ; cout             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[12]                                      ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[11]                                      ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[10]                                      ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                                                 ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[9]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[8]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|counter_reg_bit1a[7]                                       ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                                                  ; regout           ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|aneb_result_wire[0]                         ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|aneb_result_wire[0]                         ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[7]                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[7]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[6]                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[6]                                ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12                             ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12                             ; out0             ;
; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]                                ; |projeto3sd|PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|cmpr_odc:cmpr2|data_wire[1]                                ; out0             ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[5]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[5]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[4]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[4]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[3]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[3]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[2]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[2]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[1]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[1]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:TEMPERATURA|dffs[0]                                                                                                              ; |projeto3sd|lpm_ff:TEMPERATURA|dffs[0]                                                                                                              ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[7]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[7]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[5]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[5]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[4]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[4]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:UMIDADE|dffs[2]                                                                                                                  ; |projeto3sd|lpm_ff:UMIDADE|dffs[2]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~6                                                                     ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~6                                                                     ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][5]                                                            ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[0][5]                                                            ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~10                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~10                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~14                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~14                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~17                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~17                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~21                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~21                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~24                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~24                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~27                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~27                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~29                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~29                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~33                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~33                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~36                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~36                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~41                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~41                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~44                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~44                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~46                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~46                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~48                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~48                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~54                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~54                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][4]                                                            ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][4]                                                            ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][3]                                                            ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|romout[1][3]                                                            ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~58                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~58                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~62                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~62                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~69                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~69                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~72                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~72                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~75                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~75                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~81                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~81                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~84                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~84                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~87                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~87                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~92                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~92                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~94                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~94                                                                    ; out0             ;
; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~96                                                                    ; |projeto3sd|lpm_mult2:inst26|lpm_mult:lpm_mult_component|multcore:mult_core|_~96                                                                    ; out0             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cout_actual                                              ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cout_actual                                              ; out0             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita5                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita5~COUT                                  ; cout             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita6                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita6                                       ; combout          ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita6                                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_comb_bita6~COUT                                  ; cout             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_reg_bit1a[6]                                     ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6]                                                ; regout           ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_reg_bit1a[5]                                     ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5]                                                ; regout           ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|counter_reg_bit1a[4]                                     ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4]                                                ; regout           ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|aneb_result_wire[0]~0                     ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|aneb_result_wire[0]~0                     ; out0             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|aneb_result_wire[0]                       ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|aneb_result_wire[0]                       ; out0             ;
; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|data_wire[2]                              ; |projeto3sd|lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|cmpr_bcc:cmpr2|data_wire[2]                              ; out0             ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a9                                               ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]                                                     ; portadataout0    ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a10                                              ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10]                                                    ; portadataout0    ;
; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a11                                              ; |projeto3sd|memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[11]                                                    ; portadataout0    ;
; |projeto3sd|lpm_dff:inst28|dffs[12]                                                                                                                 ; |projeto3sd|lpm_dff:inst28|dffs[12]                                                                                                                 ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[11]                                                                                                                 ; |projeto3sd|lpm_dff:inst28|dffs[11]                                                                                                                 ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[8]                                                                                                                  ; |projeto3sd|lpm_dff:inst28|dffs[8]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[2]                                                                                                                  ; |projeto3sd|lpm_dff:inst28|dffs[2]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_dff:inst28|dffs[1]                                                                                                                  ; |projeto3sd|lpm_dff:inst28|dffs[1]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[12]                                                                                                                  ; |projeto3sd|lpm_ff:inst12|dffs[12]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[11]                                                                                                                  ; |projeto3sd|lpm_ff:inst12|dffs[11]                                                                                                                  ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[8]                                                                                                                   ; |projeto3sd|lpm_ff:inst12|dffs[8]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[2]                                                                                                                   ; |projeto3sd|lpm_ff:inst12|dffs[2]                                                                                                                   ; regout           ;
; |projeto3sd|lpm_ff:inst12|dffs[1]                                                                                                                   ; |projeto3sd|lpm_ff:inst12|dffs[1]                                                                                                                   ; regout           ;
; |projeto3sd|contador:inst3|saida[3]                                                                                                                 ; |projeto3sd|contador:inst3|saida[3]                                                                                                                 ; regout           ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                                                             ; out0             ;
; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                                                             ; |projeto3sd|lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                                                             ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~33                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~33                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~34                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~34                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~35                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~35                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~37                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~37                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~38                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~38                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~39                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~39                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~40                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~40                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~41                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~41                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~42                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~42                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~43                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~43                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~44                                                    ; |projeto3sd|PWM_compare0:inst7|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~44                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~29                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~29                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~30                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~30                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~31                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~31                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~41                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~41                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~43                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~43                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~45                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~45                                                    ; out0             ;
; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~47                                                    ; |projeto3sd|PWM_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_0jg:auto_generated|op_1~47                                                    ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~5  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~5  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~6  ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~6  ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~15 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~15 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~16 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~16 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~19 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~19 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~20 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~20 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~23 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~23 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~24 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~24 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~25 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~25 ; out0             ;
; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~26 ; |projeto3sd|lpm_mult1:inst18|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~26 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~1                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~1                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~3                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~3                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~4                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~4                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~5                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~5                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~6                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~6                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~7                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~7                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~8                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~8                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~9                                                 ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~9                                                 ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~10                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~10                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~11                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~11                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~13                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~13                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~14                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~14                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~15                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~15                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~16                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~16                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~17                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~17                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~18                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~18                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~19                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~19                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~20                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~20                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~21                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~21                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~22                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~22                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~23                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~23                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~24                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~24                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~25                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~25                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~26                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~26                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~29                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~29                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~31                                                ; |projeto3sd|lpm_add_sub0:inst19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~31                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~10                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~10                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~11                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~11                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~20                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~20                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~21                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~21                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~25                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~25                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~26                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~26                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~28                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~28                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~29                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~29                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~30                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~30                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~31                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~31                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~33                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~33                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~34                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~34                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~35                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~35                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~36                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~36                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~37                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~37                                                ; out0             ;
; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~38                                                ; |projeto3sd|lpm_add_sub0:inst20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i4i:auto_generated|op_1~38                                                ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 12 19:42:06 2018
Info: Command: quartus_sim --simulation_results_format=VWF projeto3sd -c projeto3sd
Info (324025): Using vector source file "D:/OneDrive/Arquivos escolares/UFRN/SD/Unidade3/secador_graos_fpga/Waveform.vwf"
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "LER" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ESCREVER" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "clkARDUINO" in design.
Warning (328014): Can't find node "saida[11]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "saida[10]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "saida[9]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "saida[8]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "saida[7]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "saida[6]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "saida[5]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "saida[4]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "saida[3]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "saida[2]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "saida[1]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "saida[0]" for functional simulation. Ignored vector source file node.
Warning (328014): Can't find node "teste" for functional simulation. Ignored vector source file node.
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      62.46 %
Info (328052): Number of transitions in simulation is 9841
Info (324045): Vector file projeto3sd.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4468 megabytes
    Info: Processing ended: Mon Nov 12 19:42:06 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


