<stg><name>gesture_model</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %input_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="input_V_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %output_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="64">
<![CDATA[
entry:9 %conv1d_out_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1d_out_0_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %batch_norm_out_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="batch_norm_out_0_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %max_pool_out_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_pool_out_0_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:12 %flatten_out_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="flatten_out_0_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="64">
<![CDATA[
entry:13 %dense_out_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_out_0_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:14 %batch_norm_out_1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="batch_norm_out_1_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:15 %call_ln0 = call void @Loop_VITIS_LOOP_149_1_proc8, i16 %input_stream, i16 %input_V_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:15 %call_ln0 = call void @Loop_VITIS_LOOP_149_1_proc8, i16 %input_stream, i16 %input_V_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="7" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:16 %call_ln157 = call void @conv1d_0, i16 %input_V_0, i15 %conv1d_out_0_V, i8 %conv1d_0_weights_V_0_0, i8 %conv1d_0_weights_V_1_0, i8 %conv1d_0_weights_V_2_0, i7 %conv1d_0_biases_V

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="7" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:16 %call_ln157 = call void @conv1d_0, i16 %input_V_0, i15 %conv1d_out_0_V, i8 %conv1d_0_weights_V_0_0, i8 %conv1d_0_weights_V_1_0, i8 %conv1d_0_weights_V_2_0, i7 %conv1d_0_biases_V

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="16" op_3_bw="5" op_4_bw="1" op_5_bw="9" op_6_bw="7" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:17 %call_ln158 = call void @batch_normalization_0, i15 %conv1d_out_0_V, i16 %batch_norm_out_0_V, i5 %batch_norm_0_mean_V, i1 %batch_norm_0_variance_V, i9 %batch_norm_0_gamma_V, i7 %batch_norm_0_beta_V

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="16" op_3_bw="5" op_4_bw="1" op_5_bw="9" op_6_bw="7" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:17 %call_ln158 = call void @batch_normalization_0, i15 %conv1d_out_0_V, i16 %batch_norm_out_0_V, i5 %batch_norm_0_mean_V, i1 %batch_norm_0_variance_V, i9 %batch_norm_0_gamma_V, i7 %batch_norm_0_beta_V

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="35" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:18 %call_ln159 = call void @max_pooling1d_0, i16 %batch_norm_out_0_V, i16 %max_pool_out_0_V

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="36" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:18 %call_ln159 = call void @max_pooling1d_0, i16 %batch_norm_out_0_V, i16 %max_pool_out_0_V

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="37" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:19 %call_ln0 = call void @Loop_VITIS_LOOP_79_1_proc, i16 %max_pool_out_0_V, i16 %flatten_out_0_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="38" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:19 %call_ln0 = call void @Loop_VITIS_LOOP_79_1_proc, i16 %max_pool_out_0_V, i16 %flatten_out_0_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="39" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15" op_3_bw="8" op_4_bw="7" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:20 %call_ln161 = call void @dense_0, i16 %flatten_out_0_V, i15 %dense_out_0_V, i8 %dense_0_biases_V, i7 %dense_0_weights_V

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="40" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15" op_3_bw="8" op_4_bw="7" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:20 %call_ln161 = call void @dense_0, i16 %flatten_out_0_V, i15 %dense_out_0_V, i8 %dense_0_biases_V, i7 %dense_0_weights_V

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="41" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="16" op_3_bw="9" op_4_bw="8" op_5_bw="10" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:21 %call_ln162 = call void @batch_normalization_1, i15 %dense_out_0_V, i16 %batch_norm_out_1_V, i9 %batch_norm_1_mean_V, i8 %batch_norm_1_variance_V, i10 %batch_norm_1_gamma_V, i8 %batch_norm_1_beta_V

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="42" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="16" op_3_bw="9" op_4_bw="8" op_5_bw="10" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:21 %call_ln162 = call void @batch_normalization_1, i15 %dense_out_0_V, i16 %batch_norm_out_1_V, i9 %batch_norm_1_mean_V, i8 %batch_norm_1_variance_V, i10 %batch_norm_1_gamma_V, i8 %batch_norm_1_beta_V

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="43" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="9" op_4_bw="9" op_5_bw="9" op_6_bw="9" op_7_bw="9" op_8_bw="9" op_9_bw="9" op_10_bw="9" op_11_bw="9" op_12_bw="9" op_13_bw="9" op_14_bw="9" op_15_bw="9" op_16_bw="9" op_17_bw="9" op_18_bw="9" op_19_bw="7" op_20_bw="0" op_21_bw="0">
<![CDATA[
entry:22 %call_ln163 = call void @dense_1, i16 %batch_norm_out_1_V, i16 %output_V, i9 %dense_1_weights_V_0, i9 %dense_1_weights_V_1, i9 %dense_1_weights_V_2, i9 %dense_1_weights_V_3, i9 %dense_1_weights_V_4, i9 %dense_1_weights_V_5, i9 %dense_1_weights_V_6, i9 %dense_1_weights_V_7, i9 %dense_1_weights_V_8, i9 %dense_1_weights_V_9, i9 %dense_1_weights_V_10, i9 %dense_1_weights_V_11, i9 %dense_1_weights_V_12, i9 %dense_1_weights_V_13, i9 %dense_1_weights_V_14, i9 %dense_1_weights_V_15, i7 %dense_1_biases_V

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="44" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="9" op_4_bw="9" op_5_bw="9" op_6_bw="9" op_7_bw="9" op_8_bw="9" op_9_bw="9" op_10_bw="9" op_11_bw="9" op_12_bw="9" op_13_bw="9" op_14_bw="9" op_15_bw="9" op_16_bw="9" op_17_bw="9" op_18_bw="9" op_19_bw="7" op_20_bw="0" op_21_bw="0">
<![CDATA[
entry:22 %call_ln163 = call void @dense_1, i16 %batch_norm_out_1_V, i16 %output_V, i9 %dense_1_weights_V_0, i9 %dense_1_weights_V_1, i9 %dense_1_weights_V_2, i9 %dense_1_weights_V_3, i9 %dense_1_weights_V_4, i9 %dense_1_weights_V_5, i9 %dense_1_weights_V_6, i9 %dense_1_weights_V_7, i9 %dense_1_weights_V_8, i9 %dense_1_weights_V_9, i9 %dense_1_weights_V_10, i9 %dense_1_weights_V_11, i9 %dense_1_weights_V_12, i9 %dense_1_weights_V_13, i9 %dense_1_weights_V_14, i9 %dense_1_weights_V_15, i7 %dense_1_biases_V

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="45" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:23 %call_ln0 = call void @Loop_VITIS_LOOP_166_3_proc9, i16 %output_V, i16 %output_stream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="46" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:23 %call_ln0 = call void @Loop_VITIS_LOOP_166_3_proc9, i16 %output_V, i16 %output_stream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="47" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:0 %specdataflowpipeline_ln156 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln156"/></StgValue>
</operation>

<operation id="48" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln132 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln132"/></StgValue>
</operation>

<operation id="49" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_stream, void @empty_11, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_stream, void @empty_11, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0">
<![CDATA[
entry:24 %ret_ln169 = ret

]]></Node>
<StgValue><ssdm name="ret_ln169"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
