

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      2 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_I60ZbP
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_vO58Ik"
Running: cat _ptx_vO58Ik | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_46TigQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_46TigQ --output-file  /dev/null 2> _ptx_vO58Ikinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_vO58Ik _ptx2_46TigQ _ptx_vO58Ikinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 174611
gpu_sim_insn = 4970238
gpu_ipc =      28.4646
gpu_tot_sim_cycle = 399297
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.4475
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 101
gpu_stall_icnt2sh    = 7702
partiton_reqs_in_parallel = 3841341
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9994
partiton_level_parallism_total  =       9.6203
partiton_reqs_in_parallel_util = 3841341
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 174611
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9994
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.5250 GB/Sec
L2_BW_total  =       1.9788 GB/Sec
gpu_total_sim_rate=31657

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5783
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 897
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34321	W0_Idle:7003657	W0_Scoreboard:2590310	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7222 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 360539 
mrq_lat_table:807 	161 	167 	279 	233 	386 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	508 	1712 	0 	0 	1152 	128 	4743 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	584 	23 	24 	0 	1674 	0 	0 	0 	0 	1152 	129 	4742 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2945 	3363 	1888 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	4 	11 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    127185    162929    174055    174059    174356    174376         0         0      4581    131255     11447     11452     82966    151727    151940    151926 
dram[1]:    162930    162933    174055    174059    174375    114810     65670         0      4580      4581    113836     11459    151722    151725    151935    101055 
dram[2]:    162921    162925    126757    174057    174358    174372         0         0      4580     76138     11447     11452    151722    151727    151913    151926 
dram[3]:    162927    162929    127470    174059     82115    174396         0         0      4580      4584     11455     80736    151722    151725    151914    151927 
dram[4]:     81582    162933    174055    174059    174356    174376         0         0      4580      4584     11447     11452    151722    151727    151703    151137 
dram[5]:    162942    162944    174055    174059    174355    174373         0         0      4580      4584     11455     11459    151722    151725    137595    147088 
dram[6]:    162925    162928    174056    174061    174375    174398     82972         0      4580      4584     11447     11452     76078    151727    151938    151926 
dram[7]:    162932    162935     91618    174061    174355    174377         0         0      4580      4584     11455     11459    151722    151725    151920    151926 
dram[8]:    162927    162928    174056    174061     92255    174361     65672         0      4580      4584     11475     11479    151722    151727    151913    151926 
dram[9]:    162932    162934    125900    174057    174389    174415         0         0      4580      4584     11470     11473    151722    151725    151914    151926 
dram[10]:    162926    162932    174056    174060     57430    174366         0         0    118796      4582     11468     11472     82958    151727    151921    151926 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17706     18786     29798     29829      1175      1150    none      none       25935     23374     31409     31468     45104     49515     23992     23995
dram[1]:      18777     18750     29764     29810      1126      8783      9089    none       25930     26005     29730     32077     49366     49506     23996     22442
dram[2]:      16215     16180     28029     29831      1149      1045    none      none       25928     26534     29429     29484     49338     49448     24027     24011
dram[3]:      16238     16215     28650     29720       733      1083    none      none       25939     25987     29441     26834     49316     49425     26005     26007
dram[4]:      15249     16171     27163     27140      1164      1137    none      none       25920     25971     29420     29463     49332     49404     25101     25138
dram[5]:      16156     16132     27165     27211      1151      1137    none      none       25917     25979     29419     29475     49269     49399     25062     25107
dram[6]:      18161     18160     27144     27159      1130      1103       170    none       25901     25970     30053     30098     42577     46204     26622     26647
dram[7]:      18869     18836     25504     27103      1051      1060    none      none       28645     28708     30075     30127     46107     46220     26556     26595
dram[8]:      18822     18790     27064     27148       696      1133      8662    none       28665     28754     30088     30125     46089     46193     26593     26626
dram[9]:      18811     18766     25571     27111      1149      1147    none      none       27488     27531     30084     30126     46080     46179     26624     26633
dram[10]:      18790     18725     27110     27104      3302      1145    none      none       23859     27509     30080     30128     41016     46266     26609     26603
maximum mf latency per bank:
dram[0]:      10887     10824     10929     10918       353       354         0         0     10608     20838     10680     10723     21279     13335     10817     10834
dram[1]:      10776     10779     10836     10881       353     31869     18179         0     10616     10630     10647     10689     13300     13318     10821     20137
dram[2]:      10777     10754     10889     10920       352       348         0         0     10607     32067     10648     10682     13306     13319     10885     10910
dram[3]:      10792     10793     10892     10921       353       357         0         0     10612     10627     10645     11297     13300     13310     10868     10898
dram[4]:      10795     10776     10939     10919       353       352         0         0     10603     10616     10657     10691     13300     13301     10853     10894
dram[5]:      10910     10913     10903     10903       355       357         0         0     10607     10623     10640     10678     13300     13310     10850     10849
dram[6]:      10911     10913     10798     10823       353       355       341         0     10601     10618     10644     10682     27745     13322     10796     10839
dram[7]:      10881     10850     10825     10832       352       352         0         0     10616     10646     10643     10679     13300     13318     10795     10836
dram[8]:      10778     10780     10777     10809       364       353     17325         0     10633     10673     10670     10703     13300     13301     10812     10837
dram[9]:      10780     10782     10840     10829       357       352         0         0     10643     10643     10680     10705     13300     13317     10875     10893
dram[10]:      10887     10889     10918     10926     10795       353         0         0     10648     10662     10672     10706     13310     13326     10878     10871
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324226 n_nop=323442 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.0047
n_activity=2060 dram_eff=0.7398
bk0: 72a 323962i bk1: 64a 323966i bk2: 64a 324072i bk3: 64a 323992i bk4: 12a 324185i bk5: 12a 324184i bk6: 0a 324228i bk7: 0a 324231i bk8: 40a 324133i bk9: 44a 324031i bk10: 64a 324035i bk11: 64a 323938i bk12: 68a 324047i bk13: 64a 323966i bk14: 64a 324079i bk15: 64a 323962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0191225
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324226 n_nop=323435 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004725
n_activity=2094 dram_eff=0.7316
bk0: 64a 324030i bk1: 64a 323984i bk2: 64a 324080i bk3: 64a 323993i bk4: 12a 324192i bk5: 16a 324158i bk6: 4a 324199i bk7: 0a 324226i bk8: 40a 324136i bk9: 40a 324066i bk10: 72a 323972i bk11: 64a 323942i bk12: 64a 324082i bk13: 64a 323974i bk14: 64a 324081i bk15: 68a 323933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0176636
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324226 n_nop=323456 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004639
n_activity=1965 dram_eff=0.7654
bk0: 64a 324018i bk1: 64a 323950i bk2: 68a 324046i bk3: 64a 323969i bk4: 12a 324193i bk5: 12a 324188i bk6: 0a 324226i bk7: 0a 324228i bk8: 40a 324139i bk9: 44a 324035i bk10: 64a 324036i bk11: 64a 323943i bk12: 64a 324083i bk13: 64a 323973i bk14: 64a 324090i bk15: 64a 323993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0165224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324226 n_nop=323448 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004676
n_activity=1951 dram_eff=0.777
bk0: 64a 324013i bk1: 64a 323955i bk2: 68a 324055i bk3: 64a 323992i bk4: 16a 324169i bk5: 12a 324192i bk6: 0a 324226i bk7: 0a 324228i bk8: 40a 324139i bk9: 40a 324070i bk10: 64a 324061i bk11: 68a 323905i bk12: 64a 324078i bk13: 64a 323971i bk14: 64a 324071i bk15: 64a 323993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0165841
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324226 n_nop=323450 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004663
n_activity=1976 dram_eff=0.7652
bk0: 68a 323986i bk1: 64a 323956i bk2: 64a 324075i bk3: 64a 323983i bk4: 12a 324183i bk5: 12a 324190i bk6: 0a 324226i bk7: 0a 324228i bk8: 40a 324137i bk9: 40a 324071i bk10: 64a 324042i bk11: 64a 323938i bk12: 64a 324081i bk13: 64a 323977i bk14: 68a 324050i bk15: 68a 323926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0166766
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324226 n_nop=323456 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004639
n_activity=1935 dram_eff=0.7773
bk0: 64a 324036i bk1: 64a 323986i bk2: 64a 324079i bk3: 64a 323998i bk4: 12a 324188i bk5: 12a 324185i bk6: 0a 324225i bk7: 0a 324227i bk8: 40a 324136i bk9: 40a 324067i bk10: 64a 324050i bk11: 64a 323955i bk12: 64a 324090i bk13: 64a 323975i bk14: 68a 324045i bk15: 68a 323951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0141907
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324226 n_nop=323455 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004651
n_activity=1926 dram_eff=0.783
bk0: 64a 324011i bk1: 64a 323975i bk2: 64a 324065i bk3: 64a 323994i bk4: 12a 324189i bk5: 12a 324183i bk6: 4a 324200i bk7: 0a 324227i bk8: 40a 324139i bk9: 40a 324073i bk10: 64a 324035i bk11: 64a 323940i bk12: 68a 324047i bk13: 64a 323972i bk14: 64a 324076i bk15: 64a 323940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0162849
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324226 n_nop=323466 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004589
n_activity=1894 dram_eff=0.7856
bk0: 64a 324020i bk1: 64a 323976i bk2: 68a 324044i bk3: 64a 323980i bk4: 12a 324191i bk5: 8a 324188i bk6: 0a 324224i bk7: 0a 324226i bk8: 40a 324134i bk9: 40a 324065i bk10: 64a 324036i bk11: 64a 323940i bk12: 64a 324090i bk13: 64a 323982i bk14: 64a 324082i bk15: 64a 323982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0159056
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324226 n_nop=323463 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004602
n_activity=1886 dram_eff=0.7911
bk0: 64a 324004i bk1: 64a 323978i bk2: 64a 324069i bk3: 64a 323986i bk4: 12a 324156i bk5: 8a 324189i bk6: 4a 324197i bk7: 0a 324224i bk8: 40a 324134i bk9: 40a 324066i bk10: 64a 324079i bk11: 64a 323975i bk12: 64a 324081i bk13: 64a 323985i bk14: 64a 324076i bk15: 64a 323970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.015921
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324226 n_nop=323462 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.004614
n_activity=1935 dram_eff=0.7731
bk0: 64a 324018i bk1: 64a 323964i bk2: 68a 324038i bk3: 64a 323969i bk4: 8a 324194i bk5: 8a 324199i bk6: 0a 324225i bk7: 0a 324225i bk8: 44a 324120i bk9: 44a 324052i bk10: 64a 324065i bk11: 64a 323966i bk12: 64a 324091i bk13: 64a 323983i bk14: 64a 324091i bk15: 64a 323987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0147397
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324226 n_nop=323449 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004682
n_activity=1990 dram_eff=0.7628
bk0: 64a 324010i bk1: 64a 323958i bk2: 64a 324078i bk3: 64a 324005i bk4: 12a 324178i bk5: 8a 324185i bk6: 0a 324225i bk7: 0a 324227i bk8: 48a 324085i bk9: 44a 324052i bk10: 64a 324067i bk11: 64a 323962i bk12: 68a 324046i bk13: 64a 323974i bk14: 64a 324073i bk15: 64a 323972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0145053

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 278, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6216
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.9968
	minimum = 6
	maximum = 96
Network latency average = 16.8232
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 15.49
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000954814
	minimum = 0.000790333 (at node 13)
	maximum = 0.00115114 (at node 28)
Accepted packet rate average = 0.000954814
	minimum = 0.000790333 (at node 13)
	maximum = 0.00115114 (at node 28)
Injected flit rate average = 0.00144843
	minimum = 0.000790333 (at node 13)
	maximum = 0.00253708 (at node 36)
Accepted flit rate average= 0.00144843
	minimum = 0.00105378 (at node 43)
	maximum = 0.0020331 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.9968 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 16.8232 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 15.49 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000954814 (1 samples)
	minimum = 0.000790333 (1 samples)
	maximum = 0.00115114 (1 samples)
Accepted packet rate average = 0.000954814 (1 samples)
	minimum = 0.000790333 (1 samples)
	maximum = 0.00115114 (1 samples)
Injected flit rate average = 0.00144843 (1 samples)
	minimum = 0.000790333 (1 samples)
	maximum = 0.00253708 (1 samples)
Accepted flit rate average = 0.00144843 (1 samples)
	minimum = 0.00105378 (1 samples)
	maximum = 0.0020331 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 37 sec (157 sec)
gpgpu_simulation_rate = 31657 (inst/sec)
gpgpu_simulation_rate = 2543 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 14550
gpu_sim_insn = 4446874
gpu_ipc =     305.6271
gpu_tot_sim_cycle = 635997
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8068
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 430
gpu_stall_icnt2sh    = 18675
partiton_reqs_in_parallel = 319771
partiton_reqs_in_parallel_total    = 3841341
partiton_level_parallism =      21.9774
partiton_level_parallism_total  =       6.5427
partiton_reqs_in_parallel_util = 319771
partiton_reqs_in_parallel_util_total    = 3841341
gpu_sim_cycle_parition_util = 14550
gpu_tot_sim_cycle_parition_util    = 174611
partiton_level_parallism_util =      21.9774
partiton_level_parallism_util_total  =      21.9977
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =      53.7761 GB/Sec
L2_BW_total  =       2.4726 GB/Sec
gpu_total_sim_rate=52028

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
199, 199, 198, 199, 198, 199, 198, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1049
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:52487	W0_Idle:7028244	W0_Scoreboard:3231249	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 4442 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635818 
mrq_lat_table:1999 	319 	291 	417 	415 	575 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1907 	7218 	14 	0 	1408 	128 	5767 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2489 	313 	108 	0 	6368 	2 	0 	0 	0 	1408 	129 	5766 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5553 	6025 	4413 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	7 	4 	12 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    127185    162929    174055    174059    174356    174376      1014      1018      4581    131255     11447     11452     82966    151727    151940    151926 
dram[1]:    162930    162933    174055    174059    174375    114810     65670      1014      4580      4581    113836     11459    151722    151725    151935    101055 
dram[2]:    162921    162925    126757    174057    174358    174372       973      1022      4580     76138     11447     11452    151722    151727    151913    151926 
dram[3]:    162927    162929    127470    174059     82115    174396      1035      1037      4580      4584     11455     80736    151722    151725    151914    151927 
dram[4]:     81582    162933    174055    174059    174356    174376      1037      1043      4580      4584     11447     11452    151722    151727    151703    151137 
dram[5]:    162942    162944    174055    174059    174355    174373      1052      1059      4580      4584     11455     11459    151722    151725    137595    147088 
dram[6]:    162925    162928    174056    174061    174375    174398     82972      1044      4580      4584     11447     11452     76078    151727    151938    151926 
dram[7]:    162932    162935     91618    174061    174355    174377      1052      1054      4580      4584     11455     11459    151722    151725    151920    151926 
dram[8]:    162927    162928    174056    174061     92255    174361     65672      1039      4580      4584     11475     11479    151722    151727    151913    151926 
dram[9]:    162932    162934    125900    174057    174389    174415      1042      1045      4580      4584     11470     11473    151722    151725    151914    151926 
dram[10]:    162926    162932    174056    174060     57430    174366      1000      1005    118796      4582     11468     11472     82958    151727    151921    151926 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17719     18786     29798     29843      1279      1369      1357      1426     10763     11146     31680     31726     24449     25359     12653     12650
dram[1]:      18777     18750     29764     29810      1284      3112      2244      1365     10752     10785     30746     32011     25304     25359     12645     12843
dram[2]:      16215     16180     28043     29831      1284      1266      1295      1344     10669     11511     30641     30671     25285     25309     12664     12657
dram[3]:      16238     16215     28650     29720      1213      1292      1259      1305     10650     10685     30655     29216     25278     25312     13640     13636
dram[4]:      15263     16171     27163     27140      1366      1339      1334      1359     10734     10757     31625     31683     25307     25344     13529     13546
dram[5]:      16156     16132     27165     27211      1345      1336      1346      1355     10840     10777     31958     32044     25266     25317     13508     13538
dram[6]:      18161     18160     27144     27159      1378      1354      1281      1386     10695     10722     32250     32347     23131     23718     13528     13521
dram[7]:      18869     18836     25520     27103      1409      1366      1411      1417     11757     11770     32261     32345     23667     23716     13920     13925
dram[8]:      18822     18790     27064     27148      1234      1514      2193      1348     11770     11809     32259     32317     20482     23717     13917     14353
dram[9]:      18811     18766     25585     27111      1264      1357      1282      1430     11947     11989     32257     32326     23655     23702     14347     14341
dram[10]:      18790     18725     27110     27104      1823      1337      1288      1385     11325     11935     32302     32380     22292     23737     14334     14344
maximum mf latency per bank:
dram[0]:      10887     10824     10929     10918       387       434       453       472     10608     20838     10844     10876     21279     13335     10817     10834
dram[1]:      10776     10779     10836     10881       404     31869     18179       462     10616     10630     10890     10909     13300     13318     10821     20137
dram[2]:      10777     10754     10889     10920       406       414       474       456     10607     32067     10869     10852     13306     13319     10885     10910
dram[3]:      10792     10793     10892     10921       390       406       428       441     10612     10627     10879     11297     13300     13310     10868     10898
dram[4]:      10795     10776     10939     10919       421       422       458       463     10603     10616     10884     10925     13300     13301     10853     10894
dram[5]:      10910     10913     10903     10903       420       429       443       458     10607     10623     10792     10841     13300     13310     10850     10849
dram[6]:      10911     10913     10798     10823       443       440       480       485     10601     10618     10800     10860     27745     13322     10796     10839
dram[7]:      10881     10850     10825     10832       444       450       492       494     10616     10646     10799     10862     13300     13318     10795     10836
dram[8]:      10778     10780     10777     10809       418       480     17325       547     10633     10673     10803     10840     13300     13301     10812     10837
dram[9]:      10780     10782     10840     10829       368       415       442       521     10643     10643     10831     10861     13300     13317     10875     10893
dram[10]:      10887     10889     10918     10926     10795       407       486       504     10648     10662     10862     10904     13310     13326     10878     10871
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351242 n_nop=349702 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.008553
n_activity=3951 dram_eff=0.7603
bk0: 72a 350975i bk1: 64a 350981i bk2: 64a 351087i bk3: 64a 351008i bk4: 64a 351085i bk5: 64a 350984i bk6: 64a 350936i bk7: 64a 350845i bk8: 104a 350978i bk9: 104a 350856i bk10: 128a 350896i bk11: 128a 350700i bk12: 132a 350923i bk13: 128a 350786i bk14: 128a 350937i bk15: 128a 350734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.02939
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351242 n_nop=349698 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.008553
n_activity=4059 dram_eff=0.7401
bk0: 64a 351043i bk1: 64a 350999i bk2: 64a 351096i bk3: 64a 351009i bk4: 64a 351088i bk5: 68a 350960i bk6: 64a 350900i bk7: 64a 350871i bk8: 104a 350970i bk9: 104a 350820i bk10: 136a 350837i bk11: 128a 350709i bk12: 128a 350942i bk13: 128a 350800i bk14: 128a 350953i bk15: 128a 350761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0248091
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351242 n_nop=349710 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008518
n_activity=3940 dram_eff=0.7594
bk0: 64a 351033i bk1: 64a 350968i bk2: 68a 351064i bk3: 64a 350988i bk4: 64a 351115i bk5: 64a 350995i bk6: 64a 350935i bk7: 64a 350898i bk8: 104a 351004i bk9: 108a 350835i bk10: 128a 350898i bk11: 128a 350712i bk12: 128a 350953i bk13: 128a 350784i bk14: 128a 350949i bk15: 128a 350783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0226368
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351242 n_nop=349706 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.00853
n_activity=3952 dram_eff=0.7581
bk0: 64a 351027i bk1: 64a 350970i bk2: 68a 351072i bk3: 64a 351009i bk4: 64a 351092i bk5: 64a 351002i bk6: 64a 350991i bk7: 64a 350902i bk8: 104a 350991i bk9: 104a 350878i bk10: 128a 350920i bk11: 132a 350670i bk12: 128a 350945i bk13: 128a 350814i bk14: 128a 350944i bk15: 128a 350812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0224774
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351242 n_nop=349704 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008541
n_activity=4012 dram_eff=0.7478
bk0: 68a 351000i bk1: 64a 350972i bk2: 64a 351091i bk3: 64a 350999i bk4: 64a 351099i bk5: 64a 351018i bk6: 64a 350988i bk7: 64a 350942i bk8: 104a 350970i bk9: 104a 350808i bk10: 128a 350909i bk11: 128a 350687i bk12: 128a 350954i bk13: 128a 350791i bk14: 132a 350923i bk15: 132a 350740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0261614
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351242 n_nop=349710 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008518
n_activity=3966 dram_eff=0.7544
bk0: 64a 351050i bk1: 64a 351002i bk2: 64a 351095i bk3: 64a 351014i bk4: 64a 351102i bk5: 64a 351004i bk6: 64a 351001i bk7: 64a 350929i bk8: 104a 351000i bk9: 104a 350849i bk10: 128a 350912i bk11: 128a 350718i bk12: 128a 350965i bk13: 128a 350816i bk14: 132a 350909i bk15: 132a 350768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.02336
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351242 n_nop=349702 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.008553
n_activity=4005 dram_eff=0.7501
bk0: 64a 351022i bk1: 64a 350988i bk2: 64a 351080i bk3: 64a 351011i bk4: 64a 351106i bk5: 64a 351010i bk6: 64a 350970i bk7: 64a 350920i bk8: 104a 350977i bk9: 104a 350839i bk10: 128a 350893i bk11: 128a 350696i bk12: 132a 350923i bk13: 128a 350803i bk14: 132a 350913i bk15: 132a 350660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0237642
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351242 n_nop=349720 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.008473
n_activity=3946 dram_eff=0.7542
bk0: 64a 351033i bk1: 64a 350991i bk2: 68a 351059i bk3: 64a 350996i bk4: 64a 351108i bk5: 60a 351020i bk6: 64a 350992i bk7: 64a 350907i bk8: 104a 350994i bk9: 104a 350875i bk10: 128a 350895i bk11: 128a 350701i bk12: 128a 350966i bk13: 128a 350832i bk14: 128a 350944i bk15: 128a 350771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0238639
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351242 n_nop=349716 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008484
n_activity=3921 dram_eff=0.76
bk0: 64a 351016i bk1: 64a 350994i bk2: 64a 351085i bk3: 64a 351003i bk4: 64a 351052i bk5: 60a 350985i bk6: 64a 350907i bk7: 64a 350864i bk8: 104a 350958i bk9: 104a 350808i bk10: 128a 350948i bk11: 128a 350737i bk12: 132a 350900i bk13: 128a 350779i bk14: 128a 350945i bk15: 124a 350774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0243877
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351242 n_nop=349724 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.00845
n_activity=3936 dram_eff=0.7541
bk0: 64a 351031i bk1: 64a 350978i bk2: 68a 351054i bk3: 64a 350986i bk4: 60a 351113i bk5: 60a 351020i bk6: 64a 350947i bk7: 64a 350872i bk8: 108a 350964i bk9: 108a 350788i bk10: 128a 350926i bk11: 128a 350725i bk12: 128a 350967i bk13: 128a 350814i bk14: 124a 350971i bk15: 124a 350817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0232347
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351242 n_nop=349707 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008535
n_activity=3934 dram_eff=0.7621
bk0: 64a 351024i bk1: 64a 350974i bk2: 64a 351095i bk3: 64a 351022i bk4: 64a 351095i bk5: 64a 350995i bk6: 64a 350947i bk7: 64a 350836i bk8: 112a 350946i bk9: 108a 350852i bk10: 128a 350921i bk11: 128a 350721i bk12: 132a 350914i bk13: 128a 350787i bk14: 124a 350952i bk15: 124a 350806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0235194

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12295
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.279
	minimum = 6
	maximum = 114
Network latency average = 14.5534
	minimum = 6
	maximum = 73
Slowest packet = 16673
Flit latency average = 15.0674
	minimum = 6
	maximum = 72
Slowest flit = 34069
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0113479
	minimum = 0.00886659 (at node 0)
	maximum = 0.013781 (at node 40)
Accepted packet rate average = 0.0113479
	minimum = 0.00886659 (at node 0)
	maximum = 0.013781 (at node 40)
Injected flit rate average = 0.0171373
	minimum = 0.00886659 (at node 0)
	maximum = 0.0304145 (at node 40)
Accepted flit rate average= 0.0171373
	minimum = 0.0126469 (at node 45)
	maximum = 0.0219946 (at node 10)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6379 (2 samples)
	minimum = 6 (2 samples)
	maximum = 105 (2 samples)
Network latency average = 15.6883 (2 samples)
	minimum = 6 (2 samples)
	maximum = 66.5 (2 samples)
Flit latency average = 15.2787 (2 samples)
	minimum = 6 (2 samples)
	maximum = 66 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00615134 (2 samples)
	minimum = 0.00482846 (2 samples)
	maximum = 0.00746608 (2 samples)
Accepted packet rate average = 0.00615134 (2 samples)
	minimum = 0.00482846 (2 samples)
	maximum = 0.00746608 (2 samples)
Injected flit rate average = 0.00929284 (2 samples)
	minimum = 0.00482846 (2 samples)
	maximum = 0.0164758 (2 samples)
Accepted flit rate average = 0.00929284 (2 samples)
	minimum = 0.00685035 (2 samples)
	maximum = 0.0120139 (2 samples)
Injected packet size average = 1.5107 (2 samples)
Accepted packet size average = 1.5107 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 1 sec (181 sec)
gpgpu_simulation_rate = 52028 (inst/sec)
gpgpu_simulation_rate = 3513 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 251816
gpu_sim_insn = 4971019
gpu_ipc =      19.7407
gpu_tot_sim_cycle = 1115035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      12.9037
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 430
gpu_stall_icnt2sh    = 18675
partiton_reqs_in_parallel = 5539952
partiton_reqs_in_parallel_total    = 4161112
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7002
partiton_reqs_in_parallel_util = 5539952
partiton_reqs_in_parallel_util_total    = 4161112
gpu_sim_cycle_parition_util = 251816
gpu_tot_sim_cycle_parition_util    = 189161
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 8449
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.1802 GB/Sec
L2_BW_total  =       2.1285 GB/Sec
gpu_total_sim_rate=38574

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5471
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256763
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5471
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
337, 337, 336, 337, 336, 337, 336, 337, 337, 337, 337, 337, 337, 337, 337, 337, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 291, 291, 291, 291, 291, 291, 291, 291, 291, 291, 291, 291, 291, 291, 291, 291, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1049
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:75436	W0_Idle:20325326	W0_Scoreboard:3855826	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1168 {8:146,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 19856 {136:146,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 81998 
averagemflatency = 3050 
max_icnt2mem_latency = 81746 
max_icnt2sh_latency = 1115034 
mrq_lat_table:2076 	319 	291 	450 	417 	575 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10272 	7260 	14 	1 	1412 	128 	5770 	15 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7021 	331 	108 	0 	10230 	2 	0 	0 	1 	1412 	129 	5769 	15 	18 	4 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	13414 	6518 	4428 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	19 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	17 	0 	2 	9 	6 	15 	11 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    127185    162929    174055    174059    174356    174376      1014    217328      4581    131255    247749     11452     82966    151727    151940    151926 
dram[1]:    162930    162933    174055    174059    174375    114810     65670      1014    112221    135365    113836     11459    151722    151725    151935    101055 
dram[2]:    162921    162925    126757    174057    174358    174372       973      1022    120866     76138    231776     80999    151722    151727    151913    151926 
dram[3]:    162927    162929    127470    174059     82115    174396    131485    250760    135865      4584     11455     80736    151722    151725    151914    151927 
dram[4]:     86513    189795    174055    174059    174356    174376    200730      1043      4580    132776     11447     11452    151722    151727    151703    151137 
dram[5]:    162942    162944    174055    174059    174355    174373    107175      1059    129682      4584     31967     11459    208664    153169    137595    147088 
dram[6]:    162925    162928    174056    174061    174375    174398     82972    135430    133637      4584     11447     11452     76078    151727    167815    151926 
dram[7]:    162932    162935     91618    189232    174355    174377      1052      1054    131399      4584     11455     11459    151722    151725    151920    151926 
dram[8]:    162927    162928    174056    174061    200918    174361     65672      1039    217292      4584     11475     11479    151722    151727    151913    151926 
dram[9]:    162932    162934    125900    174057    174389    174415      1042      1045      4580      4584     11470     11473    151722    151725    151914    151926 
dram[10]:    162926    162932    174056    174060     57430    174366     87778      1005    118796     81182    156150     11472     82958    151727    151921    151926 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17489     19478     30473     27054      1409      3674      1357      1363     11076     13776     31088     32085     24834     25721     12750     12993
dram[1]:      19481     19423     29146     30463      1420      5735      2244      1365     11401     10678     31178     32365     25687     25732     13006     13185
dram[2]:      16901     15877     28717     30515      7881      1402      1295      1344      9874     11804     30222     29211     25660     27076     13016     13006
dram[3]:      16917     15018     29338     30385      1241      1361      1206      1180     11971     10582     31035     29580     25655     25687     13986     13974
dram[4]:      15060     16531     27832     27787      1515      1502      1543      1359     11047     10707     31971     32018     25692     25712     13839     13855
dram[5]:      16864     15854     27880     27920      3685      1472      4529      1355     13769     11067     31322     32389     24247     25165     13834     13844
dram[6]:      18858     18533     27435     27803      3703      1517      1289      1204      9894     11025     31656     32714     23405     24083     14395     13850
dram[7]:      19503     18338     26152     26453      1525      1465      1411      1417     11224     12060     31657     30795     24045     24084     14441     14271
dram[8]:      19480     18311     27779     27822      1189      1610      2193      1363     11654     12105     32629     32675     20810     22681     14276     14716
dram[9]:      18411     19469     26251     26193      2060      1454      1282      1430     12285     12306     32628     32688     22632     24066     14709     15673
dram[10]:      18386     19422     27839     27827      1935      1377      5326      1385     11649     11818     31526     32732     22674     24126     14709     14713
maximum mf latency per bank:
dram[0]:      10887     10824     10929     52484       387     42233       453       472     10608     54243     10844     10876     21279     13335     10817     10834
dram[1]:      10776     10779     37540     10881       404     48004     18179       462     31721     10630     10890     10909     13300     13318     10821     20137
dram[2]:      10777     10754     10889     10920     69927       414       474       456     10607     32067     10869     10852     13306     71259     10885     10910
dram[3]:      10792     10793     10892     10921       390       406       428       441     47962     10627     10879     11297     13300     13310     10868     10898
dram[4]:      10795     25950     10939     10919       421       422      3445       463     10603     10616     10884     10925     13300     13301     10853     10894
dram[5]:      10910     10913     10903     10903     42236       429     59754       458     81998     10623     30519     10841     13300     33877     10850     10849
dram[6]:      10911     13100     61256     10823     42231       440       480       485     10601     10618     10800     10860     27745     13322     46007     10839
dram[7]:      10881     10850     10825     57981       444       450       492       494     10616     10646     10799     10862     13300     13318     18318     10836
dram[8]:      10778     10780     10777     10809       418       480     17325       547     10633     10673     10803     10840     13300     13301     10812     10837
dram[9]:      10780     10782     10840     10829     15876       415       442       521     10643     10643     10831     10861     13300     13317     10875     61336
dram[10]:      10887     10889     10918     10926     10795       407     69412       504     10648     10662     26960     10904     13310     13326     10878     10871
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818826 n_nop=817221 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.003779
n_activity=4471 dram_eff=0.692
bk0: 76a 818529i bk1: 64a 818565i bk2: 64a 818672i bk3: 72a 818518i bk4: 64a 818668i bk5: 68a 818529i bk6: 64a 818520i bk7: 68a 818397i bk8: 104a 818562i bk9: 116a 818334i bk10: 132a 818444i bk11: 128a 818280i bk12: 132a 818507i bk13: 128a 818371i bk14: 132a 818491i bk15: 128a 818318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.012717
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818826 n_nop=817256 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003713
n_activity=4267 dram_eff=0.7124
bk0: 64a 818628i bk1: 64a 818585i bk2: 68a 818645i bk3: 64a 818594i bk4: 64a 818673i bk5: 72a 818513i bk6: 64a 818483i bk7: 64a 818455i bk8: 108a 818516i bk9: 108a 818370i bk10: 136a 818417i bk11: 128a 818292i bk12: 128a 818525i bk13: 128a 818384i bk14: 128a 818537i bk15: 128a 818345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.010686
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818826 n_nop=817238 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003752
n_activity=4381 dram_eff=0.7012
bk0: 64a 818618i bk1: 68a 818521i bk2: 68a 818648i bk3: 64a 818574i bk4: 76a 818602i bk5: 64a 818577i bk6: 64a 818518i bk7: 64a 818482i bk8: 112a 818519i bk9: 108a 818417i bk10: 132a 818451i bk11: 132a 818259i bk12: 128a 818536i bk13: 132a 818336i bk14: 128a 818532i bk15: 128a 818368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00987145
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f431d9c36b0 :  mf: uid=463858, sid24:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1115034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818826 n_nop=817240 n_act=35 n_pre=19 n_req=388 n_rd=1526 n_write=6 bw_util=0.003742
n_activity=4350 dram_eff=0.7044
bk0: 64a 818613i bk1: 68a 818519i bk2: 68a 818657i bk3: 64a 818594i bk4: 68a 818640i bk5: 68a 818555i bk6: 68a 818543i bk7: 66a 818451i bk8: 112a 818504i bk9: 108a 818425i bk10: 128a 818500i bk11: 132a 818253i bk12: 128a 818529i bk13: 128a 818398i bk14: 128a 818528i bk15: 128a 818398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00972978
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818826 n_nop=817258 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003713
n_activity=4272 dram_eff=0.7116
bk0: 72a 818554i bk1: 72a 818493i bk2: 64a 818672i bk3: 64a 818583i bk4: 64a 818683i bk5: 64a 818603i bk6: 68a 818541i bk7: 64a 818525i bk8: 104a 818554i bk9: 108a 818360i bk10: 128a 818491i bk11: 128a 818270i bk12: 128a 818538i bk13: 128a 818375i bk14: 132a 818507i bk15: 132a 818326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0112222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818826 n_nop=817247 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003735
n_activity=4330 dram_eff=0.7062
bk0: 64a 818634i bk1: 68a 818554i bk2: 64a 818678i bk3: 64a 818599i bk4: 68a 818649i bk5: 64a 818587i bk6: 68a 818546i bk7: 64a 818513i bk8: 108a 818553i bk9: 104a 818433i bk10: 132a 818460i bk11: 128a 818303i bk12: 132a 818512i bk13: 132a 818362i bk14: 132a 818491i bk15: 132a 818351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0101304
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818826 n_nop=817209 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.003798
n_activity=4541 dram_eff=0.6849
bk0: 64a 818609i bk1: 68a 818546i bk2: 76a 818558i bk3: 64a 818593i bk4: 68a 818639i bk5: 64a 818591i bk6: 64a 818553i bk7: 72a 818435i bk8: 112a 818492i bk9: 104a 818419i bk10: 132a 818443i bk11: 128a 818276i bk12: 136a 818474i bk13: 128a 818386i bk14: 136a 818461i bk15: 132a 818246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0103062
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818826 n_nop=817259 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.00371
n_activity=4310 dram_eff=0.7049
bk0: 64a 818618i bk1: 68a 818545i bk2: 68a 818644i bk3: 72a 818512i bk4: 64a 818691i bk5: 60a 818604i bk6: 64a 818576i bk7: 64a 818491i bk8: 108a 818540i bk9: 104a 818458i bk10: 132a 818447i bk11: 132a 818246i bk12: 128a 818548i bk13: 128a 818415i bk14: 132a 818496i bk15: 128a 818355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0103026
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818826 n_nop=817268 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003693
n_activity=4181 dram_eff=0.7233
bk0: 64a 818602i bk1: 68a 818548i bk2: 64a 818669i bk3: 64a 818588i bk4: 72a 818568i bk5: 60a 818567i bk6: 64a 818490i bk7: 64a 818448i bk8: 108a 818510i bk9: 104a 818390i bk10: 128a 818531i bk11: 128a 818320i bk12: 132a 818485i bk13: 132a 818326i bk14: 128a 818528i bk15: 124a 818357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0105065
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818826 n_nop=817269 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003691
n_activity=4248 dram_eff=0.7114
bk0: 68a 818583i bk1: 64a 818561i bk2: 68a 818638i bk3: 68a 818538i bk4: 68a 818626i bk5: 60a 818601i bk6: 64a 818529i bk7: 64a 818455i bk8: 108a 818548i bk9: 108a 818373i bk10: 128a 818511i bk11: 128a 818311i bk12: 132a 818515i bk13: 128a 818398i bk14: 124a 818555i bk15: 128a 818365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0100327
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=818826 n_nop=817260 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003713
n_activity=4194 dram_eff=0.7248
bk0: 68a 818576i bk1: 64a 818556i bk2: 64a 818679i bk3: 64a 818607i bk4: 64a 818681i bk5: 68a 818549i bk6: 68a 818499i bk7: 64a 818420i bk8: 112a 818531i bk9: 112a 818405i bk10: 132a 818466i bk11: 128a 818304i bk12: 132a 818497i bk13: 128a 818370i bk14: 124a 818535i bk15: 124a 818390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0101108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[10]: Access = 1132, Miss = 192, Miss_rate = 0.170, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 25040
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1673
L2_total_cache_pending_hits = 12296
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 146
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50428
icnt_total_pkts_simt_to_mem=25158
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.64795
	minimum = 6
	maximum = 42
Network latency average = 7.61451
	minimum = 6
	maximum = 39
Slowest packet = 34030
Flit latency average = 7.28133
	minimum = 6
	maximum = 38
Slowest flit = 65405
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000671048
	minimum = 0.000571848 (at node 0)
	maximum = 0.000806147 (at node 40)
Accepted packet rate average = 0.000671048
	minimum = 0.000571848 (at node 0)
	maximum = 0.000806147 (at node 40)
Injected flit rate average = 0.00100717
	minimum = 0.000571848 (at node 0)
	maximum = 0.00160038 (at node 40)
Accepted flit rate average= 0.00100717
	minimum = 0.000740623 (at node 45)
	maximum = 0.00140381 (at node 8)
Injected packet length average = 1.50089
Accepted packet length average = 1.50089
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9746 (3 samples)
	minimum = 6 (3 samples)
	maximum = 84 (3 samples)
Network latency average = 12.9971 (3 samples)
	minimum = 6 (3 samples)
	maximum = 57.3333 (3 samples)
Flit latency average = 12.6129 (3 samples)
	minimum = 6 (3 samples)
	maximum = 56.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00432457 (3 samples)
	minimum = 0.00340959 (3 samples)
	maximum = 0.0052461 (3 samples)
Accepted packet rate average = 0.00432457 (3 samples)
	minimum = 0.00340959 (3 samples)
	maximum = 0.0052461 (3 samples)
Injected flit rate average = 0.00653095 (3 samples)
	minimum = 0.00340959 (3 samples)
	maximum = 0.0115173 (3 samples)
Accepted flit rate average = 0.00653095 (3 samples)
	minimum = 0.00481377 (3 samples)
	maximum = 0.00847718 (3 samples)
Injected packet size average = 1.5102 (3 samples)
Accepted packet size average = 1.5102 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 13 sec (373 sec)
gpgpu_simulation_rate = 38574 (inst/sec)
gpgpu_simulation_rate = 2989 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3474
gpu_sim_insn = 4447144
gpu_ipc =    1280.1221
gpu_tot_sim_cycle = 1340659
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.0493
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 430
gpu_stall_icnt2sh    = 18675
partiton_reqs_in_parallel = 76428
partiton_reqs_in_parallel_total    = 9701064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.2930
partiton_reqs_in_parallel_util = 76428
partiton_reqs_in_parallel_util_total    = 9701064
gpu_sim_cycle_parition_util = 3474
gpu_tot_sim_cycle_parition_util    = 440977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25040
L2_BW  =     226.6467 GB/Sec
L2_BW_total  =       2.3576 GB/Sec
gpu_total_sim_rate=48922

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5471
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338678
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5471
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
442, 442, 441, 442, 441, 442, 441, 442, 442, 442, 442, 442, 442, 442, 442, 442, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 375, 375, 375, 375, 375, 375, 375, 375, 375, 375, 375, 375, 390, 375, 375, 375, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1049
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91948	W0_Idle:20328403	W0_Scoreboard:3889868	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1168 {8:146,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 19856 {136:146,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 81998 
averagemflatency = 2364 
max_icnt2mem_latency = 81746 
max_icnt2sh_latency = 1340658 
mrq_lat_table:2076 	319 	291 	450 	417 	575 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18579 	7260 	14 	1 	1412 	128 	5770 	15 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10879 	444 	108 	0 	14566 	2 	0 	0 	1 	1412 	129 	5769 	15 	18 	4 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20524 	7547 	4460 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	155 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	17 	0 	2 	9 	6 	15 	11 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    127185    162929    174055    174059    174356    174376      1014    217328      4581    131255    247749     11452     82966    151727    151940    151926 
dram[1]:    162930    162933    174055    174059    174375    114810     65670      1014    112221    135365    113836     11459    151722    151725    151935    101055 
dram[2]:    162921    162925    126757    174057    174358    174372       973      1022    120866     76138    231776     80999    151722    151727    151913    151926 
dram[3]:    162927    162929    127470    174059     82115    174396    131485    250760    135865      4584     11455     80736    151722    151725    151914    151927 
dram[4]:     86513    189795    174055    174059    174356    174376    200730      1043      4580    132776     11447     11452    151722    151727    151703    151137 
dram[5]:    162942    162944    174055    174059    174355    174373    107175      1059    129682      4584     31967     11459    208664    153169    137595    147088 
dram[6]:    162925    162928    174056    174061    174375    174398     82972    135430    133637      4584     11447     11452     76078    151727    167815    151926 
dram[7]:    162932    162935     91618    189232    174355    174377      1052      1054    131399      4584     11455     11459    151722    151725    151920    151926 
dram[8]:    162927    162928    174056    174061    200918    174361     65672      1039    217292      4584     11475     11479    151722    151727    151913    151926 
dram[9]:    162932    162934    125900    174057    174389    174415      1042      1045      4580      4584     11470     11473    151722    151725    151914    151926 
dram[10]:    162926    162932    174056    174060     57430    174366     87778      1005    118796     81182    156150     11472     82958    151727    151921    151926 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17501     19478     30488     27054      1932      4141      2079      2027     11540     14160     31458     32454     25199     26080     13115     13353
dram[1]:      19481     19423     29146     30471      1959      6224      2954      2076     11850     11134     31538     32737     26060     26086     13399     13542
dram[2]:      16901     15905     28717     30515      8280      1910      2096      2113     10295     12240     30599     29558     26063     27454     13420     13390
dram[3]:      16932     15018     29338     30385      1687      1872      1937      1835     12401     11047     31427     29934     26059     26074     14366     14351
dram[4]:      15086     16556     27847     27787      2037      2016      2266      2089     11553     11183     32347     32375     26079     26085     14223     14236
dram[5]:      16864     15867     27894     27920      4151      1993      5224      2122     14253     11526     31677     32760     24642     25552     14219     14207
dram[6]:      18858     18533     27458     27803      4176      2057      1988      1793     10295     11465     32031     33067     23787     24458     14756     14225
dram[7]:      19503     18346     26165     26465      2048      2022      2179      2151     11662     12507     32060     31171     24426     24446     14839     14668
dram[8]:      19480     18325     27779     27830      1614      2153      2946      2146     12135     12575     33034     33049     21247     23028     14703     15126
dram[9]:      18424     19498     26251     26207      2570      2009      2024      2147     12761     12770     32986     33037     22963     24404     15125     16069
dram[10]:      18394     19430     27839     27827      2480      1925      6006      2084     12086     12271     31857     33068     23020     24501     15099     15098
maximum mf latency per bank:
dram[0]:      10887     10824     10929     52484       387     42233       453       472     10608     54243     10844     10876     21279     13335     10817     10834
dram[1]:      10776     10779     37540     10881       404     48004     18179       462     31721     10630     10890     10909     13300     13318     10821     20137
dram[2]:      10777     10754     10889     10920     69927       414       474       456     10607     32067     10869     10852     13306     71259     10885     10910
dram[3]:      10792     10793     10892     10921       390       406       428       441     47962     10627     10879     11297     13300     13310     10868     10898
dram[4]:      10795     25950     10939     10919       421       422      3445       463     10603     10616     10884     10925     13300     13301     10853     10894
dram[5]:      10910     10913     10903     10903     42236       429     59754       458     81998     10623     30519     10841     13300     33877     10850     10849
dram[6]:      10911     13100     61256     10823     42231       440       480       485     10601     10618     10800     10860     27745     13322     46007     10839
dram[7]:      10881     10850     10825     57981       444       450       492       494     10616     10646     10799     10862     13300     13318     18318     10836
dram[8]:      10778     10780     10777     10809       418       480     17325       547     10633     10673     10803     10840     13300     13301     10812     10837
dram[9]:      10780     10782     10840     10829     15876       415       442       521     10643     10643     10831     10861     13300     13317     10875     61336
dram[10]:      10887     10889     10918     10926     10795       407     69412       504     10648     10662     26960     10904     13310     13326     10878     10871
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=825275 n_nop=823670 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.003749
n_activity=4471 dram_eff=0.692
bk0: 76a 824978i bk1: 64a 825014i bk2: 64a 825121i bk3: 72a 824967i bk4: 64a 825117i bk5: 68a 824978i bk6: 64a 824969i bk7: 68a 824846i bk8: 104a 825011i bk9: 116a 824783i bk10: 132a 824893i bk11: 128a 824729i bk12: 132a 824956i bk13: 128a 824820i bk14: 132a 824940i bk15: 128a 824767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0126176
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=825275 n_nop=823705 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003684
n_activity=4267 dram_eff=0.7124
bk0: 64a 825077i bk1: 64a 825034i bk2: 68a 825094i bk3: 64a 825043i bk4: 64a 825122i bk5: 72a 824962i bk6: 64a 824932i bk7: 64a 824904i bk8: 108a 824965i bk9: 108a 824819i bk10: 136a 824866i bk11: 128a 824741i bk12: 128a 824974i bk13: 128a 824833i bk14: 128a 824986i bk15: 128a 824794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0106025
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=825275 n_nop=823687 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003722
n_activity=4381 dram_eff=0.7012
bk0: 64a 825067i bk1: 68a 824970i bk2: 68a 825097i bk3: 64a 825023i bk4: 76a 825051i bk5: 64a 825026i bk6: 64a 824967i bk7: 64a 824931i bk8: 112a 824968i bk9: 108a 824866i bk10: 132a 824900i bk11: 132a 824708i bk12: 128a 824985i bk13: 132a 824785i bk14: 128a 824981i bk15: 128a 824817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00979431
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=825275 n_nop=823687 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003718
n_activity=4368 dram_eff=0.7024
bk0: 64a 825062i bk1: 68a 824968i bk2: 68a 825106i bk3: 64a 825043i bk4: 68a 825089i bk5: 68a 825004i bk6: 68a 824992i bk7: 68a 824897i bk8: 112a 824953i bk9: 108a 824874i bk10: 128a 824949i bk11: 132a 824702i bk12: 128a 824978i bk13: 128a 824847i bk14: 128a 824977i bk15: 128a 824847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00965375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=825275 n_nop=823707 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003684
n_activity=4272 dram_eff=0.7116
bk0: 72a 825003i bk1: 72a 824942i bk2: 64a 825121i bk3: 64a 825032i bk4: 64a 825132i bk5: 64a 825052i bk6: 68a 824990i bk7: 64a 824974i bk8: 104a 825003i bk9: 108a 824809i bk10: 128a 824940i bk11: 128a 824719i bk12: 128a 824987i bk13: 128a 824824i bk14: 132a 824956i bk15: 132a 824775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0111345
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=825275 n_nop=823696 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003705
n_activity=4330 dram_eff=0.7062
bk0: 64a 825083i bk1: 68a 825003i bk2: 64a 825127i bk3: 64a 825048i bk4: 68a 825098i bk5: 64a 825036i bk6: 68a 824995i bk7: 64a 824962i bk8: 108a 825002i bk9: 104a 824882i bk10: 132a 824909i bk11: 128a 824752i bk12: 132a 824961i bk13: 132a 824811i bk14: 132a 824940i bk15: 132a 824800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0100512
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=825275 n_nop=823658 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.003768
n_activity=4541 dram_eff=0.6849
bk0: 64a 825058i bk1: 68a 824995i bk2: 76a 825007i bk3: 64a 825042i bk4: 68a 825088i bk5: 64a 825040i bk6: 64a 825002i bk7: 72a 824884i bk8: 112a 824941i bk9: 104a 824868i bk10: 132a 824892i bk11: 128a 824725i bk12: 136a 824923i bk13: 128a 824835i bk14: 136a 824910i bk15: 132a 824695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0102257
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=825275 n_nop=823708 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003681
n_activity=4310 dram_eff=0.7049
bk0: 64a 825067i bk1: 68a 824994i bk2: 68a 825093i bk3: 72a 824961i bk4: 64a 825140i bk5: 60a 825053i bk6: 64a 825025i bk7: 64a 824940i bk8: 108a 824989i bk9: 104a 824907i bk10: 132a 824896i bk11: 132a 824695i bk12: 128a 824997i bk13: 128a 824864i bk14: 132a 824945i bk15: 128a 824804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.010222
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=825275 n_nop=823717 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003664
n_activity=4181 dram_eff=0.7233
bk0: 64a 825051i bk1: 68a 824997i bk2: 64a 825118i bk3: 64a 825037i bk4: 72a 825017i bk5: 60a 825016i bk6: 64a 824939i bk7: 64a 824897i bk8: 108a 824959i bk9: 104a 824839i bk10: 128a 824980i bk11: 128a 824769i bk12: 132a 824934i bk13: 132a 824775i bk14: 128a 824977i bk15: 124a 824806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0104244
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=825275 n_nop=823718 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003662
n_activity=4248 dram_eff=0.7114
bk0: 68a 825032i bk1: 64a 825010i bk2: 68a 825087i bk3: 68a 824987i bk4: 68a 825075i bk5: 60a 825050i bk6: 64a 824978i bk7: 64a 824904i bk8: 108a 824997i bk9: 108a 824822i bk10: 128a 824960i bk11: 128a 824760i bk12: 132a 824964i bk13: 128a 824847i bk14: 124a 825004i bk15: 128a 824814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00995426
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=825275 n_nop=823709 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003684
n_activity=4194 dram_eff=0.7248
bk0: 68a 825025i bk1: 64a 825005i bk2: 64a 825128i bk3: 64a 825056i bk4: 64a 825130i bk5: 68a 824998i bk6: 68a 824948i bk7: 64a 824869i bk8: 112a 824980i bk9: 112a 824854i bk10: 132a 824915i bk11: 128a 824753i bk12: 132a 824946i bk13: 128a 824819i bk14: 124a 824984i bk15: 124a 824839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0100318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[10]: Access = 1510, Miss = 192, Miss_rate = 0.127, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 33347
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12296
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16631
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 146
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66906
icnt_total_pkts_simt_to_mem=33601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.15968
	minimum = 6
	maximum = 38
Network latency average = 8.10846
	minimum = 6
	maximum = 38
Slowest packet = 56733
Flit latency average = 7.91766
	minimum = 6
	maximum = 37
Slowest flit = 85371
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0478376
	minimum = 0.0397351 (at node 19)
	maximum = 0.0590268 (at node 44)
Accepted packet rate average = 0.0478376
	minimum = 0.0397351 (at node 19)
	maximum = 0.0590268 (at node 44)
Injected flit rate average = 0.0717564
	minimum = 0.040311 (at node 19)
	maximum = 0.112439 (at node 44)
Accepted flit rate average= 0.0717564
	minimum = 0.0541319 (at node 30)
	maximum = 0.08926 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7709 (4 samples)
	minimum = 6 (4 samples)
	maximum = 72.5 (4 samples)
Network latency average = 11.7749 (4 samples)
	minimum = 6 (4 samples)
	maximum = 52.5 (4 samples)
Flit latency average = 11.4391 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0152028 (4 samples)
	minimum = 0.012491 (4 samples)
	maximum = 0.0186913 (4 samples)
Accepted packet rate average = 0.0152028 (4 samples)
	minimum = 0.012491 (4 samples)
	maximum = 0.0186913 (4 samples)
Injected flit rate average = 0.0228373 (4 samples)
	minimum = 0.0126349 (4 samples)
	maximum = 0.0367477 (4 samples)
Accepted flit rate average = 0.0228373 (4 samples)
	minimum = 0.0171433 (4 samples)
	maximum = 0.0286729 (4 samples)
Injected packet size average = 1.50218 (4 samples)
Accepted packet size average = 1.50218 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 25 sec (385 sec)
gpgpu_simulation_rate = 48922 (inst/sec)
gpgpu_simulation_rate = 3482 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 445906
gpu_sim_insn = 4974794
gpu_ipc =      11.1566
gpu_tot_sim_cycle = 2013787
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      11.8235
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 430
gpu_stall_icnt2sh    = 18675
partiton_reqs_in_parallel = 9809932
partiton_reqs_in_parallel_total    = 9777492
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.7267
partiton_reqs_in_parallel_util = 9809932
partiton_reqs_in_parallel_util_total    = 9777492
gpu_sim_cycle_parition_util = 445906
gpu_tot_sim_cycle_parition_util    = 444451
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33347
L2_BW  =       2.0289 GB/Sec
L2_BW_total  =       2.0188 GB/Sec
gpu_total_sim_rate=32932

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5485
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431169
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5485
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
580, 580, 579, 580, 579, 580, 579, 580, 580, 580, 580, 580, 580, 580, 580, 580, 511, 511, 511, 511, 511, 511, 511, 511, 511, 511, 511, 511, 511, 511, 511, 511, 467, 467, 467, 467, 467, 467, 467, 467, 638, 467, 467, 467, 482, 467, 467, 467, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1049
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115931	W0_Idle:42520296	W0_Scoreboard:6326672	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 81998 
averagemflatency = 1905 
max_icnt2mem_latency = 81746 
max_icnt2sh_latency = 2013786 
mrq_lat_table:2496 	319 	291 	602 	417 	575 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27722 	7589 	14 	1 	1412 	132 	5775 	25 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18344 	477 	108 	0 	16554 	2 	0 	0 	1 	1412 	133 	5774 	25 	56 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29526 	7702 	4460 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	328 	65 	0 	2 	12 	11 	24 	28 	30 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    164668    162929    369367    203774    174356    174376    208050    217328     92423    160612    247749    305913     82966    223850    151940    151926 
dram[1]:    193187    234931    174055    174059    174375    266241     87264      4495    112221    136807    137691    288303    151722    151725    151935    417582 
dram[2]:    162921    162925    157426    263085    174358    174372    165396     38384    120866    253766    231776    105524    151722    296958    267112    438804 
dram[3]:    206220    256655    127470    255742    239610    174396    131485    250760    153485    118589    299860    332132    218091    300991    415402    151927 
dram[4]:    132145    269613    174055    257550    174356    174376    200730     72761    335012    132776    135396    175165    292080    151727    202347    151137 
dram[5]:    261626    162944    242556    344244    174355    174373    107175    154401    129682    220075    161354     38467    208664    312959    179756    147088 
dram[6]:    162925    162928    174056    174061    218702    174398    334917    135430    245648    271530     11447    169448    146247    340352    167815    199495 
dram[7]:    367474    162935    150432    189232    174355    238524    203778    188144    192451    401517    104980    107878    194868    164109    154777    167254 
dram[8]:    162927    162928    174056    174061    200918    174361     65672    105877    217292    330863    332873     45683    151722    203364    151913    151926 
dram[9]:    162932    162934    125900    174057    174389    189766    178016      1045    337376    377623     11470    315719    151722    278111    275083    206568 
dram[10]:    242730    162932    174056    225967    135452    174366    278645    279924    263538    280788    156150     81459     82958    151727    181467    280056 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  5.250000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  7.200000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  3.833333  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  5.000000  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/692 = 6.952312
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      15904     18918     26264     26342      1855      3893      1830      2069      9917     12477     29939     28369     25464     23456     12343     12862
dram[1]:      15490     16096     28181     24928      1968      5275      2577      1892     12096     10965     27556     29407     26360     25608     12909     12351
dram[2]:      14731     15616     21463     22250      8106      1799      3713      1835      9875     10245     28339     27448     26342     24749     12935     14496
dram[3]:      15385     10485     28261     29183      4751      5967      1640      1917     12226     11598     29859     27785     24382     25845     13822     13048
dram[4]:      11364     13443     22139     23926      2187      2062      1562      1826     10248     11016     34255     31703     23448     26378     11732     13000
dram[5]:      14781     13498     20276     22875      3753      1911      5287      1837     12246      8788     26589     28644     23564     24424     13992     14509
dram[6]:      15683     17122     26662     28823      5560      1994      4195      1565      8080     10169     32340     30548     25116     24071     14276     15112
dram[7]:      16155     16140     21714     27000      2618      1742      4625      4129     11489     11833     31346     29607     21011     22648     13862     16738
dram[8]:      21675     16970     17547     19860      1594      2140      4390      1636     12364     11919     32342     31408     21480     21595     15190     15454
dram[9]:      17993     17003     25376     23964      2602      1644      6975      2162     12582     13846     31347     32348     23242     23240     14533     15958
dram[10]:      17923     19108     19850     27929      5318      1688      4705      1804     10883     10585     32376     28126     23295     20899     14095     14501
maximum mf latency per bank:
dram[0]:      52422     10824     10929     52484       387     42233       453       472     10608     54243     10844     10876     21279     13335     10817     10834
dram[1]:      10776     10779     37540     10881       404     48004     18179       462     31721     59556     46088     10909     13300     13318     10821     20137
dram[2]:      54468     10754     35583     10920     69927       414     48645       456     10607     32067     10869     10852     13306     71259     10885     52772
dram[3]:      56062     10793     10892     10921     64237     61489       428       441     47962     64682     10879     11297     58620     60139     10868     10898
dram[4]:      10795     25950     51172     10919       421       422      3445       463     10603     10616     61194     10925     13300     13301     10853     10894
dram[5]:      10910     14009     10903     10903     42236       429     59754       458     81998     10623     30519     10841     13300     33877     23285     10849
dram[6]:      10911     13100     61256     35565     48906       440     52340       485     10601     10618     10800     10860     61997     50523     46007     70778
dram[7]:      10881     10850     10825     57981      7681       450     60433     30766     10616     10646     58675     64443     47180     13318     23285     55935
dram[8]:      44894     10780     10777     10809       418       480     27119       547     10633     10673     10803     10840     13300     47155     49892     10837
dram[9]:      10780     10782     10840     10829     15876       415     60113       521     10643     48799     10831     10861     13300     13317     10875     64351
dram[10]:      69766     20865     10918     47079     61488       407     69412       504     10648     10662     37032     10904     13310     13326     10878     10871
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653256 n_nop=1651466 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.002037
n_activity=5845 dram_eff=0.5762
bk0: 92a 1652818i bk1: 68a 1652959i bk2: 76a 1653028i bk3: 76a 1652915i bk4: 68a 1653059i bk5: 76a 1652922i bk6: 76a 1652904i bk7: 68a 1652829i bk8: 120a 1652911i bk9: 128a 1652657i bk10: 136a 1652835i bk11: 140a 1652606i bk12: 132a 1652937i bk13: 136a 1652728i bk14: 140a 1652876i bk15: 132a 1652709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00644062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653256 n_nop=1651467 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.002026
n_activity=5952 dram_eff=0.5628
bk0: 80a 1652951i bk1: 76a 1652911i bk2: 72a 1653041i bk3: 76a 1652917i bk4: 68a 1653071i bk5: 84a 1652866i bk6: 72a 1652845i bk7: 68a 1652847i bk8: 108a 1652948i bk9: 132a 1652603i bk10: 152a 1652700i bk11: 140a 1652615i bk12: 128a 1652952i bk13: 132a 1652783i bk14: 132a 1652930i bk15: 136a 1652722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00544501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653256 n_nop=1651410 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.002086
n_activity=6340 dram_eff=0.5438
bk0: 84a 1652882i bk1: 72a 1652945i bk2: 92a 1652881i bk3: 88a 1652830i bk4: 80a 1652993i bk5: 72a 1652938i bk6: 84a 1652802i bk7: 76a 1652861i bk8: 120a 1652909i bk9: 120a 1652754i bk10: 140a 1652809i bk11: 140a 1652610i bk12: 128a 1652964i bk13: 140a 1652713i bk14: 132a 1652928i bk15: 136a 1652739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00504459
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653256 n_nop=1651443 n_act=65 n_pre=49 n_req=442 n_rd=1676 n_write=23 bw_util=0.002055
n_activity=6087 dram_eff=0.5582
bk0: 80a 1652908i bk1: 92a 1652811i bk2: 72a 1653053i bk3: 68a 1652993i bk4: 76a 1653007i bk5: 84a 1652845i bk6: 80a 1652918i bk7: 68a 1652876i bk8: 116a 1652904i bk9: 124a 1652722i bk10: 132a 1652890i bk11: 140a 1652612i bk12: 140a 1652871i bk13: 136a 1652758i bk14: 132a 1652919i bk15: 136a 1652775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0049714
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653256 n_nop=1651454 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.002044
n_activity=6042 dram_eff=0.5594
bk0: 88a 1652837i bk1: 84a 1652813i bk2: 84a 1652948i bk3: 72a 1652935i bk4: 64a 1653109i bk5: 68a 1653002i bk6: 88a 1652808i bk7: 76a 1652906i bk8: 112a 1652906i bk9: 112a 1652783i bk10: 136a 1652859i bk11: 132a 1652671i bk12: 136a 1652898i bk13: 128a 1652809i bk14: 148a 1652790i bk15: 140a 1652683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00577587
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653256 n_nop=1651422 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.002076
n_activity=6253 dram_eff=0.5489
bk0: 72a 1653000i bk1: 84a 1652879i bk2: 84a 1652937i bk3: 76a 1652950i bk4: 76a 1653006i bk5: 68a 1652977i bk6: 68a 1652978i bk7: 76a 1652902i bk8: 120a 1652906i bk9: 128a 1652682i bk10: 148a 1652740i bk11: 144a 1652618i bk12: 136a 1652918i bk13: 140a 1652721i bk14: 140a 1652849i bk15: 132a 1652781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00521516
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653256 n_nop=1651434 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.002071
n_activity=6060 dram_eff=0.565
bk0: 80a 1652980i bk1: 72a 1652937i bk2: 80a 1652955i bk3: 68a 1652990i bk4: 80a 1652983i bk5: 72a 1652960i bk6: 80a 1652908i bk7: 80a 1652812i bk8: 136a 1652781i bk9: 116a 1652772i bk10: 132a 1652872i bk11: 136a 1652639i bk12: 140a 1652873i bk13: 136a 1652746i bk14: 140a 1652872i bk15: 144a 1652573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00519218
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653256 n_nop=1651422 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.002071
n_activity=6371 dram_eff=0.5374
bk0: 76a 1652969i bk1: 80a 1652955i bk2: 76a 1653004i bk3: 72a 1652945i bk4: 68a 1653093i bk5: 72a 1652937i bk6: 76a 1652902i bk7: 88a 1652760i bk8: 112a 1652934i bk9: 108a 1652848i bk10: 148a 1652778i bk11: 152a 1652512i bk12: 148a 1652797i bk13: 136a 1652767i bk14: 144a 1652812i bk15: 136a 1652718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00527807
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653256 n_nop=1651511 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.002005
n_activity=5507 dram_eff=0.6018
bk0: 68a 1653000i bk1: 76a 1652965i bk2: 92a 1652935i bk3: 92a 1652941i bk4: 76a 1652957i bk5: 64a 1652963i bk6: 68a 1652887i bk7: 80a 1652740i bk8: 108a 1652938i bk9: 112a 1652782i bk10: 132a 1652932i bk11: 136a 1652715i bk12: 132a 1652917i bk13: 144a 1652651i bk14: 136a 1652887i bk15: 124a 1652783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00530347
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653256 n_nop=1651559 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001949
n_activity=5342 dram_eff=0.6031
bk0: 72a 1653005i bk1: 72a 1652923i bk2: 72a 1653038i bk3: 76a 1652955i bk4: 72a 1653027i bk5: 72a 1652924i bk6: 76a 1652861i bk7: 64a 1652878i bk8: 112a 1652944i bk9: 116a 1652737i bk10: 132a 1652900i bk11: 132a 1652707i bk12: 132a 1652946i bk13: 132a 1652794i bk14: 128a 1652950i bk15: 140a 1652690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00505669
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f431f682510 :  mf: uid=754396, sid10:w49, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2013786), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653256 n_nop=1651432 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.002064
n_activity=6172 dram_eff=0.5528
bk0: 88a 1652921i bk1: 76a 1652917i bk2: 80a 1652965i bk3: 72a 1652969i bk4: 72a 1653035i bk5: 80a 1652899i bk6: 79a 1652843i bk7: 72a 1652783i bk8: 128a 1652829i bk9: 128a 1652695i bk10: 136a 1652861i bk11: 140a 1652622i bk12: 132a 1652929i bk13: 140a 1652690i bk14: 132a 1652897i bk15: 128a 1652782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00520428

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[10]: Access = 1970, Miss = 211, Miss_rate = 0.107, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 42892
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12296
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85664
icnt_total_pkts_simt_to_mem=43520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.15249
	minimum = 6
	maximum = 27
Network latency average = 7.14882
	minimum = 6
	maximum = 22
Slowest packet = 67911
Flit latency average = 6.7355
	minimum = 6
	maximum = 22
Slowest flit = 115668
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000428118
	minimum = 0.000322939 (at node 6)
	maximum = 0.000539353 (at node 42)
Accepted packet rate average = 0.000428118
	minimum = 0.000322939 (at node 6)
	maximum = 0.000539353 (at node 42)
Injected flit rate average = 0.000643119
	minimum = 0.000322939 (at node 6)
	maximum = 0.00105852 (at node 42)
Accepted flit rate average= 0.000643119
	minimum = 0.00046871 (at node 37)
	maximum = 0.000987879 (at node 23)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.2472 (5 samples)
	minimum = 6 (5 samples)
	maximum = 63.4 (5 samples)
Network latency average = 10.8497 (5 samples)
	minimum = 6 (5 samples)
	maximum = 46.4 (5 samples)
Flit latency average = 10.4984 (5 samples)
	minimum = 6 (5 samples)
	maximum = 45.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0122479 (5 samples)
	minimum = 0.0100574 (5 samples)
	maximum = 0.0150609 (5 samples)
Accepted packet rate average = 0.0122479 (5 samples)
	minimum = 0.0100574 (5 samples)
	maximum = 0.0150609 (5 samples)
Injected flit rate average = 0.0183985 (5 samples)
	minimum = 0.0101725 (5 samples)
	maximum = 0.0296099 (5 samples)
Accepted flit rate average = 0.0183985 (5 samples)
	minimum = 0.0138084 (5 samples)
	maximum = 0.0231359 (5 samples)
Injected packet size average = 1.50218 (5 samples)
Accepted packet size average = 1.50218 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 3 sec (723 sec)
gpgpu_simulation_rate = 32932 (inst/sec)
gpgpu_simulation_rate = 2785 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3651
gpu_sim_insn = 4448504
gpu_ipc =    1218.4344
gpu_tot_sim_cycle = 2239588
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      12.6178
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 430
gpu_stall_icnt2sh    = 18729
partiton_reqs_in_parallel = 80322
partiton_reqs_in_parallel_total    = 19587424
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7819
partiton_reqs_in_parallel_util = 80322
partiton_reqs_in_parallel_util_total    = 19587424
gpu_sim_cycle_parition_util = 3651
gpu_tot_sim_cycle_parition_util    = 890357
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42892
L2_BW  =     229.5741 GB/Sec
L2_BW_total  =       2.1895 GB/Sec
gpu_total_sim_rate=38499

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5485
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513754
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5485
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
700, 685, 684, 685, 684, 685, 684, 685, 685, 685, 685, 685, 685, 685, 685, 685, 616, 616, 631, 616, 616, 616, 631, 616, 616, 616, 631, 616, 631, 631, 616, 616, 572, 572, 572, 572, 587, 572, 572, 572, 743, 572, 572, 572, 587, 572, 572, 587, 505, 505, 505, 505, 520, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1049
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:132555	W0_Idle:42527123	W0_Scoreboard:6362202	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 81998 
averagemflatency = 1608 
max_icnt2mem_latency = 81746 
max_icnt2sh_latency = 2239587 
mrq_lat_table:2496 	319 	291 	602 	417 	575 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36560 	7594 	14 	1 	1412 	132 	5775 	25 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23548 	649 	108 	0 	20021 	2 	0 	0 	1 	1412 	133 	5774 	25 	56 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	36572 	8786 	4501 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	672 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	336 	65 	0 	2 	12 	11 	24 	28 	30 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    164668    162929    369367    203774    174356    174376    208050    217328     92423    160612    247749    305913     82966    223850    151940    151926 
dram[1]:    193187    234931    174055    174059    174375    266241     87264      4495    112221    136807    137691    288303    151722    151725    151935    417582 
dram[2]:    162921    162925    157426    263085    174358    174372    165396     38384    120866    253766    231776    105524    151722    296958    267112    438804 
dram[3]:    206220    256655    127470    255742    239610    174396    131485    250760    153485    118589    299860    332132    218091    300991    415402    151927 
dram[4]:    132145    269613    174055    257550    174356    174376    200730     72761    335012    132776    135396    175165    292080    151727    202347    151137 
dram[5]:    261626    162944    242556    344244    174355    174373    107175    154401    129682    220075    161354     38467    208664    312959    179756    147088 
dram[6]:    162925    162928    174056    174061    218702    174398    334917    135430    245648    271530     11447    169448    146247    340352    167815    199495 
dram[7]:    367474    162935    150432    189232    174355    238524    203778    188144    192451    401517    104980    107878    194868    164109    154777    167254 
dram[8]:    162927    162928    174056    174061    200918    174361     65672    105877    217292    330863    332873     45683    151722    203364    151913    151926 
dram[9]:    162932    162934    125900    174057    174389    189766    178016      1045    337376    377623     11470    315719    151722    278111    275083    206568 
dram[10]:    242730    162932    174056    225967    135452    174366    278645    279924    263538    280788    156150     81459     82958    151727    181467    280056 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  5.250000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  7.200000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  3.833333  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  5.000000  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/692 = 6.952312
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      15933     18945     26297     26348      2376      4397      2521      2800     10327     12807     30261     28664     25775     23748     12665     13212
dram[1]:      15524     16128     28188     24953      2535      5724      3245      2584     12510     11313     27810     29697     26705     25920     13237     12644
dram[2]:      14741     15636     21486     22287      8513      2284      4282      2509     10243     10562     28631     27726     26672     25036     13293     14857
dram[3]:      15401     10543     28281     29226      5196      6377      2233      2557     12617     11967     30200     28100     24667     26134     14189     13389
dram[4]:      11392     13454     22185     23952      2774      2613      2020      2438     10614     11389     34622     32050     23714     26689     12033     13335
dram[5]:      14800     13515     20301     22905      4253      2438      5984      2505     12607      9123     26880     28964     23875     24720     14305     14848
dram[6]:      15741     17129     26679     28852      5975      2514      4822      2082      8413     10584     32653     30861     25449     24411     14560     15410
dram[7]:      16178     16181     21714     27007      3159      2248      5219      4636     11882     12224     31642     29896     21308     22992     14185     17090
dram[8]:      21683     16995     17593     19932      2010      2717      5068      2195     12761     12299     32696     31738     22397     21895     15522     15793
dram[9]:      18046     17015     25388     23995      3159      2146      7601      2868     12930     14182     31668     32669     23588     23593     14864     16231
dram[10]:      17960     19139     19860     27962      5832      2184      5288      2434     11208     10904     32679     28398     23636     21195     14435     14829
maximum mf latency per bank:
dram[0]:      52422     10824     10929     52484       387     42233       453       472     10608     54243     10844     10876     21279     13335     10817     10834
dram[1]:      10776     10779     37540     10881       404     48004     18179       462     31721     59556     46088     10909     13300     13318     10821     20137
dram[2]:      54468     10754     35583     10920     69927       414     48645       456     10607     32067     10869     10852     13306     71259     10885     52772
dram[3]:      56062     10793     10892     10921     64237     61489       428       441     47962     64682     10879     11297     58620     60139     10868     10898
dram[4]:      10795     25950     51172     10919       421       422      3445       463     10603     10616     61194     10925     13300     13301     10853     10894
dram[5]:      10910     14009     10903     10903     42236       429     59754       458     81998     10623     30519     10841     13300     33877     23285     10849
dram[6]:      10911     13100     61256     35565     48906       440     52340       485     10601     10618     10800     10860     61997     50523     46007     70778
dram[7]:      10881     10850     10825     57981      7681       450     60433     30766     10616     10646     58675     64443     47180     13318     23285     55935
dram[8]:      44894     10780     10777     10809       418       480     27119       547     10633     10673     10803     10840     13300     47155     49892     10837
dram[9]:      10780     10782     10840     10829     15876       415     60113       521     10643     48799     10831     10861     13300     13317     10875     64351
dram[10]:      69766     20865     10918     47079     61488       407     69412       504     10648     10662     37032     10904     13310     13326     10878     10871
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1660034 n_nop=1658244 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.002029
n_activity=5845 dram_eff=0.5762
bk0: 92a 1659596i bk1: 68a 1659737i bk2: 76a 1659806i bk3: 76a 1659693i bk4: 68a 1659837i bk5: 76a 1659700i bk6: 76a 1659682i bk7: 68a 1659607i bk8: 120a 1659689i bk9: 128a 1659435i bk10: 136a 1659613i bk11: 140a 1659384i bk12: 132a 1659715i bk13: 136a 1659506i bk14: 140a 1659654i bk15: 132a 1659487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00641433
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1660034 n_nop=1658245 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.002018
n_activity=5952 dram_eff=0.5628
bk0: 80a 1659729i bk1: 76a 1659689i bk2: 72a 1659819i bk3: 76a 1659695i bk4: 68a 1659849i bk5: 84a 1659644i bk6: 72a 1659623i bk7: 68a 1659625i bk8: 108a 1659726i bk9: 132a 1659381i bk10: 152a 1659478i bk11: 140a 1659393i bk12: 128a 1659730i bk13: 132a 1659561i bk14: 132a 1659708i bk15: 136a 1659500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00542278
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1660034 n_nop=1658188 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.002077
n_activity=6340 dram_eff=0.5438
bk0: 84a 1659660i bk1: 72a 1659723i bk2: 92a 1659659i bk3: 88a 1659608i bk4: 80a 1659771i bk5: 72a 1659716i bk6: 84a 1659580i bk7: 76a 1659639i bk8: 120a 1659687i bk9: 120a 1659532i bk10: 140a 1659587i bk11: 140a 1659388i bk12: 128a 1659742i bk13: 140a 1659491i bk14: 132a 1659706i bk15: 136a 1659517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00502399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1660034 n_nop=1658221 n_act=65 n_pre=49 n_req=442 n_rd=1676 n_write=23 bw_util=0.002047
n_activity=6087 dram_eff=0.5582
bk0: 80a 1659686i bk1: 92a 1659589i bk2: 72a 1659831i bk3: 68a 1659771i bk4: 76a 1659785i bk5: 84a 1659623i bk6: 80a 1659696i bk7: 68a 1659654i bk8: 116a 1659682i bk9: 124a 1659500i bk10: 132a 1659668i bk11: 140a 1659390i bk12: 140a 1659649i bk13: 136a 1659536i bk14: 132a 1659697i bk15: 136a 1659553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0049511
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1660034 n_nop=1658232 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.002036
n_activity=6042 dram_eff=0.5594
bk0: 88a 1659615i bk1: 84a 1659591i bk2: 84a 1659726i bk3: 72a 1659713i bk4: 64a 1659887i bk5: 68a 1659780i bk6: 88a 1659586i bk7: 76a 1659684i bk8: 112a 1659684i bk9: 112a 1659561i bk10: 136a 1659637i bk11: 132a 1659449i bk12: 136a 1659676i bk13: 128a 1659587i bk14: 148a 1659568i bk15: 140a 1659461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00575229
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1660034 n_nop=1658200 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.002067
n_activity=6253 dram_eff=0.5489
bk0: 72a 1659778i bk1: 84a 1659657i bk2: 84a 1659715i bk3: 76a 1659728i bk4: 76a 1659784i bk5: 68a 1659755i bk6: 68a 1659756i bk7: 76a 1659680i bk8: 120a 1659684i bk9: 128a 1659460i bk10: 148a 1659518i bk11: 144a 1659396i bk12: 136a 1659696i bk13: 140a 1659499i bk14: 140a 1659627i bk15: 132a 1659559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00519387
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1660034 n_nop=1658212 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.002063
n_activity=6060 dram_eff=0.565
bk0: 80a 1659758i bk1: 72a 1659715i bk2: 80a 1659733i bk3: 68a 1659768i bk4: 80a 1659761i bk5: 72a 1659738i bk6: 80a 1659686i bk7: 80a 1659590i bk8: 136a 1659559i bk9: 116a 1659550i bk10: 132a 1659650i bk11: 136a 1659417i bk12: 140a 1659651i bk13: 136a 1659524i bk14: 140a 1659650i bk15: 144a 1659351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00517098
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1660034 n_nop=1658200 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.002063
n_activity=6371 dram_eff=0.5374
bk0: 76a 1659747i bk1: 80a 1659733i bk2: 76a 1659782i bk3: 72a 1659723i bk4: 68a 1659871i bk5: 72a 1659715i bk6: 76a 1659680i bk7: 88a 1659538i bk8: 112a 1659712i bk9: 108a 1659626i bk10: 148a 1659556i bk11: 152a 1659290i bk12: 148a 1659575i bk13: 136a 1659545i bk14: 144a 1659590i bk15: 136a 1659496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00525652
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1660034 n_nop=1658289 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001996
n_activity=5507 dram_eff=0.6018
bk0: 68a 1659778i bk1: 76a 1659743i bk2: 92a 1659713i bk3: 92a 1659719i bk4: 76a 1659735i bk5: 64a 1659741i bk6: 68a 1659665i bk7: 80a 1659518i bk8: 108a 1659716i bk9: 112a 1659560i bk10: 132a 1659710i bk11: 136a 1659493i bk12: 132a 1659695i bk13: 144a 1659429i bk14: 136a 1659665i bk15: 124a 1659561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00528182
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1660034 n_nop=1658337 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001941
n_activity=5342 dram_eff=0.6031
bk0: 72a 1659783i bk1: 72a 1659701i bk2: 72a 1659816i bk3: 76a 1659733i bk4: 72a 1659805i bk5: 72a 1659702i bk6: 76a 1659639i bk7: 64a 1659656i bk8: 112a 1659722i bk9: 116a 1659515i bk10: 132a 1659678i bk11: 132a 1659485i bk12: 132a 1659724i bk13: 132a 1659572i bk14: 128a 1659728i bk15: 140a 1659468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00503604
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1660034 n_nop=1658209 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.002057
n_activity=6185 dram_eff=0.552
bk0: 88a 1659699i bk1: 76a 1659695i bk2: 80a 1659743i bk3: 72a 1659747i bk4: 72a 1659813i bk5: 80a 1659677i bk6: 80a 1659619i bk7: 72a 1659561i bk8: 128a 1659607i bk9: 128a 1659473i bk10: 136a 1659639i bk11: 140a 1659400i bk12: 132a 1659707i bk13: 140a 1659468i bk14: 132a 1659675i bk15: 128a 1659560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00518303

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[10]: Access = 2366, Miss = 211, Miss_rate = 0.089, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 51735
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12296
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102678
icnt_total_pkts_simt_to_mem=53035
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.32229
	minimum = 6
	maximum = 52
Network latency average = 8.23363
	minimum = 6
	maximum = 40
Slowest packet = 87104
Flit latency average = 7.98945
	minimum = 6
	maximum = 39
Slowest flit = 144091
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0484548
	minimum = 0.0405479 (at node 10)
	maximum = 0.0763014 (at node 44)
Accepted packet rate average = 0.0484548
	minimum = 0.0405479 (at node 10)
	maximum = 0.0763014 (at node 44)
Injected flit rate average = 0.0726822
	minimum = 0.0416438 (at node 20)
	maximum = 0.127123 (at node 44)
Accepted flit rate average= 0.0726822
	minimum = 0.0550685 (at node 42)
	maximum = 0.101781 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4264 (6 samples)
	minimum = 6 (6 samples)
	maximum = 61.5 (6 samples)
Network latency average = 10.4137 (6 samples)
	minimum = 6 (6 samples)
	maximum = 45.3333 (6 samples)
Flit latency average = 10.0802 (6 samples)
	minimum = 6 (6 samples)
	maximum = 44.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0182824 (6 samples)
	minimum = 0.0151391 (6 samples)
	maximum = 0.0252676 (6 samples)
Accepted packet rate average = 0.0182824 (6 samples)
	minimum = 0.0151391 (6 samples)
	maximum = 0.0252676 (6 samples)
Injected flit rate average = 0.0274458 (6 samples)
	minimum = 0.0154178 (6 samples)
	maximum = 0.0458621 (6 samples)
Accepted flit rate average = 0.0274458 (6 samples)
	minimum = 0.0206851 (6 samples)
	maximum = 0.0362434 (6 samples)
Injected packet size average = 1.50121 (6 samples)
Accepted packet size average = 1.50121 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 14 sec (734 sec)
gpgpu_simulation_rate = 38499 (inst/sec)
gpgpu_simulation_rate = 3051 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 642014
gpu_sim_insn = 4995458
gpu_ipc =       7.7809
gpu_tot_sim_cycle = 3108824
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      10.6967
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 430
gpu_stall_icnt2sh    = 18729
partiton_reqs_in_parallel = 14124308
partiton_reqs_in_parallel_total    = 19667746
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.8697
partiton_reqs_in_parallel_util = 14124308
partiton_reqs_in_parallel_util_total    = 19667746
gpu_sim_cycle_parition_util = 642014
gpu_tot_sim_cycle_parition_util    = 894008
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 15511
partiton_replys_in_parallel_total    = 51735
L2_BW  =       2.2900 GB/Sec
L2_BW_total  =       2.0502 GB/Sec
gpu_total_sim_rate=27212

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617441
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
792, 777, 776, 1000, 776, 777, 776, 777, 896, 777, 777, 777, 777, 999, 777, 777, 708, 708, 723, 708, 708, 708, 842, 708, 708, 708, 1024, 708, 723, 723, 708, 708, 664, 664, 664, 664, 679, 835, 664, 664, 835, 664, 664, 664, 679, 664, 664, 679, 597, 597, 597, 597, 612, 612, 597, 597, 597, 597, 597, 597, 597, 597, 597, 597, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5959
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1049
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:156619	W0_Idle:69082568	W0_Scoreboard:15574127	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 1432 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 3107150 
mrq_lat_table:4553 	320 	292 	1317 	427 	575 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50384 	9125 	14 	1 	1413 	141 	5791 	47 	79 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35348 	687 	108 	0 	23546 	2 	0 	0 	1 	1414 	141 	5790 	47 	79 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49838 	8990 	4506 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	2700 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1041 	117 	0 	3 	15 	18 	39 	47 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  2.388889  2.583333  2.692308  3.777778  3.153846  2.722222  2.937500  3.000000  3.642857  3.533333  3.812500  3.714286  4.800000  4.666667  4.272727  7.333333 
dram[1]:  2.500000  2.642857  3.083333  3.875000  3.181818  3.083333  3.076923  2.600000  3.642857  2.666667  4.272727  4.090909  7.333333  5.571429  5.300000  4.727273 
dram[2]:  2.285714  4.250000  2.437500  2.444444  3.166667  3.363636  3.166667  2.916667  3.055556  3.733333  3.866667  3.500000  5.714286  4.700000  7.400000  4.777778 
dram[3]:  2.631579  3.000000  3.090909  3.363636  2.500000  2.470588  2.916667  2.647059  3.571429  3.058824  4.181818  4.250000  4.700000  5.875000  5.714286  4.416667 
dram[4]:  3.307692  2.437500  3.083333  3.000000  2.727273  3.555556  2.928571  3.285714  3.846154  5.000000  4.153846  4.166667  4.727273  8.400000  5.222222  5.500000 
dram[5]:  2.866667  2.625000  2.444444  4.000000  3.000000  3.875000  3.714286  3.222222  3.615385  3.000000  3.388889  4.083333  7.166667  3.000000  3.769231  4.166667 
dram[6]:  2.933333  3.444444  3.083333  3.222222  2.714286  2.818182  2.636364  2.714286  2.950000  3.176471  3.916667  3.714286  3.437500  6.125000  4.900000  4.500000 
dram[7]:  3.250000  3.076923  3.714286  3.200000  2.500000  2.818182  3.250000  3.153846  4.200000  4.400000  3.933333  3.375000  4.636364  7.800000  5.100000  4.666667 
dram[8]:  3.375000  3.300000  3.545455  3.900000  2.916667  3.500000  2.769231  2.312500  4.181818  3.727273  3.923077  4.230769  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.714286  2.642857  2.157895  3.500000  3.090909  3.875000  3.285714  3.636364  3.714286  4.363636  5.875000  4.900000  4.636364  4.166667 
dram[10]:  4.125000  3.230769  2.529412  3.625000  3.727273  3.230769  2.764706  2.944444  2.700000  3.111111  4.181818  4.000000  5.555555  5.000000  3.923077 10.250000 
average row locality = 7595/2144 = 3.542444
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:       9653     15986     14693     16701      1322      3933      7248      7048      6518     12462     17684     22621     20966     24228     10065     10532
dram[1]:      12157      9637     14851     16591      3081      3726      5656      9134      7124      9920     24574     25696     19773     22629      8845      9329
dram[2]:       8425      9468     14521     12601      5092      6394      3358      4350      6026      7164     18082     26515     24479     20861     12611     16171
dram[3]:       7134     13492     16480     14106      2777      5837      2250      1270      9181      7642     24739     20699     19834     19825     13137     12757
dram[4]:       9820     14962     18205     16696      6600      4448      2980      1186      7063      7403     24536     22429     16831     20691     10831     15449
dram[5]:       9801     14853     14405     11827      4890      1637      8329      2817     10488      5905     19778     22428     20958     17060     11876     10746
dram[6]:      13742     10975     17117     20758      4687      4177      9987      1534      6608      6188     23264     26965     20215     17766     11283     12977
dram[7]:       8758      8516     18049     16502      5019      4502      3039      5311      8437      8052     21555     23990     17909     21007     14251     14184
dram[8]:      14117     10869     12156     12420      4243      4544      3155      3898      8527     13124     23810     22171     21030     18137     12998     15255
dram[9]:      16252     13508     15002     12848      4243      1499      4378      1634      8175     10606     25409     22817     17438     16884      9975     13633
dram[10]:      12342      9009     13537     21126      3081      1342      3813      1094      8002      6935     25173     21750     16395     20876      9992     12245
maximum mf latency per bank:
dram[0]:      52422    131302     10929     52484       387     95570    155904     92380     10608    107148     10844     96186    108758    134407     10817     10834
dram[1]:     133878     19560     37540     10881     53276     48004    154572    154621     31721     64071     46088     71124     13300     13318     10821     20137
dram[2]:      54468     26310     35583     26391     69927    110943     48645     77147     10607     36301     10869    108756     96782     71259     10885    172137
dram[3]:      56062    117496     18795     10921     64237     84333     20897       441     67790     64682     98015     11297     58620     60139     28628    175229
dram[4]:     120928    136719    144417     29784    144399     76926     60728       463     20637     10616    124818     50232     13300     13301     10853    172141
dram[5]:     116619    145430    144459     10903     92430       429    103336     13641     81998     10623     81543     11029     13300    129767     50562     28607
dram[6]:     133968     13100     61256     77290     48906     77036     95899       485     36264     10618     10800    157958    164824     50523     46007     70778
dram[7]:      10881     10850     10825     57981    148290     88314     60433     92366     10616     10646     81744     81679     47180     13318    172145     55935
dram[8]:      44894     18798     10777     10809     95554     77064     27119     85857     34158    113109    115428    124817    111155     47155    117115    122139
dram[9]:     133898     10782     96365     10829     87046       415     60113       521     10643     48799    118858     10861     13300     13317     10875     64351
dram[10]:      69766     20865     77367     96366     61488       407     69412       504     34226     10662     37032     34239     13310    117497     10878     10871
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2852159 n_nop=2849260 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001757
n_activity=14029 dram_eff=0.3571
bk0: 136a 2851346i bk1: 112a 2851528i bk2: 116a 2851583i bk3: 116a 2851598i bk4: 132a 2851538i bk5: 144a 2851244i bk6: 156a 2851237i bk7: 108a 2851428i bk8: 172a 2851415i bk9: 172a 2851255i bk10: 200a 2851239i bk11: 188a 2851168i bk12: 168a 2851553i bk13: 156a 2851466i bk14: 168a 2851535i bk15: 152a 2851471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00423854
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2852159 n_nop=2849379 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001696
n_activity=13228 dram_eff=0.3656
bk0: 136a 2851433i bk1: 124a 2851449i bk2: 116a 2851594i bk3: 112a 2851639i bk4: 116a 2851628i bk5: 132a 2851493i bk6: 124a 2851356i bk7: 128a 2851284i bk8: 168a 2851400i bk9: 180a 2851172i bk10: 176a 2851497i bk11: 172a 2851309i bk12: 152a 2851677i bk13: 148a 2851559i bk14: 172a 2851534i bk15: 168a 2851359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00355485
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2852159 n_nop=2849250 n_act=203 n_pre=187 n_req=698 n_rd=2428 n_write=91 bw_util=0.001766
n_activity=14011 dram_eff=0.3596
bk0: 156a 2851258i bk1: 124a 2851570i bk2: 132a 2851489i bk3: 144a 2851301i bk4: 124a 2851590i bk5: 128a 2851519i bk6: 128a 2851423i bk7: 124a 2851407i bk8: 188a 2851328i bk9: 192a 2851228i bk10: 200a 2851303i bk11: 176a 2851198i bk12: 148a 2851673i bk13: 164a 2851388i bk14: 140a 2851756i bk15: 160a 2851466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00335746
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2852159 n_nop=2849232 n_act=209 n_pre=193 n_req=713 n_rd=2416 n_write=109 bw_util=0.001771
n_activity=14297 dram_eff=0.3532
bk0: 152a 2851287i bk1: 128a 2851433i bk2: 128a 2851649i bk3: 120a 2851531i bk4: 148a 2851408i bk5: 132a 2851342i bk6: 128a 2851496i bk7: 140a 2851211i bk8: 172a 2851431i bk9: 176a 2851220i bk10: 164a 2851501i bk11: 180a 2851266i bk12: 164a 2851552i bk13: 160a 2851471i bk14: 148a 2851686i bk15: 176a 2851355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0033543
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2852159 n_nop=2849389 n_act=179 n_pre=163 n_req=682 n_rd=2328 n_write=100 bw_util=0.001703
n_activity=12895 dram_eff=0.3766
bk0: 128a 2851467i bk1: 136a 2851373i bk2: 132a 2851585i bk3: 104a 2851594i bk4: 104a 2851668i bk5: 120a 2851629i bk6: 132a 2851413i bk7: 140a 2851324i bk8: 168a 2851438i bk9: 164a 2851404i bk10: 184a 2851388i bk11: 180a 2851221i bk12: 172a 2851493i bk13: 148a 2851551i bk14: 160a 2851579i bk15: 156a 2851470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00373752
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2852159 n_nop=2849202 n_act=212 n_pre=196 n_req=719 n_rd=2440 n_write=109 bw_util=0.001787
n_activity=14429 dram_eff=0.3533
bk0: 140a 2851416i bk1: 136a 2851350i bk2: 140a 2851381i bk3: 128a 2851518i bk4: 124a 2851550i bk5: 104a 2851637i bk6: 96a 2851697i bk7: 108a 2851568i bk8: 164a 2851520i bk9: 188a 2851146i bk10: 212a 2851236i bk11: 180a 2851261i bk12: 156a 2851691i bk13: 216a 2850980i bk14: 172a 2851469i bk15: 176a 2851335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00348473
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2852159 n_nop=2849293 n_act=202 n_pre=186 n_req=687 n_rd=2388 n_write=90 bw_util=0.001738
n_activity=13876 dram_eff=0.3572
bk0: 144a 2851407i bk1: 112a 2851608i bk2: 128a 2851572i bk3: 108a 2851642i bk4: 128a 2851534i bk5: 112a 2851572i bk6: 112a 2851561i bk7: 128a 2851363i bk8: 192a 2851224i bk9: 180a 2851187i bk10: 172a 2851445i bk11: 188a 2851159i bk12: 188a 2851363i bk13: 164a 2851435i bk14: 168a 2851546i bk15: 164a 2851325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0033841
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2852159 n_nop=2849393 n_act=182 n_pre=166 n_req=675 n_rd=2324 n_write=94 bw_util=0.001696
n_activity=13176 dram_eff=0.367
bk0: 136a 2851534i bk1: 136a 2851453i bk2: 92a 2851798i bk3: 104a 2851600i bk4: 144a 2851413i bk5: 108a 2851567i bk6: 132a 2851470i bk7: 136a 2851345i bk8: 148a 2851585i bk9: 148a 2851450i bk10: 204a 2851295i bk11: 192a 2851106i bk12: 172a 2851508i bk13: 144a 2851613i bk14: 172a 2851524i bk15: 156a 2851459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00341566
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2852159 n_nop=2849432 n_act=179 n_pre=163 n_req=660 n_rd=2300 n_write=85 bw_util=0.001672
n_activity=12758 dram_eff=0.3739
bk0: 100a 2851685i bk1: 124a 2851579i bk2: 128a 2851606i bk3: 140a 2851547i bk4: 116a 2851598i bk5: 96a 2851640i bk6: 124a 2851395i bk7: 124a 2851253i bk8: 164a 2851498i bk9: 152a 2851390i bk10: 188a 2851466i bk11: 188a 2851225i bk12: 172a 2851489i bk13: 164a 2851359i bk14: 172a 2851466i bk15: 148a 2851460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347351
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2852159 n_nop=2849455 n_act=183 n_pre=167 n_req=653 n_rd=2268 n_write=86 bw_util=0.001651
n_activity=12886 dram_eff=0.3654
bk0: 104a 2851689i bk1: 96a 2851663i bk2: 132a 2851544i bk3: 128a 2851446i bk4: 136a 2851401i bk5: 120a 2851563i bk6: 112a 2851482i bk7: 108a 2851509i bk8: 164a 2851459i bk9: 148a 2851384i bk10: 184a 2851400i bk11: 176a 2851298i bk12: 160a 2851619i bk13: 164a 2851422i bk14: 168a 2851519i bk15: 168a 2851356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00333922
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2852159 n_nop=2849234 n_act=202 n_pre=186 n_req=725 n_rd=2416 n_write=121 bw_util=0.001779
n_activity=14265 dram_eff=0.3557
bk0: 116a 2851656i bk1: 132a 2851419i bk2: 148a 2851442i bk3: 104a 2851678i bk4: 128a 2851603i bk5: 132a 2851445i bk6: 140a 2851251i bk7: 160a 2851070i bk8: 188a 2851263i bk9: 192a 2851155i bk10: 164a 2851494i bk11: 176a 2851216i bk12: 164a 2851558i bk13: 156a 2851436i bk14: 172a 2851454i bk15: 144a 2851590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00348368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12296
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.02285
	minimum = 6
	maximum = 34
Network latency average = 7.01766
	minimum = 6
	maximum = 29
Slowest packet = 104140
Flit latency average = 6.56695
	minimum = 6
	maximum = 28
Slowest flit = 156499
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000483199
	minimum = 0.000293608 (at node 24)
	maximum = 0.000690796 (at node 1)
Accepted packet rate average = 0.000483199
	minimum = 0.000293608 (at node 24)
	maximum = 0.000690796 (at node 1)
Injected flit rate average = 0.000725624
	minimum = 0.000309184 (at node 24)
	maximum = 0.00119702 (at node 38)
Accepted flit rate average= 0.000725624
	minimum = 0.00057164 (at node 24)
	maximum = 0.00125621 (at node 1)
Injected packet length average = 1.50171
Accepted packet length average = 1.50171
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.6544 (7 samples)
	minimum = 6 (7 samples)
	maximum = 57.5714 (7 samples)
Network latency average = 9.92854 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43 (7 samples)
Flit latency average = 9.57833 (7 samples)
	minimum = 6 (7 samples)
	maximum = 42.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0157396 (7 samples)
	minimum = 0.0130183 (7 samples)
	maximum = 0.0217567 (7 samples)
Accepted packet rate average = 0.0157396 (7 samples)
	minimum = 0.0130183 (7 samples)
	maximum = 0.0217567 (7 samples)
Injected flit rate average = 0.0236286 (7 samples)
	minimum = 0.0132594 (7 samples)
	maximum = 0.0394814 (7 samples)
Accepted flit rate average = 0.0236286 (7 samples)
	minimum = 0.0178117 (7 samples)
	maximum = 0.0312452 (7 samples)
Injected packet size average = 1.50122 (7 samples)
Accepted packet size average = 1.50122 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 22 sec (1222 sec)
gpgpu_simulation_rate = 27212 (inst/sec)
gpgpu_simulation_rate = 2544 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3812
gpu_sim_insn = 4456084
gpu_ipc =    1168.9623
gpu_tot_sim_cycle = 3334786
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      11.3081
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 430
gpu_stall_icnt2sh    = 18729
partiton_reqs_in_parallel = 83864
partiton_reqs_in_parallel_total    = 33792054
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1583
partiton_reqs_in_parallel_util = 83864
partiton_reqs_in_parallel_util_total    = 33792054
gpu_sim_cycle_parition_util = 3812
gpu_tot_sim_cycle_parition_util    = 1536022
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     291.6871 GB/Sec
L2_BW_total  =       2.2447 GB/Sec
gpu_total_sim_rate=30485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703636
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
897, 882, 896, 1120, 881, 882, 881, 897, 1001, 882, 882, 882, 897, 1104, 912, 897, 813, 813, 828, 828, 828, 813, 947, 828, 813, 813, 1144, 813, 828, 828, 813, 828, 784, 769, 784, 769, 799, 940, 784, 784, 940, 769, 769, 769, 784, 769, 784, 784, 681, 681, 681, 681, 726, 711, 681, 681, 711, 681, 696, 696, 681, 681, 681, 696, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7680
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1619
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1175
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:174111	W0_Idle:69095999	W0_Scoreboard:15617343	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 1246 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 3334785 
mrq_lat_table:4553 	320 	292 	1317 	427 	575 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62043 	9197 	14 	1 	1413 	141 	5791 	47 	79 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	44148 	1279 	294 	224 	25399 	69 	9 	0 	1 	1414 	141 	5790 	47 	79 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57400 	9591 	4514 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	6260 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1048 	117 	0 	3 	15 	18 	39 	47 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  2.388889  2.583333  2.692308  3.777778  3.153846  2.722222  2.937500  3.000000  3.642857  3.533333  3.812500  3.714286  4.800000  4.666667  4.272727  7.333333 
dram[1]:  2.500000  2.642857  3.083333  3.875000  3.181818  3.083333  3.076923  2.600000  3.642857  2.666667  4.272727  4.090909  7.333333  5.571429  5.300000  4.727273 
dram[2]:  2.285714  4.250000  2.437500  2.444444  3.166667  3.363636  3.166667  2.916667  3.055556  3.733333  3.866667  3.500000  5.714286  4.700000  7.400000  4.777778 
dram[3]:  2.631579  3.000000  3.090909  3.363636  2.500000  2.470588  2.916667  2.647059  3.571429  3.058824  4.181818  4.250000  4.700000  5.875000  5.714286  4.416667 
dram[4]:  3.307692  2.437500  3.083333  3.000000  2.727273  3.555556  2.928571  3.285714  3.846154  5.000000  4.153846  4.166667  4.727273  8.400000  5.222222  5.500000 
dram[5]:  2.866667  2.625000  2.444444  4.000000  3.000000  3.875000  3.714286  3.222222  3.615385  3.000000  3.388889  4.083333  7.166667  3.000000  3.769231  4.166667 
dram[6]:  2.933333  3.444444  3.083333  3.222222  2.714286  2.818182  2.636364  2.714286  2.950000  3.176471  3.916667  3.714286  3.437500  6.125000  4.900000  4.500000 
dram[7]:  3.250000  3.076923  3.714286  3.200000  2.500000  2.818182  3.250000  3.153846  4.200000  4.400000  3.933333  3.375000  4.636364  7.800000  5.100000  4.666667 
dram[8]:  3.375000  3.300000  3.545455  3.900000  2.916667  3.500000  2.769231  2.312500  4.181818  3.727273  3.923077  4.230769  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.714286  2.642857  2.157895  3.500000  3.090909  3.875000  3.285714  3.636364  3.714286  4.363636  5.875000  4.900000  4.636364  4.166667 
dram[10]:  4.125000  3.230769  2.529412  3.625000  3.727273  3.230769  2.764706  2.944444  2.700000  3.111111  4.181818  4.000000  5.555555  5.000000  3.923077 10.250000 
average row locality = 7595/2144 = 3.542444
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:       9696     16059     14752     16768      1572      4105      7523      7445      6740     12694     17882     22859     21184     24492     10287     10803
dram[1]:      12254      9673     14898     16681      3340      4053      5975      9445      7352     10179     24822     25963     20043     22916      9073      9546
dram[2]:       8474      9573     14562     12663      5329      6639      3690      4711      6258      7390     18311     26761     24783     21114     12917     16462
dram[3]:       7181     13538     16576     14133      3007      6062      2620      1543      9448      7873     24984     20954     20054     20059     13402     12957
dram[4]:       9859     15043     18279     16744      6950      4787      3269      1442      7301      7677     24746     22695     17036     20934     11069     15679
dram[5]:       9860     14897     14443     11888      5150      1951      8771      3234     10752      6104     19978     22662     21204     17225     12128     10967
dram[6]:      13828     11055     17200     20842      4980      4510     10377      1830      6807      6416     23534     27207     20412     17988     11557     13248
dram[7]:       8838      8590     18123     16559      5226      4815      3340      5595      8753      8334     21792     24230     18139     21286     14484     14466
dram[8]:      14221     10977     12192     12480      4528      4873      3516      4245      8864     13441     24081     22413     23636     18347     13198     15504
dram[9]:      16350     13583     15069     12926      4497      1776      4747      2035      8437     10870     25652     23094     17707     17140     10171     13819
dram[10]:      12434      9075     13609     21227      3308      1555      4073      1339      8234      7144     25437     21956     16616     21128     10202     12512
maximum mf latency per bank:
dram[0]:      52422    131302     10929     52484       387     95570    155904     92380     10608    107148     10844     96186    108758    134407     10817     10834
dram[1]:     133878     19560     37540     10881     53276     48004    154572    154621     31721     64071     46088     71124     13300     13318     10821     20137
dram[2]:      54468     26310     35583     26391     69927    110943     48645     77147     10607     36301     10869    108756     96782     71259     10885    172137
dram[3]:      56062    117496     18795     10921     64237     84333     20897       441     67790     64682     98015     11297     58620     60139     28628    175229
dram[4]:     120928    136719    144417     29784    144399     76926     60728       463     20637     10616    124818     50232     13300     13301     10853    172141
dram[5]:     116619    145430    144459     10903     92430       429    103336     13641     81998     10623     81543     11029     13300    129767     50562     28607
dram[6]:     133968     13100     61256     77290     48906     77036     95899       485     36264     10618     10800    157958    164824     50523     46007     70778
dram[7]:      10881     10850     10825     57981    148290     88314     60433     92366     10616     10646     81744     81679     47180     13318    172145     55935
dram[8]:      44894     18798     10777     10809     95554     77064     27119     85857     34158    113109    115428    124817    111155     47155    117115    122139
dram[9]:     133898     10782     96365     10829     87046       415     60113       521     10643     48799    118858     10861     13300     13317     10875     64351
dram[10]:      69766     20865     77367     96366     61488       407     69412       504     34226     10662     37032     34239     13310    117497     10878     10871
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859236 n_nop=2856337 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001752
n_activity=14029 dram_eff=0.3571
bk0: 136a 2858423i bk1: 112a 2858605i bk2: 116a 2858660i bk3: 116a 2858675i bk4: 132a 2858615i bk5: 144a 2858321i bk6: 156a 2858314i bk7: 108a 2858505i bk8: 172a 2858492i bk9: 172a 2858332i bk10: 200a 2858316i bk11: 188a 2858245i bk12: 168a 2858630i bk13: 156a 2858543i bk14: 168a 2858612i bk15: 152a 2858548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00422805
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859236 n_nop=2856456 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001691
n_activity=13228 dram_eff=0.3656
bk0: 136a 2858510i bk1: 124a 2858526i bk2: 116a 2858671i bk3: 112a 2858716i bk4: 116a 2858705i bk5: 132a 2858570i bk6: 124a 2858433i bk7: 128a 2858361i bk8: 168a 2858477i bk9: 180a 2858249i bk10: 176a 2858574i bk11: 172a 2858386i bk12: 152a 2858754i bk13: 148a 2858636i bk14: 172a 2858611i bk15: 168a 2858436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00354605
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859236 n_nop=2856327 n_act=203 n_pre=187 n_req=698 n_rd=2428 n_write=91 bw_util=0.001762
n_activity=14011 dram_eff=0.3596
bk0: 156a 2858335i bk1: 124a 2858647i bk2: 132a 2858566i bk3: 144a 2858378i bk4: 124a 2858667i bk5: 128a 2858596i bk6: 128a 2858500i bk7: 124a 2858484i bk8: 188a 2858405i bk9: 192a 2858305i bk10: 200a 2858380i bk11: 176a 2858275i bk12: 148a 2858750i bk13: 164a 2858465i bk14: 140a 2858833i bk15: 160a 2858543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00334915
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859236 n_nop=2856309 n_act=209 n_pre=193 n_req=713 n_rd=2416 n_write=109 bw_util=0.001766
n_activity=14297 dram_eff=0.3532
bk0: 152a 2858364i bk1: 128a 2858510i bk2: 128a 2858726i bk3: 120a 2858608i bk4: 148a 2858485i bk5: 132a 2858419i bk6: 128a 2858573i bk7: 140a 2858288i bk8: 172a 2858508i bk9: 176a 2858297i bk10: 164a 2858578i bk11: 180a 2858343i bk12: 164a 2858629i bk13: 160a 2858548i bk14: 148a 2858763i bk15: 176a 2858432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.003346
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859236 n_nop=2856466 n_act=179 n_pre=163 n_req=682 n_rd=2328 n_write=100 bw_util=0.001698
n_activity=12895 dram_eff=0.3766
bk0: 128a 2858544i bk1: 136a 2858450i bk2: 132a 2858662i bk3: 104a 2858671i bk4: 104a 2858745i bk5: 120a 2858706i bk6: 132a 2858490i bk7: 140a 2858401i bk8: 168a 2858515i bk9: 164a 2858481i bk10: 184a 2858465i bk11: 180a 2858298i bk12: 172a 2858570i bk13: 148a 2858628i bk14: 160a 2858656i bk15: 156a 2858547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00372827
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859236 n_nop=2856279 n_act=212 n_pre=196 n_req=719 n_rd=2440 n_write=109 bw_util=0.001783
n_activity=14429 dram_eff=0.3533
bk0: 140a 2858493i bk1: 136a 2858427i bk2: 140a 2858458i bk3: 128a 2858595i bk4: 124a 2858627i bk5: 104a 2858714i bk6: 96a 2858774i bk7: 108a 2858645i bk8: 164a 2858597i bk9: 188a 2858223i bk10: 212a 2858313i bk11: 180a 2858338i bk12: 156a 2858768i bk13: 216a 2858057i bk14: 172a 2858546i bk15: 176a 2858412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0034761
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859236 n_nop=2856370 n_act=202 n_pre=186 n_req=687 n_rd=2388 n_write=90 bw_util=0.001733
n_activity=13876 dram_eff=0.3572
bk0: 144a 2858484i bk1: 112a 2858685i bk2: 128a 2858649i bk3: 108a 2858719i bk4: 128a 2858611i bk5: 112a 2858649i bk6: 112a 2858638i bk7: 128a 2858440i bk8: 192a 2858301i bk9: 180a 2858264i bk10: 172a 2858522i bk11: 188a 2858236i bk12: 188a 2858440i bk13: 164a 2858512i bk14: 168a 2858623i bk15: 164a 2858402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00337573
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859236 n_nop=2856470 n_act=182 n_pre=166 n_req=675 n_rd=2324 n_write=94 bw_util=0.001691
n_activity=13176 dram_eff=0.367
bk0: 136a 2858611i bk1: 136a 2858530i bk2: 92a 2858875i bk3: 104a 2858677i bk4: 144a 2858490i bk5: 108a 2858644i bk6: 132a 2858547i bk7: 136a 2858422i bk8: 148a 2858662i bk9: 148a 2858527i bk10: 204a 2858372i bk11: 192a 2858183i bk12: 172a 2858585i bk13: 144a 2858690i bk14: 172a 2858601i bk15: 156a 2858536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0034072
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859236 n_nop=2856509 n_act=179 n_pre=163 n_req=660 n_rd=2300 n_write=85 bw_util=0.001668
n_activity=12758 dram_eff=0.3739
bk0: 100a 2858762i bk1: 124a 2858656i bk2: 128a 2858683i bk3: 140a 2858624i bk4: 116a 2858675i bk5: 96a 2858717i bk6: 124a 2858472i bk7: 124a 2858330i bk8: 164a 2858575i bk9: 152a 2858467i bk10: 188a 2858543i bk11: 188a 2858302i bk12: 172a 2858566i bk13: 164a 2858436i bk14: 172a 2858543i bk15: 148a 2858537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00346491
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859236 n_nop=2856532 n_act=183 n_pre=167 n_req=653 n_rd=2268 n_write=86 bw_util=0.001647
n_activity=12886 dram_eff=0.3654
bk0: 104a 2858766i bk1: 96a 2858740i bk2: 132a 2858621i bk3: 128a 2858523i bk4: 136a 2858478i bk5: 120a 2858640i bk6: 112a 2858559i bk7: 108a 2858586i bk8: 164a 2858536i bk9: 148a 2858461i bk10: 184a 2858477i bk11: 176a 2858375i bk12: 160a 2858696i bk13: 164a 2858499i bk14: 168a 2858596i bk15: 168a 2858433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00333096
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2859236 n_nop=2856311 n_act=202 n_pre=186 n_req=725 n_rd=2416 n_write=121 bw_util=0.001775
n_activity=14265 dram_eff=0.3557
bk0: 116a 2858733i bk1: 132a 2858496i bk2: 148a 2858519i bk3: 104a 2858755i bk4: 128a 2858680i bk5: 132a 2858522i bk6: 140a 2858328i bk7: 160a 2858147i bk8: 188a 2858340i bk9: 192a 2858232i bk10: 164a 2858571i bk11: 176a 2858293i bk12: 164a 2858635i bk13: 156a 2858513i bk14: 172a 2858531i bk15: 144a 2858667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12296
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6104
	minimum = 6
	maximum = 308
Network latency average = 9.48103
	minimum = 6
	maximum = 202
Slowest packet = 136908
Flit latency average = 9.2378
	minimum = 6
	maximum = 202
Slowest flit = 206504
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0615639
	minimum = 0.0481501 (at node 11)
	maximum = 0.182367 (at node 44)
Accepted packet rate average = 0.0615639
	minimum = 0.0481501 (at node 11)
	maximum = 0.182367 (at node 44)
Injected flit rate average = 0.0923458
	minimum = 0.0591708 (at node 11)
	maximum = 0.231042 (at node 44)
Accepted flit rate average= 0.0923458
	minimum = 0.0766203 (at node 47)
	maximum = 0.316059 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5239 (8 samples)
	minimum = 6 (8 samples)
	maximum = 88.875 (8 samples)
Network latency average = 9.8726 (8 samples)
	minimum = 6 (8 samples)
	maximum = 62.875 (8 samples)
Flit latency average = 9.53577 (8 samples)
	minimum = 6 (8 samples)
	maximum = 62.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0214677 (8 samples)
	minimum = 0.0174098 (8 samples)
	maximum = 0.0418329 (8 samples)
Accepted packet rate average = 0.0214677 (8 samples)
	minimum = 0.0174098 (8 samples)
	maximum = 0.0418329 (8 samples)
Injected flit rate average = 0.0322183 (8 samples)
	minimum = 0.0189983 (8 samples)
	maximum = 0.0634264 (8 samples)
Accepted flit rate average = 0.0322183 (8 samples)
	minimum = 0.0251628 (8 samples)
	maximum = 0.0668469 (8 samples)
Injected packet size average = 1.50078 (8 samples)
Accepted packet size average = 1.50078 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 37 sec (1237 sec)
gpgpu_simulation_rate = 30485 (inst/sec)
gpgpu_simulation_rate = 2695 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 120922
gpu_sim_insn = 5111858
gpu_ipc =      42.2740
gpu_tot_sim_cycle = 3682930
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      11.6271
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 430
gpu_stall_icnt2sh    = 18729
partiton_reqs_in_parallel = 2660284
partiton_reqs_in_parallel_total    = 33875918
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9204
partiton_reqs_in_parallel_util = 2660284
partiton_reqs_in_parallel_util_total    = 33875918
gpu_sim_cycle_parition_util = 120922
gpu_tot_sim_cycle_parition_util    = 1539834
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =      38.3206 GB/Sec
L2_BW_total  =       3.2907 GB/Sec
gpu_total_sim_rate=31743

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868549
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1287, 1167, 1156, 1235, 1416, 997, 996, 1220, 1287, 997, 1142, 1286, 1209, 1415, 1027, 1012, 951, 951, 966, 1215, 966, 951, 1085, 1136, 951, 1319, 1282, 1018, 1240, 966, 1174, 966, 853, 1059, 1102, 838, 868, 1009, 1050, 998, 1009, 838, 1035, 838, 1076, 838, 1102, 853, 796, 1175, 796, 796, 1156, 1230, 796, 1136, 826, 796, 1034, 811, 796, 796, 915, 811, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8471
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2410
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1175
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:200053	W0_Idle:72868033	W0_Scoreboard:18143658	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 843 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 3682662 
mrq_lat_table:11383 	371 	369 	3770 	787 	594 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106087 	13949 	14 	1 	1415 	146 	5811 	98 	93 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	86319 	1351 	294 	224 	31950 	69 	9 	0 	1 	1417 	145 	5810 	98 	93 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	94750 	9805 	4514 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	17584 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1234 	118 	2 	6 	17 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  2.061224  2.230769  2.152174  2.827586  2.250000  2.020000  2.325581  2.410256  2.355556  2.500000  2.583333  2.565217  2.538461  2.789474  2.787879  3.062500 
dram[1]:  2.170732  2.250000  2.315789  2.485714  2.195122  2.097561  2.750000  2.133333  2.244898  2.355556  2.511111  2.555556  3.344828  2.666667  3.088235  3.096774 
dram[2]:  2.060000  2.562500  2.095238  2.021739  2.219512  2.250000  2.142857  2.250000  2.363636  2.413043  2.825000  2.227273  2.800000  2.848485  2.758621  3.275862 
dram[3]:  2.019608  2.424242  2.135135  2.100000  1.905660  2.080000  2.186047  2.289474  3.000000  2.365385  2.444444  2.589744  2.631579  2.800000  2.700000  2.621622 
dram[4]:  2.341463  2.210526  2.130435  2.125000  2.051282  2.410256  2.238095  2.666667  2.621622  2.309524  2.428571  2.707317  3.259259  3.233333  2.783784  2.787879 
dram[5]:  2.190476  2.239130  1.921569  2.696970  2.081633  2.452381  2.212766  2.243243  2.274510  2.350000  2.479167  2.657895  2.794118  2.488372  2.340000  2.675000 
dram[6]:  2.628572  2.045455  2.404762  2.026316  2.268293  2.441860  2.044445  2.090909  2.169811  2.469388  2.560976  2.291667  2.568182  3.357143  3.025641  2.800000 
dram[7]:  2.200000  2.365854  2.189189  2.166667  1.890625  2.184211  2.457143  2.279070  2.542857  2.441860  2.500000  2.312500  2.600000  3.448276  3.057143  2.540540 
dram[8]:  2.000000  2.350000  2.119048  2.562500  1.977273  2.173913  2.040000  2.159091  2.564103  2.367347  2.842105  2.769231  3.031250  2.805556  2.710526  2.942857 
dram[9]:  2.514286  2.021277  2.136364  1.959184  1.980769  2.285714  2.361111  2.529412  2.187500  2.439024  2.525000  3.088235  3.066667  3.121212  2.864865  2.837838 
dram[10]:  2.838710  2.139535  2.135135  2.146342  2.414634  2.363636  2.265306  2.428571  2.355556  2.500000  2.452381  2.434783  3.200000  2.937500  2.812500  3.233333 
average row locality = 17385/7167 = 2.425701
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        27        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        29        25        28        20        27        24        32        28 
dram[2]:        27        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        25        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        21        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        21        29        22        25        28        33        30 
dram[6]:        23        22        29        16        24        29        23        32        30        32        22        24        31        25        33        26 
dram[7]:        19        26        20        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        26        28        30        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        31        25        28        26        26        23        27 
total reads: 4474
bank skew: 34/15 = 2.27
chip skew: 437/372 = 1.17
average mf latency per bank:
dram[0]:       4908      6115      5807      7431      1059      2835      4171      2744      3752      6234      9212     10492     10705     10130      5808      5636
dram[1]:       6264      4885      7200      6559      2141      2089      2922      4208      4063      5029     10732     13121      9572      9935      5027      5988
dram[2]:       4524      4459      7260      6604      2978      2943      1831      2529      3768      4138      9908     13802     10742     11032      7034      7919
dram[3]:       4059      7483      8154      7454      1742      3181      1365      1211      4769      3787     10872     11030      9874      8973      5331      7581
dram[4]:       5647      7607      7961      6560      2999      2160      1809      1047      4207      4216     11702     10681     10814      9517      6161      7884
dram[5]:       5384      7037      7118      5913      4041       923      2584      1583      4832      4172     10700     11437     10000     11538      5655      5721
dram[6]:       7795      4421      6797      8438      2475      1725      3782      1077      4108      3314     11005     13293     10343      9873      5573      6490
dram[7]:       4983      4080      6873      6405      2924      2653      1941      2702      4596      3893     11660     12240      9331      8709      7346      7142
dram[8]:       4570      4330      5917      6708      2727      2862      1667      2169      4512      5139     11750     11833     13158      9169      7285      6775
dram[9]:       5841      4361      6588      5914      2148      1056      2281      1194      4160      4726     13673     10920      9623      8597      5531      6970
dram[10]:       5109      5002      8133      7974      1757       996      2255      1125      4645      3730     11788     10647      9100     10754      6433      5941
maximum mf latency per bank:
dram[0]:      52422    131302     10929     52484       387     95570    155904     92380     10608    107148     10844     96186    108758    134407     16900     30895
dram[1]:     133878     31096     39219     10881     53276     48004    154572    154621     31721     64071     46088     71124     13300     16853     10821     23707
dram[2]:      54468     26310     35583     26391     69927    110943     48645     77147     10607     36301     10869    108756     96782     71259     20391    172137
dram[3]:      56062    117496     31006     30985     64237     84333     20897       441     67790     64682     98015     11297     58620     60139     28628    175229
dram[4]:     120928    136719    144417     29784    144399     76926     60728       463     20637     21246    124818     50232     14193     13301     23716    172141
dram[5]:     116619    145430    144459     10903     92430       429    103336     13641     81998     10623     81543     11029     13300    129767     50562     28607
dram[6]:     133968     13100     61256     77290     48906     77036     95899       485     36264     10618     10800    157958    164824     50523     46007     70778
dram[7]:      10881     10850     39210     57981    148290     88314     60433     92366     10616     10646     81744     81679     47180     13318    172145     55935
dram[8]:      44894     18798     10777     10809     95554     77064     27119     85857     34158    113109    115428    124817    111155     47155    117115    122139
dram[9]:     133898     30972     96365     39247     87046       415     60113       521     10643     48799    118858     10861     14023     13317     20370     64351
dram[10]:      69766     31067     77367     96366     61488       407     69412       504     34226     10662     37032     34239     13310    117497     16890     20686
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083769 n_nop=3077278 n_act=667 n_pre=651 n_req=1621 n_rd=4736 n_write=437 bw_util=0.003355
n_activity=34628 dram_eff=0.2988
bk0: 296a 3081617i bk1: 252a 3081972i bk2: 288a 3081834i bk3: 244a 3082307i bk4: 280a 3081869i bk5: 288a 3081637i bk6: 288a 3081738i bk7: 268a 3081750i bk8: 320a 3081702i bk9: 332a 3081540i bk10: 360a 3081446i bk11: 352a 3081382i bk12: 292a 3081923i bk13: 312a 3081782i bk14: 276a 3082190i bk15: 288a 3081966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00578189
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083769 n_nop=3077590 n_act=622 n_pre=606 n_req=1540 n_rd=4548 n_write=403 bw_util=0.003211
n_activity=33158 dram_eff=0.2986
bk0: 256a 3082013i bk1: 272a 3081983i bk2: 256a 3082129i bk3: 256a 3082073i bk4: 272a 3081957i bk5: 260a 3081907i bk6: 288a 3081902i bk7: 280a 3081652i bk8: 324a 3081618i bk9: 324a 3081492i bk10: 340a 3081665i bk11: 288a 3081865i bk12: 280a 3082259i bk13: 288a 3081956i bk14: 292a 3082122i bk15: 272a 3082081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00510025
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083769 n_nop=3077437 n_act=644 n_pre=628 n_req=1544 n_rd=4688 n_write=372 bw_util=0.003282
n_activity=34340 dram_eff=0.2947
bk0: 304a 3081647i bk1: 248a 3082185i bk2: 268a 3082087i bk3: 292a 3081835i bk4: 268a 3082062i bk5: 300a 3081831i bk6: 300a 3081586i bk7: 272a 3081817i bk8: 324a 3081865i bk9: 336a 3081628i bk10: 344a 3081779i bk11: 308a 3081661i bk12: 292a 3082083i bk13: 284a 3082024i bk14: 256a 3082426i bk15: 292a 3082117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0046735
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083769 n_nop=3077280 n_act=672 n_pre=656 n_req=1591 n_rd=4760 n_write=401 bw_util=0.003347
n_activity=35219 dram_eff=0.2931
bk0: 304a 3081605i bk1: 244a 3082167i bk2: 256a 3082208i bk3: 264a 3082065i bk4: 300a 3081647i bk5: 308a 3081558i bk6: 276a 3081805i bk7: 252a 3081968i bk8: 316a 3081934i bk9: 372a 3081322i bk10: 328a 3081742i bk11: 316a 3081787i bk12: 300a 3081981i bk13: 320a 3081751i bk14: 308a 3081773i bk15: 296a 3081958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00487909
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083769 n_nop=3077541 n_act=620 n_pre=604 n_req=1539 n_rd=4620 n_write=384 bw_util=0.003245
n_activity=33020 dram_eff=0.3031
bk0: 288a 3081951i bk1: 256a 3082093i bk2: 300a 3081840i bk3: 272a 3081994i bk4: 236a 3082068i bk5: 292a 3081961i bk6: 272a 3081861i bk7: 288a 3081783i bk8: 292a 3082059i bk9: 300a 3081758i bk10: 368a 3081533i bk11: 340a 3081579i bk12: 260a 3082373i bk13: 280a 3082064i bk14: 304a 3082029i bk15: 272a 3082036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00497508
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083769 n_nop=3077161 n_act=691 n_pre=675 n_req=1630 n_rd=4816 n_write=426 bw_util=0.0034
n_activity=35426 dram_eff=0.2959
bk0: 268a 3081905i bk1: 296a 3081739i bk2: 292a 3081767i bk3: 264a 3082160i bk4: 304a 3081738i bk5: 276a 3081793i bk6: 300a 3081609i bk7: 256a 3081995i bk8: 352a 3081446i bk9: 292a 3081857i bk10: 360a 3081620i bk11: 316a 3081776i bk12: 280a 3082142i bk13: 316a 3081753i bk14: 336a 3081632i bk15: 308a 3081775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00514046
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083769 n_nop=3077132 n_act=680 n_pre=664 n_req=1639 n_rd=4872 n_write=421 bw_util=0.003433
n_activity=35602 dram_eff=0.2973
bk0: 276a 3082069i bk1: 272a 3081849i bk2: 288a 3081799i bk3: 244a 3082105i bk4: 276a 3082003i bk5: 304a 3081704i bk6: 276a 3081781i bk7: 332a 3081205i bk8: 340a 3081498i bk9: 356a 3081389i bk10: 332a 3081836i bk11: 344a 3081386i bk12: 328a 3081766i bk13: 276a 3082158i bk14: 340a 3081823i bk15: 288a 3081828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00522737
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083769 n_nop=3077432 n_act=648 n_pre=632 n_req=1559 n_rd=4664 n_write=393 bw_util=0.00328
n_activity=33659 dram_eff=0.3005
bk0: 232a 3082198i bk1: 284a 3081849i bk2: 244a 3082238i bk3: 268a 3081964i bk4: 352a 3081236i bk5: 252a 3082058i bk6: 264a 3082148i bk7: 284a 3081646i bk8: 276a 3082123i bk9: 316a 3081692i bk10: 356a 3081660i bk11: 340a 3081429i bk12: 300a 3081891i bk13: 288a 3082029i bk14: 312a 3082011i bk15: 296a 3081926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00506101
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083769 n_nop=3077390 n_act=652 n_pre=636 n_req=1581 n_rd=4680 n_write=411 bw_util=0.003302
n_activity=34438 dram_eff=0.2957
bk0: 292a 3081673i bk1: 284a 3081891i bk2: 268a 3081968i bk3: 248a 3082248i bk4: 268a 3082032i bk5: 284a 3081720i bk6: 296a 3081449i bk7: 288a 3081655i bk8: 304a 3081955i bk9: 348a 3081454i bk10: 324a 3081963i bk11: 316a 3081788i bk12: 284a 3082214i bk13: 292a 3081892i bk14: 292a 3082007i bk15: 292a 3081797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00512036
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083769 n_nop=3077497 n_act=639 n_pre=623 n_req=1560 n_rd=4600 n_write=410 bw_util=0.003249
n_activity=33935 dram_eff=0.2953
bk0: 264a 3082169i bk1: 284a 3081743i bk2: 280a 3081887i bk3: 288a 3081660i bk4: 292a 3081587i bk5: 276a 3081815i bk6: 244a 3082019i bk7: 252a 3082004i bk8: 328a 3081725i bk9: 304a 3081717i bk10: 312a 3081947i bk11: 312a 3081825i bk12: 272a 3082253i bk13: 296a 3082014i bk14: 300a 3082071i bk15: 296a 3081952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0049459
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083769 n_nop=3077443 n_act=633 n_pre=617 n_req=1581 n_rd=4660 n_write=416 bw_util=0.003292
n_activity=34478 dram_eff=0.2944
bk0: 248a 3082210i bk1: 276a 3081930i bk2: 252a 3082215i bk3: 268a 3081958i bk4: 280a 3081948i bk5: 288a 3081741i bk6: 328a 3081499i bk7: 288a 3081651i bk8: 328a 3081755i bk9: 356a 3081519i bk10: 312a 3081833i bk11: 336a 3081463i bk12: 280a 3082224i bk13: 272a 3082055i bk14: 268a 3082286i bk15: 280a 3082070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00489855

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 559, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12345
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13738
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.96887
	minimum = 6
	maximum = 27
Network latency average = 6.96557
	minimum = 6
	maximum = 23
Slowest packet = 158609
Flit latency average = 6.46004
	minimum = 6
	maximum = 22
Slowest flit = 238264
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00808594
	minimum = 0.00599978 (at node 13)
	maximum = 0.00983287 (at node 40)
Accepted packet rate average = 0.00808594
	minimum = 0.00599978 (at node 13)
	maximum = 0.00983287 (at node 40)
Injected flit rate average = 0.0121843
	minimum = 0.00726921 (at node 13)
	maximum = 0.017743 (at node 35)
Accepted flit rate average= 0.0121843
	minimum = 0.0101678 (at node 31)
	maximum = 0.0158037 (at node 7)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0178 (9 samples)
	minimum = 6 (9 samples)
	maximum = 82 (9 samples)
Network latency average = 9.5496 (9 samples)
	minimum = 6 (9 samples)
	maximum = 58.4444 (9 samples)
Flit latency average = 9.19402 (9 samples)
	minimum = 6 (9 samples)
	maximum = 57.7778 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0199808 (9 samples)
	minimum = 0.016142 (9 samples)
	maximum = 0.0382774 (9 samples)
Accepted packet rate average = 0.0199808 (9 samples)
	minimum = 0.016142 (9 samples)
	maximum = 0.0382774 (9 samples)
Injected flit rate average = 0.0299923 (9 samples)
	minimum = 0.0176951 (9 samples)
	maximum = 0.0583505 (9 samples)
Accepted flit rate average = 0.0299923 (9 samples)
	minimum = 0.0234967 (9 samples)
	maximum = 0.0611754 (9 samples)
Injected packet size average = 1.50105 (9 samples)
Accepted packet size average = 1.50105 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 29 sec (1349 sec)
gpgpu_simulation_rate = 31743 (inst/sec)
gpgpu_simulation_rate = 2730 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7728
gpu_sim_insn = 4498644
gpu_ipc =     582.1227
gpu_tot_sim_cycle = 3912808
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      12.0938
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 430
gpu_stall_icnt2sh    = 18737
partiton_reqs_in_parallel = 170016
partiton_reqs_in_parallel_total    = 36536202
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3810
partiton_reqs_in_parallel_util = 170016
partiton_reqs_in_parallel_util_total    = 36536202
gpu_sim_cycle_parition_util = 7728
gpu_tot_sim_cycle_parition_util    = 1660756
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     290.7175 GB/Sec
L2_BW_total  =       3.6716 GB/Sec
gpu_total_sim_rate=34414

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969709
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1401, 1296, 1270, 1349, 1530, 1111, 1095, 1334, 1401, 1096, 1241, 1415, 1353, 1529, 1126, 1096, 1065, 1080, 1095, 1329, 1095, 1065, 1214, 1280, 1065, 1433, 1396, 1147, 1354, 1080, 1303, 1110, 967, 1173, 1201, 937, 997, 1093, 1179, 1127, 1093, 952, 1149, 967, 1220, 982, 1231, 967, 925, 1289, 895, 895, 1300, 1344, 925, 1250, 940, 910, 1163, 910, 910, 925, 1029, 925, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 125739
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118967
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1886
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:389693	W0_Idle:72903625	W0_Scoreboard:18186712	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 742 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 3912807 
mrq_lat_table:11383 	371 	369 	3770 	787 	594 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128014 	15632 	104 	4 	1415 	146 	5811 	98 	93 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	90526 	2295 	1933 	5427 	41795 	1766 	124 	53 	1 	1417 	145 	5810 	98 	93 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102049 	10674 	4517 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	33116 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1250 	118 	2 	6 	17 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  2.061224  2.230769  2.152174  2.827586  2.250000  2.020000  2.325581  2.410256  2.355556  2.500000  2.583333  2.565217  2.538461  2.789474  2.787879  3.062500 
dram[1]:  2.170732  2.250000  2.315789  2.485714  2.195122  2.097561  2.750000  2.133333  2.244898  2.355556  2.511111  2.555556  3.344828  2.666667  3.088235  3.096774 
dram[2]:  2.060000  2.562500  2.095238  2.021739  2.219512  2.250000  2.142857  2.250000  2.363636  2.413043  2.825000  2.227273  2.800000  2.848485  2.758621  3.275862 
dram[3]:  2.019608  2.424242  2.135135  2.100000  1.905660  2.080000  2.186047  2.289474  3.000000  2.365385  2.444444  2.589744  2.631579  2.800000  2.700000  2.621622 
dram[4]:  2.341463  2.210526  2.130435  2.125000  2.051282  2.410256  2.238095  2.666667  2.621622  2.309524  2.428571  2.707317  3.259259  3.233333  2.783784  2.787879 
dram[5]:  2.190476  2.239130  1.921569  2.696970  2.081633  2.452381  2.212766  2.243243  2.274510  2.350000  2.479167  2.657895  2.794118  2.488372  2.340000  2.675000 
dram[6]:  2.628572  2.045455  2.404762  2.026316  2.268293  2.441860  2.044445  2.090909  2.169811  2.469388  2.560976  2.291667  2.568182  3.357143  3.025641  2.800000 
dram[7]:  2.200000  2.365854  2.189189  2.166667  1.890625  2.184211  2.457143  2.279070  2.542857  2.441860  2.500000  2.312500  2.600000  3.448276  3.057143  2.540540 
dram[8]:  2.000000  2.350000  2.119048  2.562500  1.977273  2.173913  2.040000  2.159091  2.564103  2.367347  2.842105  2.769231  3.031250  2.805556  2.710526  2.942857 
dram[9]:  2.514286  2.021277  2.136364  1.959184  1.980769  2.285714  2.361111  2.529412  2.187500  2.439024  2.525000  3.088235  3.066667  3.121212  2.864865  2.837838 
dram[10]:  2.838710  2.139535  2.135135  2.146342  2.414634  2.363636  2.265306  2.428571  2.355556  2.500000  2.452381  2.434783  3.200000  2.937500  2.812500  3.233333 
average row locality = 17385/7167 = 2.425701
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        27        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        29        25        28        20        27        24        32        28 
dram[2]:        27        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        25        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        21        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        21        29        22        25        28        33        30 
dram[6]:        23        22        29        16        24        29        23        32        30        32        22        24        31        25        33        26 
dram[7]:        19        26        20        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        26        28        30        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        31        25        28        26        26        23        27 
total reads: 4474
bank skew: 34/15 = 2.27
chip skew: 437/372 = 1.17
average mf latency per bank:
dram[0]:       5022      6251      5903      7570      1246      3038      4391      2973      3984      6444      9444     10725     10936     10345      6057      5881
dram[1]:       6409      5062      7339      6702      2339      2283      3144      4433      4290      5296     10958     13427      9824     10192      5234      6206
dram[2]:       4662      4591      7373      6733      3179      3148      2037      2785      4023      4370     10149     14049     10982     11275      7302      8152
dram[3]:       4172      7633      8278      7607      1916      3348      1608      1445      5003      4002     11100     11309     10112      9178      5523      7822
dram[4]:       5786      7724      8073      6685      3231      2369      2017      1266      4481      4505     11922     10927     11068      9740      6374      8136
dram[5]:       5534      7176      7226      6062      4236      1098      2790      1842      5048      4436     10921     11717     10268     11740      5829      5943
dram[6]:       7952      4593      6910      8585      2669      1900      4029      1289      4340      3517     11242     13536     10550     10120      5756      6718
dram[7]:       5159      4219      7039      6524      3083      2868      2194      2927      4911      4146     11907     12498      9573      8943      7590      7410
dram[8]:       4725      4454      6074      6883      2947      3056      1908      2428      4839      5418     12087     12143     21926      9448      7553      7002
dram[9]:       5963      4508      6732      6026      2334      1264      2581      1482      4434      5007     13984     11190      9886      8838      5742      7190
dram[10]:       5264      5146      8312      8145      1958      1187      2452      1345      4913      3972     12067     10907      9320     11011      6694      6160
maximum mf latency per bank:
dram[0]:      52422    131302     10929     52484       387     95570    155904     92380     10608    107148     10844     96186    108758    134407     16900     30895
dram[1]:     133878     31096     39219     10881     53276     48004    154572    154621     31721     64071     46088     71124     13300     16853     10821     23707
dram[2]:      54468     26310     35583     26391     69927    110943     48645     77147     10607     36301     10869    108756     96782     71259     20391    172137
dram[3]:      56062    117496     31006     30985     64237     84333     20897       441     67790     64682     98015     11297     58620     60139     28628    175229
dram[4]:     120928    136719    144417     29784    144399     76926     60728       463     20637     21246    124818     50232     14193     13301     23716    172141
dram[5]:     116619    145430    144459     10903     92430       429    103336     13641     81998     10623     81543     11029     13300    129767     50562     28607
dram[6]:     133968     13100     61256     77290     48906     77036     95899       485     36264     10618     10800    157958    164824     50523     46007     70778
dram[7]:      10881     10850     39210     57981    148290     88314     60433     92366     10616     10646     81744     81679     47180     13318    172145     55935
dram[8]:      44894     18798     10777     10809     95554     77064     27119     85857     34158    113109    115428    124817    111155     47155    117115    122139
dram[9]:     133898     30972     96365     39247     87046       419     60113       521     10643     48799    118858     10861     14023     13317     20370     64351
dram[10]:      69766     31067     77367     96366     61488       407     69412       504     34226     10662     37032     34239     13310    117497     16890     20686
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3098117 n_nop=3091626 n_act=667 n_pre=651 n_req=1621 n_rd=4736 n_write=437 bw_util=0.003339
n_activity=34628 dram_eff=0.2988
bk0: 296a 3095965i bk1: 252a 3096320i bk2: 288a 3096182i bk3: 244a 3096655i bk4: 280a 3096217i bk5: 288a 3095985i bk6: 288a 3096086i bk7: 268a 3096098i bk8: 320a 3096050i bk9: 332a 3095888i bk10: 360a 3095794i bk11: 352a 3095730i bk12: 292a 3096271i bk13: 312a 3096130i bk14: 276a 3096538i bk15: 288a 3096314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00575511
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3098117 n_nop=3091938 n_act=622 n_pre=606 n_req=1540 n_rd=4548 n_write=403 bw_util=0.003196
n_activity=33158 dram_eff=0.2986
bk0: 256a 3096361i bk1: 272a 3096331i bk2: 256a 3096477i bk3: 256a 3096421i bk4: 272a 3096305i bk5: 260a 3096255i bk6: 288a 3096250i bk7: 280a 3096000i bk8: 324a 3095966i bk9: 324a 3095840i bk10: 340a 3096013i bk11: 288a 3096213i bk12: 280a 3096607i bk13: 288a 3096304i bk14: 292a 3096470i bk15: 272a 3096429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00507663
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3098117 n_nop=3091785 n_act=644 n_pre=628 n_req=1544 n_rd=4688 n_write=372 bw_util=0.003267
n_activity=34340 dram_eff=0.2947
bk0: 304a 3095995i bk1: 248a 3096533i bk2: 268a 3096435i bk3: 292a 3096183i bk4: 268a 3096410i bk5: 300a 3096179i bk6: 300a 3095934i bk7: 272a 3096165i bk8: 324a 3096213i bk9: 336a 3095976i bk10: 344a 3096127i bk11: 308a 3096009i bk12: 292a 3096431i bk13: 284a 3096372i bk14: 256a 3096774i bk15: 292a 3096465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00465186
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3098117 n_nop=3091628 n_act=672 n_pre=656 n_req=1591 n_rd=4760 n_write=401 bw_util=0.003332
n_activity=35219 dram_eff=0.2931
bk0: 304a 3095953i bk1: 244a 3096515i bk2: 256a 3096556i bk3: 264a 3096413i bk4: 300a 3095995i bk5: 308a 3095906i bk6: 276a 3096153i bk7: 252a 3096316i bk8: 316a 3096282i bk9: 372a 3095670i bk10: 328a 3096090i bk11: 316a 3096135i bk12: 300a 3096329i bk13: 320a 3096099i bk14: 308a 3096121i bk15: 296a 3096306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0048565
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3098117 n_nop=3091889 n_act=620 n_pre=604 n_req=1539 n_rd=4620 n_write=384 bw_util=0.00323
n_activity=33020 dram_eff=0.3031
bk0: 288a 3096299i bk1: 256a 3096441i bk2: 300a 3096188i bk3: 272a 3096342i bk4: 236a 3096416i bk5: 292a 3096309i bk6: 272a 3096209i bk7: 288a 3096131i bk8: 292a 3096407i bk9: 300a 3096106i bk10: 368a 3095881i bk11: 340a 3095927i bk12: 260a 3096721i bk13: 280a 3096412i bk14: 304a 3096377i bk15: 272a 3096384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00495204
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3098117 n_nop=3091509 n_act=691 n_pre=675 n_req=1630 n_rd=4816 n_write=426 bw_util=0.003384
n_activity=35426 dram_eff=0.2959
bk0: 268a 3096253i bk1: 296a 3096087i bk2: 292a 3096115i bk3: 264a 3096508i bk4: 304a 3096086i bk5: 276a 3096141i bk6: 300a 3095957i bk7: 256a 3096343i bk8: 352a 3095794i bk9: 292a 3096205i bk10: 360a 3095968i bk11: 316a 3096124i bk12: 280a 3096490i bk13: 316a 3096101i bk14: 336a 3095980i bk15: 308a 3096123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00511666
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3098117 n_nop=3091480 n_act=680 n_pre=664 n_req=1639 n_rd=4872 n_write=421 bw_util=0.003417
n_activity=35602 dram_eff=0.2973
bk0: 276a 3096417i bk1: 272a 3096197i bk2: 288a 3096147i bk3: 244a 3096453i bk4: 276a 3096351i bk5: 304a 3096052i bk6: 276a 3096129i bk7: 332a 3095553i bk8: 340a 3095846i bk9: 356a 3095737i bk10: 332a 3096184i bk11: 344a 3095734i bk12: 328a 3096114i bk13: 276a 3096506i bk14: 340a 3096171i bk15: 288a 3096176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00520316
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3098117 n_nop=3091780 n_act=648 n_pre=632 n_req=1559 n_rd=4664 n_write=393 bw_util=0.003265
n_activity=33659 dram_eff=0.3005
bk0: 232a 3096546i bk1: 284a 3096197i bk2: 244a 3096586i bk3: 268a 3096312i bk4: 352a 3095584i bk5: 252a 3096406i bk6: 264a 3096496i bk7: 284a 3095994i bk8: 276a 3096471i bk9: 316a 3096040i bk10: 356a 3096008i bk11: 340a 3095777i bk12: 300a 3096239i bk13: 288a 3096377i bk14: 312a 3096359i bk15: 296a 3096274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00503758
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3098117 n_nop=3091738 n_act=652 n_pre=636 n_req=1581 n_rd=4680 n_write=411 bw_util=0.003287
n_activity=34438 dram_eff=0.2957
bk0: 292a 3096021i bk1: 284a 3096239i bk2: 268a 3096316i bk3: 248a 3096596i bk4: 268a 3096380i bk5: 284a 3096068i bk6: 296a 3095797i bk7: 288a 3096003i bk8: 304a 3096303i bk9: 348a 3095802i bk10: 324a 3096311i bk11: 316a 3096136i bk12: 284a 3096562i bk13: 292a 3096240i bk14: 292a 3096355i bk15: 292a 3096145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00509664
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3098117 n_nop=3091845 n_act=639 n_pre=623 n_req=1560 n_rd=4600 n_write=410 bw_util=0.003234
n_activity=33935 dram_eff=0.2953
bk0: 264a 3096517i bk1: 284a 3096091i bk2: 280a 3096235i bk3: 288a 3096008i bk4: 292a 3095935i bk5: 276a 3096163i bk6: 244a 3096367i bk7: 252a 3096352i bk8: 328a 3096073i bk9: 304a 3096065i bk10: 312a 3096295i bk11: 312a 3096173i bk12: 272a 3096601i bk13: 296a 3096362i bk14: 300a 3096419i bk15: 296a 3096300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00492299
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3098117 n_nop=3091791 n_act=633 n_pre=617 n_req=1581 n_rd=4660 n_write=416 bw_util=0.003277
n_activity=34478 dram_eff=0.2944
bk0: 248a 3096558i bk1: 276a 3096278i bk2: 252a 3096563i bk3: 268a 3096306i bk4: 280a 3096296i bk5: 288a 3096089i bk6: 328a 3095847i bk7: 288a 3095999i bk8: 328a 3096103i bk9: 356a 3095867i bk10: 312a 3096181i bk11: 336a 3095811i bk12: 280a 3096572i bk13: 272a 3096403i bk14: 268a 3096634i bk15: 280a 3096418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00487586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 559, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12345
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.2149
	minimum = 6
	maximum = 588
Network latency average = 35.9258
	minimum = 6
	maximum = 380
Slowest packet = 258559
Flit latency average = 40.7183
	minimum = 6
	maximum = 380
Slowest flit = 407814
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0613471
	minimum = 0.045034 (at node 14)
	maximum = 0.309867 (at node 44)
Accepted packet rate average = 0.0613471
	minimum = 0.045034 (at node 14)
	maximum = 0.309867 (at node 44)
Injected flit rate average = 0.0920207
	minimum = 0.074539 (at node 14)
	maximum = 0.333873 (at node 44)
Accepted flit rate average= 0.0920207
	minimum = 0.0605629 (at node 14)
	maximum = 0.59573 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3375 (10 samples)
	minimum = 6 (10 samples)
	maximum = 132.6 (10 samples)
Network latency average = 12.1872 (10 samples)
	minimum = 6 (10 samples)
	maximum = 90.6 (10 samples)
Flit latency average = 12.3464 (10 samples)
	minimum = 6 (10 samples)
	maximum = 90 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0241174 (10 samples)
	minimum = 0.0190312 (10 samples)
	maximum = 0.0654364 (10 samples)
Accepted packet rate average = 0.0241174 (10 samples)
	minimum = 0.0190312 (10 samples)
	maximum = 0.0654364 (10 samples)
Injected flit rate average = 0.0361951 (10 samples)
	minimum = 0.0233795 (10 samples)
	maximum = 0.0859027 (10 samples)
Accepted flit rate average = 0.0361951 (10 samples)
	minimum = 0.0272033 (10 samples)
	maximum = 0.114631 (10 samples)
Injected packet size average = 1.50079 (10 samples)
Accepted packet size average = 1.50079 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 55 sec (1375 sec)
gpgpu_simulation_rate = 34414 (inst/sec)
gpgpu_simulation_rate = 2845 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 39312
gpu_sim_insn = 5750033
gpu_ipc =     146.2666
gpu_tot_sim_cycle = 4179342
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =      12.6983
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 3735
gpu_stall_icnt2sh    = 73848
partiton_reqs_in_parallel = 861559
partiton_reqs_in_parallel_total    = 36706218
partiton_level_parallism =      21.9159
partiton_level_parallism_total  =       8.9889
partiton_reqs_in_parallel_util = 861559
partiton_reqs_in_parallel_util_total    = 36706218
gpu_sim_cycle_parition_util = 39312
gpu_tot_sim_cycle_parition_util    = 1668484
partiton_level_parallism_util =      21.9159
partiton_level_parallism_util_total  =      21.9978
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =     527.3107 GB/Sec
L2_BW_total  =       8.3975 GB/Sec
gpu_total_sim_rate=36275

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396374
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2237, 1581, 1713, 1884, 1987, 1620, 1355, 1998, 1869, 1773, 1605, 2194, 1951, 2125, 2080, 1408, 2019, 1458, 1498, 2149, 1406, 1299, 1553, 1997, 1625, 2343, 1708, 1914, 1902, 1418, 1837, 1592, 1822, 1667, 1438, 1029, 1285, 1968, 1680, 1736, 1647, 1650, 1572, 1360, 1628, 1270, 1744, 1059, 1503, 2006, 1352, 1375, 1809, 1850, 1464, 2006, 1055, 1443, 1278, 1404, 1419, 1131, 1393, 1758, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 172356
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 164925
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2545
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:435418	W0_Idle:72943483	W0_Scoreboard:19516973	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 228 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 393 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 4179304 
mrq_lat_table:25196 	738 	752 	6752 	2180 	1025 	373 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	333830 	28458 	166 	4 	1415 	146 	5811 	98 	93 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	257700 	25838 	13289 	8216 	54881 	2470 	174 	53 	1 	1417 	145 	5810 	98 	93 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	204249 	47606 	23289 	705 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1329 	118 	2 	6 	17 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.900000  2.070000  1.970297  2.295455  2.215054  2.000000  2.000000  2.355556  2.325843  2.066667  2.287234  2.203704  2.268817  2.602410  2.247191  2.517647 
dram[1]:  1.836207  2.155340  2.261905  2.197802  2.163043  2.373626  2.261905  2.177083  2.026786  2.129630  2.181818  2.226804  2.583333  2.418605  2.650000  2.436782 
dram[2]:  2.009524  2.250000  2.021739  1.963303  2.134021  2.224490  2.237113  2.303371  2.175258  2.096491  2.279570  2.063063  2.279070  2.465909  2.300000  2.380952 
dram[3]:  2.025641  2.170455  2.210000  2.010204  2.018018  2.108696  2.185567  1.990000  2.271845  2.222222  2.035088  2.212121  2.469136  2.432099  2.560000  2.494118 
dram[4]:  2.117021  2.085366  2.096774  2.073684  2.061856  2.183673  2.135922  2.360465  2.191011  2.114583  2.148936  2.223404  2.585366  2.423529  2.326316  2.347368 
dram[5]:  2.010309  2.272727  1.941176  2.481928  2.255102  2.372093  2.097826  2.092783  2.101852  2.252525  2.240000  2.193877  2.308511  2.319588  2.295455  2.539326 
dram[6]:  2.277228  1.886179  2.258065  2.087379  2.107527  2.292683  2.026316  2.107843  2.155963  2.155963  2.188679  2.072727  2.333333  2.626506  2.440476  2.234694 
dram[7]:  2.042105  2.010101  2.086957  2.068627  2.028571  2.206186  2.310345  2.247312  2.123810  2.180952  2.276596  2.106195  2.230769  2.389474  2.675000  2.397590 
dram[8]:  1.932692  2.175258  2.046729  2.157303  2.115385  2.134021  2.108911  1.981308  2.186275  2.101852  2.267327  2.382022  2.354167  2.150000  2.362637  2.526316 
dram[9]:  2.341463  1.990099  2.084211  2.056818  2.018518  2.074766  2.626506  2.260870  2.009901  2.120000  2.308511  2.322222  2.404255  2.455555  2.438202  2.483516 
dram[10]:  2.333333  1.989583  2.108696  2.009901  2.247191  2.232558  2.274725  2.369565  2.133333  2.388889  2.268817  2.336957  2.684932  2.309278  2.326087  2.452381 
average row locality = 37059/16762 = 2.210894
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       152       146       150       152       154       148       155       153       155       157       169       156       158       146       157 
dram[1]:       156       166       143       150       150       162       139       155       161       165       159       158       137       153       158       151 
dram[2]:       161       156       140       159       153       166       160       157       151       173       157       168       144       159       157       152 
dram[3]:       177       141       168       149       169       143       159       142       167       164       171       159       149       145       141       158 
dram[4]:       150       129       148       152       144       161       160       148       142       149       150       153       159       150       163       167 
dram[5]:       149       153       149       157       163       151       143       153       168       160       163       153       156       167       152       169 
dram[6]:       175       172       159       161       141       138       172       163       168       168       170       165       151       159       150       161 
dram[7]:       144       148       142       158       160       158       152       157       164       168       160       171       151       167       159       148 
dram[8]:       152       159       167       146       167       155       157       158       168       164       163       152       163       156       159       142 
dram[9]:       147       150       148       135       164       165       161       153       146       156       161       154       164       162       162       163 
dram[10]:       148       145       144       153       147       140       157       162       164       159       153       157       146       159       157       150 
total reads: 27399
bank skew: 177/129 = 1.37
chip skew: 2573/2425 = 1.06
number of total write accesses:
dram[0]:        48        55        53        52        54        56        54        57        54        62        58        69        55        58        54        57 
dram[1]:        57        56        47        50        49        54        51        54        66        65        57        58        49        55        54        61 
dram[2]:        50        51        46        55        54        52        57        48        60        66        55        61        52        58        50        48 
dram[3]:        60        50        53        48        55        51        53        57        67        56        61        60        51        52        51        54 
dram[4]:        49        42        47        45        56        53        60        55        53        54        52        56        53        56        58        56 
dram[5]:        46        47        49        49        58        53        50        50        59        63        61        62        61        58        50        57 
dram[6]:        55        60        51        54        55        50        59        52        67        67        62        63        52        59        55        58 
dram[7]:        50        51        50        53        53        56        49        52        59        61        54        67        52        60        55        51 
dram[8]:        49        52        52        46        53        52        56        54        55        63        66        60        63        59        56        50 
dram[9]:        45        51        50        46        54        57        57        55        57        56        56        55        62        59        55        63 
dram[10]:        48        46        50        50        53        52        50        56        60        56        58        58        50        65        57        56 
total reads: 9660
bank skew: 69/42 = 1.64
chip skew: 919/845 = 1.09
average mf latency per bank:
dram[0]:       3560      3544      3833      3968      1513      2378      3099      2315      3012      4324      6383      6174      5981      5910      3548      3522
dram[1]:       3544      2885      4290      3838      1986      1899      2584      3039      2989      3350      6651      6618      5958      5543      3541      3636
dram[2]:       3141      2743      4357      3729      2401      2411      1930      2253      2864      2905      6335      6910      6290      5736      3645      4686
dram[3]:       2657      4054      3836      4042      1824      2656      1713      1601      3273      3202      6176      6106      5950      6088      4009      4427
dram[4]:       3638      4762      4939      3743      2218      2020      1801      1629      3256      3141      7895      6730      5497      5495      3733      4198
dram[5]:       3535      4611      4404      3638      2874      1626      2422      1790      3514      2781      6657      6350      5297      6439      4244      3716
dram[6]:       4045      2654      4253      3916      2138      2014      2550      1675      3020      2751      5951      7410      6708      5205      4073      3864
dram[7]:       2923      2948      3788      3682      2721      2124      1965      2412      2942      2813      7262      6700      5790      4798      4671      4318
dram[8]:       3215      2878      3419      3893      2117      2441      2013      1960      3186      3684      6612      7146     10244      5254      4488      4630
dram[9]:       3632      3003      4159      4022      2107      1477      2014      1578      3169      3242      7432      6544      4830      4960      3677      4164
dram[10]:       3343      3365      4292      4393      1957      1609      2228      1625      3228      3228      6777      6584      5345      5430      3616      3723
maximum mf latency per bank:
dram[0]:      52422    131302     10929     52484       409     95570    155904     92380     10608    107148     10844     96186    108758    134407     16900     30895
dram[1]:     133878     31096     39219     10881     53276     48004    154572    154621     31721     64071     46088     71124     13300     16853     10821     23707
dram[2]:      54468     26310     35583     26391     69927    110943     48645     77147     10607     36301     10869    108756     96782     71259     20391    172137
dram[3]:      56062    117496     31006     30985     64237     84333     20897       451     67790     64682     98015     11297     58620     60139     28628    175229
dram[4]:     120928    136719    144417     29784    144399     76926     60728       463     20637     21246    124818     50232     14193     13301     23716    172141
dram[5]:     116619    145430    144459     10903     92430       501    103336     13641     81998     10623     81543     11029     13300    129767     50562     28607
dram[6]:     133968     13100     61256     77290     48906     77036     95899       485     36264     10618     10800    157958    164824     50523     46007     70778
dram[7]:      10881     10850     39210     57981    148290     88314     60433     92366     10616     10646     81744     81679     47180     13318    172145     55935
dram[8]:      44894     18798     10777     10809     95554     77064     27119     85857     34158    113109    115428    124817    111155     47155    117115    122139
dram[9]:     133898     30972     96365     39247     87046       533     60113       534     10643     48799    118858     10861     14023     13317     20370     64351
dram[10]:      69766     31067     77367     96366     61488       471     69412       504     34226     10662     37032     34239     13310    117497     16890     20686
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3171112 n_nop=3157055 n_act=1525 n_pre=1509 n_req=3346 n_rd=9800 n_write=1223 bw_util=0.006952
n_activity=67192 dram_eff=0.3281
bk0: 568a 3166331i bk1: 608a 3166133i bk2: 584a 3166672i bk3: 600a 3166481i bk4: 608a 3166615i bk5: 616a 3165951i bk6: 592a 3166142i bk7: 620a 3165943i bk8: 612a 3166217i bk9: 620a 3166146i bk10: 628a 3165986i bk11: 676a 3165145i bk12: 624a 3166133i bk13: 632a 3166212i bk14: 584a 3166379i bk15: 628a 3166489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0119579
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3171112 n_nop=3157058 n_act=1498 n_pre=1482 n_req=3346 n_rd=9852 n_write=1222 bw_util=0.006984
n_activity=67019 dram_eff=0.3305
bk0: 624a 3165913i bk1: 664a 3165881i bk2: 572a 3167131i bk3: 600a 3166304i bk4: 600a 3166425i bk5: 648a 3166032i bk6: 556a 3167020i bk7: 620a 3165898i bk8: 644a 3165722i bk9: 660a 3165487i bk10: 636a 3166039i bk11: 632a 3165667i bk12: 548a 3167135i bk13: 612a 3166291i bk14: 632a 3166830i bk15: 604a 3166291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0106291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3171112 n_nop=3156853 n_act=1542 n_pre=1526 n_req=3376 n_rd=10052 n_write=1139 bw_util=0.007058
n_activity=68577 dram_eff=0.3264
bk0: 644a 3166007i bk1: 624a 3166186i bk2: 560a 3166724i bk3: 636a 3165934i bk4: 612a 3166206i bk5: 664a 3165965i bk6: 640a 3166195i bk7: 628a 3166083i bk8: 604a 3165918i bk9: 692a 3165470i bk10: 628a 3166243i bk11: 672a 3165349i bk12: 576a 3166880i bk13: 636a 3166290i bk14: 628a 3166479i bk15: 608a 3166445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0111059
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3171112 n_nop=3156852 n_act=1540 n_pre=1524 n_req=3381 n_rd=10008 n_write=1188 bw_util=0.007061
n_activity=68564 dram_eff=0.3266
bk0: 708a 3165762i bk1: 564a 3166744i bk2: 672a 3166226i bk3: 596a 3166458i bk4: 676a 3165839i bk5: 572a 3166589i bk6: 636a 3166207i bk7: 568a 3166301i bk8: 668a 3165983i bk9: 656a 3166118i bk10: 684a 3165597i bk11: 636a 3166232i bk12: 596a 3167007i bk13: 580a 3167069i bk14: 564a 3167224i bk15: 632a 3166349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0103885
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3171112 n_nop=3157381 n_act=1478 n_pre=1462 n_req=3270 n_rd=9700 n_write=1091 bw_util=0.006806
n_activity=66111 dram_eff=0.3265
bk0: 600a 3166582i bk1: 516a 3167098i bk2: 592a 3166882i bk3: 608a 3166508i bk4: 576a 3166120i bk5: 644a 3166069i bk6: 640a 3165793i bk7: 592a 3166618i bk8: 568a 3166673i bk9: 596a 3166242i bk10: 600a 3166530i bk11: 612a 3166411i bk12: 636a 3166992i bk13: 600a 3166672i bk14: 652a 3166220i bk15: 668a 3166071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00977354
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3171112 n_nop=3156905 n_act=1516 n_pre=1500 n_req=3379 n_rd=10024 n_write=1167 bw_util=0.007058
n_activity=67775 dram_eff=0.3302
bk0: 596a 3166777i bk1: 612a 3166905i bk2: 596a 3166648i bk3: 628a 3166853i bk4: 652a 3166281i bk5: 604a 3166666i bk6: 572a 3166690i bk7: 612a 3166358i bk8: 672a 3166047i bk9: 640a 3166102i bk10: 652a 3166042i bk11: 612a 3166106i bk12: 624a 3166378i bk13: 668a 3166098i bk14: 608a 3166885i bk15: 676a 3166324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00937021
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3171112 n_nop=3156348 n_act=1597 n_pre=1581 n_req=3492 n_rd=10292 n_write=1294 bw_util=0.007307
n_activity=70083 dram_eff=0.3306
bk0: 700a 3166065i bk1: 688a 3165383i bk2: 636a 3166329i bk3: 644a 3166117i bk4: 564a 3166469i bk5: 552a 3166823i bk6: 688a 3165460i bk7: 652a 3165983i bk8: 672a 3165784i bk9: 672a 3165575i bk10: 680a 3165824i bk11: 660a 3165299i bk12: 604a 3166747i bk13: 636a 3166504i bk14: 600a 3166653i bk15: 644a 3165714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0110611
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3171112 n_nop=3156864 n_act=1536 n_pre=1520 n_req=3380 n_rd=10028 n_write=1164 bw_util=0.007059
n_activity=67947 dram_eff=0.3294
bk0: 576a 3166667i bk1: 592a 3166413i bk2: 568a 3166919i bk3: 632a 3166358i bk4: 640a 3166302i bk5: 632a 3166399i bk6: 608a 3166709i bk7: 628a 3166047i bk8: 656a 3165802i bk9: 672a 3165806i bk10: 640a 3166350i bk11: 684a 3165413i bk12: 604a 3166777i bk13: 668a 3166016i bk14: 636a 3166789i bk15: 592a 3166637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0104017
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3171112 n_nop=3156683 n_act=1569 n_pre=1553 n_req=3414 n_rd=10112 n_write=1195 bw_util=0.007131
n_activity=69348 dram_eff=0.3261
bk0: 608a 3165999i bk1: 636a 3166237i bk2: 668a 3165981i bk3: 584a 3166574i bk4: 668a 3165812i bk5: 620a 3165898i bk6: 628a 3166026i bk7: 632a 3165446i bk8: 672a 3165812i bk9: 656a 3165494i bk10: 652a 3165907i bk11: 608a 3166089i bk12: 652a 3165946i bk13: 624a 3165668i bk14: 636a 3166363i bk15: 568a 3166594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0124458
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3171112 n_nop=3156991 n_act=1505 n_pre=1489 n_req=3369 n_rd=9964 n_write=1163 bw_util=0.007018
n_activity=67134 dram_eff=0.3315
bk0: 588a 3166674i bk1: 600a 3166386i bk2: 592a 3166465i bk3: 540a 3166579i bk4: 656a 3165651i bk5: 660a 3165574i bk6: 644a 3166366i bk7: 612a 3166080i bk8: 584a 3165942i bk9: 624a 3165698i bk10: 644a 3166266i bk11: 616a 3166030i bk12: 656a 3166141i bk13: 648a 3166312i bk14: 648a 3166820i bk15: 652a 3166046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0123361
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3171112 n_nop=3157312 n_act=1457 n_pre=1441 n_req=3306 n_rd=9764 n_write=1138 bw_util=0.006876
n_activity=66402 dram_eff=0.3284
bk0: 592a 3167082i bk1: 580a 3166515i bk2: 576a 3166548i bk3: 612a 3166069i bk4: 588a 3166419i bk5: 560a 3166645i bk6: 628a 3166448i bk7: 648a 3166251i bk8: 656a 3165995i bk9: 636a 3166398i bk10: 612a 3166341i bk11: 628a 3166304i bk12: 584a 3167199i bk13: 636a 3166187i bk14: 628a 3166411i bk15: 600a 3166397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0101255

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1200, Miss_rate = 0.074, Pending_hits = 633, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1250, Miss_rate = 0.076, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1203, Miss_rate = 0.073, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1260, Miss_rate = 0.076, Pending_hits = 616, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1223, Miss_rate = 0.075, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1290, Miss_rate = 0.077, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1301, Miss_rate = 0.076, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1201, Miss_rate = 0.073, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1216, Miss_rate = 0.074, Pending_hits = 615, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1209, Miss_rate = 0.073, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1243, Miss_rate = 0.074, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1263, Miss_rate = 0.074, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1286, Miss_rate = 0.076, Pending_hits = 631, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1287, Miss_rate = 0.076, Pending_hits = 614, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1232, Miss_rate = 0.074, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1275, Miss_rate = 0.076, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1296, Miss_rate = 0.059, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1232, Miss_rate = 0.075, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1253, Miss_rate = 0.075, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1238, Miss_rate = 0.076, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1216, Miss_rate = 0.074, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1225, Miss_rate = 0.074, Pending_hits = 606, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27399
L2_total_cache_miss_rate = 0.0740
L2_total_cache_pending_hits = 13322
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 243797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85703
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7934
	minimum = 6
	maximum = 375
Network latency average = 11.6191
	minimum = 6
	maximum = 316
Slowest packet = 437001
Flit latency average = 11.0435
	minimum = 6
	maximum = 316
Slowest flit = 663515
Fragmentation average = 0.00204157
	minimum = 0
	maximum = 249
Injected packet rate average = 0.111269
	minimum = 0.0895296 (at node 26)
	maximum = 0.132736 (at node 34)
Accepted packet rate average = 0.111269
	minimum = 0.0895296 (at node 26)
	maximum = 0.132736 (at node 34)
Injected flit rate average = 0.172815
	minimum = 0.11395 (at node 26)
	maximum = 0.24703 (at node 34)
Accepted flit rate average= 0.172815
	minimum = 0.156648 (at node 28)
	maximum = 0.215296 (at node 18)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1062 (11 samples)
	minimum = 6 (11 samples)
	maximum = 154.636 (11 samples)
Network latency average = 12.1356 (11 samples)
	minimum = 6 (11 samples)
	maximum = 111.091 (11 samples)
Flit latency average = 12.228 (11 samples)
	minimum = 6 (11 samples)
	maximum = 110.545 (11 samples)
Fragmentation average = 0.000185597 (11 samples)
	minimum = 0 (11 samples)
	maximum = 22.6364 (11 samples)
Injected packet rate average = 0.0320403 (11 samples)
	minimum = 0.0254402 (11 samples)
	maximum = 0.0715545 (11 samples)
Accepted packet rate average = 0.0320403 (11 samples)
	minimum = 0.0254402 (11 samples)
	maximum = 0.0715545 (11 samples)
Injected flit rate average = 0.0486151 (11 samples)
	minimum = 0.0316132 (11 samples)
	maximum = 0.100551 (11 samples)
Accepted flit rate average = 0.0486151 (11 samples)
	minimum = 0.038971 (11 samples)
	maximum = 0.123782 (11 samples)
Injected packet size average = 1.51731 (11 samples)
Accepted packet size average = 1.51731 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 23 sec (1463 sec)
gpgpu_simulation_rate = 36275 (inst/sec)
gpgpu_simulation_rate = 2856 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14742
gpu_sim_insn = 4715414
gpu_ipc =     319.8626
gpu_tot_sim_cycle = 4416234
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      13.0849
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 3872
gpu_stall_icnt2sh    = 74033
partiton_reqs_in_parallel = 324187
partiton_reqs_in_parallel_total    = 37567777
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =       8.5802
partiton_reqs_in_parallel_util = 324187
partiton_reqs_in_parallel_util_total    = 37567777
gpu_sim_cycle_parition_util = 14742
gpu_tot_sim_cycle_parition_util    = 1707796
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.9978
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     255.5027 GB/Sec
L2_BW_total  =       8.7999 GB/Sec
gpu_total_sim_rate=38167

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517579
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2417, 1761, 1893, 2064, 2152, 1800, 1535, 2178, 2034, 1953, 1785, 2374, 2116, 2305, 2260, 1588, 2184, 1638, 1678, 2329, 1586, 1479, 1733, 2177, 1805, 2523, 1873, 2094, 2082, 1598, 2017, 1772, 2002, 1847, 1618, 1209, 1465, 2148, 1845, 1916, 1827, 1830, 1752, 1525, 1808, 1450, 1924, 1239, 1647, 2150, 1496, 1519, 1953, 1979, 1608, 2150, 1199, 1557, 1422, 1548, 1563, 1275, 1537, 1902, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 467687
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 459802
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2999
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:928864	W0_Idle:73020415	W0_Scoreboard:19574150	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 228 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 375 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 4416233 
mrq_lat_table:25839 	750 	795 	6971 	2325 	1150 	522 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	369021 	32941 	195 	40 	1415 	146 	5811 	98 	93 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	261311 	27362 	14641 	16066 	76185 	6324 	375 	69 	28 	1417 	145 	5810 	98 	93 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211517 	48488 	23310 	705 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	31568 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1358 	119 	2 	6 	17 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        18        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        24        22        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        19        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        79        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        21        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.900000  2.079208  1.970297  2.306818  2.202128  2.000000  2.000000  2.355556  2.460674  2.209524  2.442105  2.387387  2.329787  2.738095  2.255556  2.523256 
dram[1]:  1.846154  2.155340  2.261905  2.184783  2.163043  2.373626  2.247059  2.164948  2.210526  2.318182  2.313725  2.428571  2.589041  2.444444  2.654321  2.488636 
dram[2]:  2.009524  2.236559  2.010753  1.963303  2.134021  2.212121  2.224490  2.303371  2.357143  2.304348  2.457447  2.276786  2.383721  2.521739  2.307692  2.380952 
dram[3]:  2.025641  2.170455  2.210000  2.010204  2.018018  2.108696  2.185567  1.990000  2.548077  2.320000  2.181818  2.460000  2.536585  2.524390  2.565789  2.500000 
dram[4]:  2.117021  2.085366  2.096774  2.062500  2.051020  2.183673  2.135922  2.344828  2.362637  2.270833  2.212121  2.431579  2.686747  2.534884  2.322917  2.416667 
dram[5]:  2.010309  2.272727  1.941176  2.464286  2.242424  2.356322  2.097826  2.092783  2.293578  2.356436  2.430000  2.474747  2.452631  2.397959  2.295455  2.539326 
dram[6]:  2.284314  1.895161  2.258065  2.087379  2.107527  2.277108  2.026316  2.107843  2.306306  2.318182  2.401869  2.279279  2.375000  2.764706  2.435294  2.272727 
dram[7]:  2.063158  2.010101  2.086957  2.068627  2.028571  2.193877  2.310345  2.234043  2.235849  2.342857  2.375000  2.324561  2.326087  2.568421  2.666667  2.404762 
dram[8]:  1.932692  2.183673  2.037037  2.157303  2.104762  2.134021  2.098039  1.981308  2.330097  2.216216  2.490385  2.566667  3.310000  2.213592  2.369565  2.526316 
dram[9]:  2.341463  2.000000  2.072917  2.044944  2.018518  2.074766  2.626506  2.260870  2.196079  2.277228  2.373737  2.440860  2.505155  2.526882  2.444444  2.489130 
dram[10]:  2.317647  1.989583  2.108696  2.009901  2.233333  2.218391  2.274725  2.369565  2.299065  2.560440  2.416667  2.526882  2.756757  2.408163  2.354839  2.458823 
average row locality = 38440/16919 = 2.272002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       153       146       150       152       154       148       155       157       160       164       179       159       163       147       158 
dram[1]:       157       166       143       150       150       162       139       155       170       173       166       166       138       157       159       153 
dram[2]:       161       156       140       159       153       166       160       157       158       182       164       177       147       164       158       152 
dram[3]:       177       141       168       149       169       143       159       142       177       168       182       168       152       149       142       159 
dram[4]:       150       129       148       152       144       161       160       148       148       154       155       161       163       154       164       170 
dram[5]:       149       153       149       157       163       151       143       153       176       165       170       164       162       171       152       169 
dram[6]:       176       173       159       161       141       138       172       163       175       175       180       175       153       165       151       163 
dram[7]:       145       148       142       158       160       158       152       157       169       174       165       181       155       173       160       149 
dram[8]:       152       160       167       146       167       155       157       158       174       170       174       159       170       161       160       142 
dram[9]:       147       151       148       135       164       165       161       153       153       162       167       160       170       167       163       164 
dram[10]:       148       145       144       153       147       140       157       162       171       165       160       164       149       163       158       151 
total reads: 27843
bank skew: 182/129 = 1.41
chip skew: 2620/2461 = 1.06
number of total write accesses:
dram[0]:        48        57        53        53        55        56        54        57        62        72        68        86        60        67        56        59 
dram[1]:        59        56        47        51        49        54        52        55        82        82        70        72        51        63        56        66 
dram[2]:        50        52        47        55        54        53        58        48        73        83        67        78        58        68        52        48 
dram[3]:        60        50        53        48        55        51        53        57        88        64        82        78        56        58        53        56 
dram[4]:        49        42        47        46        57        53        60        56        67        64        64        70        60        64        59        62 
dram[5]:        46        47        49        50        59        54        50        50        74        73        73        81        71        64        50        57 
dram[6]:        57        62        51        54        55        51        59        52        81        80        77        78        56        70        56        62 
dram[7]:        51        51        50        53        53        57        49        53        68        72        63        84        59        71        56        53 
dram[8]:        49        54        53        46        54        52        57        54        66        76        85        72       161        67        58        50 
dram[9]:        45        53        51        47        54        57        57        55        71        68        68        67        73        68        57        65 
dram[10]:        49        46        50        50        54        53        50        56        75        68        72        71        55        73        61        58 
total reads: 10597
bank skew: 161/42 = 3.83
chip skew: 1054/920 = 1.15
average mf latency per bank:
dram[0]:       3692      3616      3953      4062      1655      2529      3270      2484      3054      4235      6125      5724      5931      5715      3687      3649
dram[1]:       3612      3000      4413      3938      2150      2048      2751      3193      2875      3207      6284      6208      6057      5414      3663      3687
dram[2]:       3259      2849      4461      3847      2553      2544      2084      2433      2813      2798      6016      6398      6198      5531      3766      4865
dram[3]:       2756      4191      3936      4161      1967      2819      1879      1782      3069      3229      5615      5637      5897      5972      4130      4535
dram[4]:       3764      4911      5056      3844      2365      2170      1965      1791      3162      3126      7497      6295      5387      5364      3861      4194
dram[5]:       3677      4750      4532      3749      3005      1768      2608      1968      3370      2794      6325      5766      5094      6322      4429      3878
dram[6]:       4102      2732      4381      4044      2299      2175      2703      1841      2945      2720      5569      6882      6701      5004      4220      3948
dram[7]:       3030      3082      3919      3806      2875      2259      2160      2578      2967      2803      7042      6212      5686      4635      4814      4446
dram[8]:       3374      2974      3545      4037      2277      2613      2218      2165      3190      3617      6075      6801     12643      5150      4626      4846
dram[9]:       3778      3097      4268      4148      2261      1632      2194      1770      3090      3199      7070      6240      4654      4829      3796      4270
dram[10]:       3457      3499      4427      4519      2118      1772      2410      1788      3141      3185      6369      6227      5318      5309      3709      3852
maximum mf latency per bank:
dram[0]:      52422    131302     10929     52484       417     95570    155904     92380     10608    107148     10844     96186    108758    134407     16900     30895
dram[1]:     133878     31096     39219     10881     53276     48004    154572    154621     31721     64071     46088     71124     13300     16853     10821     23707
dram[2]:      54468     26310     35583     26391     69927    110943     48645     77147     10607     36301     10869    108756     96782     71259     20391    172137
dram[3]:      56062    117496     31006     30985     64237     84333     20897       451     67790     64682     98015     11297     58620     60139     28628    175229
dram[4]:     120928    136719    144417     29784    144399     76926     60728       463     20637     21246    124818     50232     14193     13301     23716    172141
dram[5]:     116619    145430    144459     10903     92430       501    103336     13641     81998     10623     81543     11029     13300    129767     50562     28607
dram[6]:     133968     13100     61256     77290     48906     77036     95899       485     36264     10618     10800    157958    164824     50523     46007     70778
dram[7]:      10881     10850     39210     57981    148290     88314     60433     92366     10616     10646     81744     81679     47180     13318    172145     55935
dram[8]:      44894     18798     10777     10809     95554     77064     27119     85857     34158    113109    115428    124817    111155     47155    117115    122139
dram[9]:     133898     30972     96365     39247     87046       533     60113       534     10643     48799    118858     10861     14023     13317     20370     64351
dram[10]:      69766     31067     77367     96366     61488       471     69412       504     34226     10662     37032     34239     13310    117497     16890     20686
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3198484 n_nop=3184183 n_act=1535 n_pre=1519 n_req=3450 n_rd=9948 n_write=1299 bw_util=0.007033
n_activity=68612 dram_eff=0.3278
bk0: 568a 3193700i bk1: 612a 3193465i bk2: 584a 3194043i bk3: 600a 3193846i bk4: 608a 3193949i bk5: 616a 3193320i bk6: 592a 3193512i bk7: 620a 3193313i bk8: 628a 3193418i bk9: 640a 3193325i bk10: 656a 3193220i bk11: 716a 3192134i bk12: 636a 3193409i bk13: 652a 3193402i bk14: 588a 3193700i bk15: 632a 3193819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0124056
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3198484 n_nop=3184122 n_act=1517 n_pre=1501 n_req=3469 n_rd=10016 n_write=1328 bw_util=0.007093
n_activity=68704 dram_eff=0.3302
bk0: 628a 3193245i bk1: 664a 3193253i bk2: 572a 3194505i bk3: 600a 3193638i bk4: 600a 3193801i bk5: 648a 3193409i bk6: 556a 3194368i bk7: 620a 3193243i bk8: 680a 3192663i bk9: 692a 3192468i bk10: 664a 3193107i bk11: 664a 3192828i bk12: 552a 3194452i bk13: 628a 3193495i bk14: 636a 3194132i bk15: 612a 3193590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0129599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3198484 n_nop=3183936 n_act=1555 n_pre=1539 n_req=3498 n_rd=10216 n_write=1238 bw_util=0.007162
n_activity=70089 dram_eff=0.3268
bk0: 644a 3193381i bk1: 624a 3193523i bk2: 560a 3194051i bk3: 636a 3193307i bk4: 612a 3193579i bk5: 664a 3193308i bk6: 640a 3193537i bk7: 628a 3193453i bk8: 632a 3192979i bk9: 728a 3192447i bk10: 656a 3193381i bk11: 708a 3192435i bk12: 588a 3194163i bk13: 656a 3193428i bk14: 632a 3193786i bk15: 608a 3193817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.013028
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3198484 n_nop=3183929 n_act=1554 n_pre=1538 n_req=3507 n_rd=10180 n_write=1283 bw_util=0.007168
n_activity=70314 dram_eff=0.3261
bk0: 708a 3193130i bk1: 564a 3194112i bk2: 672a 3193594i bk3: 596a 3193828i bk4: 676a 3193210i bk5: 572a 3193960i bk6: 636a 3193581i bk7: 568a 3193678i bk8: 708a 3192958i bk9: 672a 3193306i bk10: 728a 3192518i bk11: 672a 3193333i bk12: 608a 3194291i bk13: 596a 3194323i bk14: 568a 3194544i bk15: 636a 3193669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0123646
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3198484 n_nop=3184483 n_act=1493 n_pre=1477 n_req=3381 n_rd=9844 n_write=1187 bw_util=0.006898
n_activity=67683 dram_eff=0.326
bk0: 600a 3193950i bk1: 516a 3194467i bk2: 592a 3194255i bk3: 608a 3193851i bk4: 576a 3193461i bk5: 644a 3193443i bk6: 640a 3193168i bk7: 592a 3193964i bk8: 592a 3193747i bk9: 616a 3193410i bk10: 620a 3193604i bk11: 644a 3193570i bk12: 652a 3194246i bk13: 616a 3193938i bk14: 656a 3193551i bk15: 680a 3193328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0107298
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3198484 n_nop=3184005 n_act=1525 n_pre=1509 n_req=3495 n_rd=10188 n_write=1257 bw_util=0.007157
n_activity=69180 dram_eff=0.3309
bk0: 596a 3194149i bk1: 612a 3194278i bk2: 596a 3194022i bk3: 628a 3194193i bk4: 652a 3193620i bk5: 604a 3194009i bk6: 572a 3194061i bk7: 612a 3193729i bk8: 704a 3193075i bk9: 660a 3193189i bk10: 680a 3193221i bk11: 656a 3193164i bk12: 648a 3193574i bk13: 684a 3193345i bk14: 608a 3194254i bk15: 676a 3193694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0106888
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3198484 n_nop=3183415 n_act=1610 n_pre=1594 n_req=3621 n_rd=10480 n_write=1385 bw_util=0.007419
n_activity=71741 dram_eff=0.3308
bk0: 704a 3193385i bk1: 692a 3192714i bk2: 636a 3193699i bk3: 644a 3193488i bk4: 564a 3193842i bk5: 552a 3194168i bk6: 688a 3192832i bk7: 652a 3193357i bk8: 700a 3192794i bk9: 700a 3192635i bk10: 720a 3192919i bk11: 700a 3192425i bk12: 612a 3194026i bk13: 660a 3193640i bk14: 604a 3193985i bk15: 652a 3193005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0129758
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3198484 n_nop=3183983 n_act=1545 n_pre=1529 n_req=3489 n_rd=10184 n_write=1243 bw_util=0.007145
n_activity=69379 dram_eff=0.3294
bk0: 580a 3194018i bk1: 592a 3193782i bk2: 568a 3194289i bk3: 632a 3193731i bk4: 640a 3193675i bk5: 632a 3193740i bk6: 608a 3194082i bk7: 628a 3193392i bk8: 676a 3192939i bk9: 696a 3192966i bk10: 660a 3193569i bk11: 724a 3192502i bk12: 620a 3194034i bk13: 692a 3193221i bk14: 640a 3194122i bk15: 596a 3193956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0111231
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3198484 n_nop=3183650 n_act=1589 n_pre=1573 n_req=3626 n_rd=10288 n_write=1384 bw_util=0.007298
n_activity=71223 dram_eff=0.3278
bk0: 608a 3193370i bk1: 640a 3193570i bk2: 668a 3193319i bk3: 584a 3193945i bk4: 668a 3193155i bk5: 620a 3193270i bk6: 628a 3193371i bk7: 632a 3192821i bk8: 696a 3192747i bk9: 680a 3192367i bk10: 696a 3192973i bk11: 636a 3193273i bk12: 680a 3192837i bk13: 644a 3192849i bk14: 640a 3193676i bk15: 568a 3193961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0149361
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3198484 n_nop=3184066 n_act=1526 n_pre=1510 n_req=3486 n_rd=10120 n_write=1262 bw_util=0.007117
n_activity=68811 dram_eff=0.3308
bk0: 588a 3194041i bk1: 604a 3193716i bk2: 592a 3193806i bk3: 540a 3193908i bk4: 656a 3193023i bk5: 660a 3192947i bk6: 644a 3193740i bk7: 612a 3193455i bk8: 612a 3193006i bk9: 648a 3192802i bk10: 668a 3193325i bk11: 640a 3193125i bk12: 680a 3193311i bk13: 668a 3193501i bk14: 652a 3194149i bk15: 656a 3193364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0138916
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3198484 n_nop=3184421 n_act=1471 n_pre=1455 n_req=3418 n_rd=9908 n_write=1229 bw_util=0.006964
n_activity=67851 dram_eff=0.3283
bk0: 592a 3194423i bk1: 580a 3193885i bk2: 576a 3193920i bk3: 612a 3193442i bk4: 588a 3193763i bk5: 560a 3193987i bk6: 628a 3193817i bk7: 648a 3193623i bk8: 684a 3193020i bk9: 660a 3193448i bk10: 640a 3193400i bk11: 656a 3193441i bk12: 596a 3194473i bk13: 652a 3193419i bk14: 632a 3193729i bk15: 604a 3193719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.011744

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1215, Miss_rate = 0.068, Pending_hits = 643, Reservation_fails = 1
L2_cache_bank[1]: Access = 17956, Miss = 1272, Miss_rate = 0.071, Pending_hits = 629, Reservation_fails = 1
L2_cache_bank[2]: Access = 17835, Miss = 1222, Miss_rate = 0.069, Pending_hits = 616, Reservation_fails = 3
L2_cache_bank[3]: Access = 17995, Miss = 1282, Miss_rate = 0.071, Pending_hits = 635, Reservation_fails = 1
L2_cache_bank[4]: Access = 17836, Miss = 1241, Miss_rate = 0.070, Pending_hits = 610, Reservation_fails = 1
L2_cache_bank[5]: Access = 18302, Miss = 1313, Miss_rate = 0.072, Pending_hits = 618, Reservation_fails = 4
L2_cache_bank[6]: Access = 18466, Miss = 1326, Miss_rate = 0.072, Pending_hits = 642, Reservation_fails = 3
L2_cache_bank[7]: Access = 17880, Miss = 1219, Miss_rate = 0.068, Pending_hits = 604, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1232, Miss_rate = 0.069, Pending_hits = 629, Reservation_fails = 1
L2_cache_bank[9]: Access = 17963, Miss = 1229, Miss_rate = 0.068, Pending_hits = 619, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1264, Miss_rate = 0.070, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1283, Miss_rate = 0.070, Pending_hits = 635, Reservation_fails = 2
L2_cache_bank[12]: Access = 18308, Miss = 1307, Miss_rate = 0.071, Pending_hits = 645, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1313, Miss_rate = 0.071, Pending_hits = 632, Reservation_fails = 2
L2_cache_bank[14]: Access = 18022, Miss = 1248, Miss_rate = 0.069, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1298, Miss_rate = 0.072, Pending_hits = 621, Reservation_fails = 0
L2_cache_bank[16]: Access = 31380, Miss = 1321, Miss_rate = 0.042, Pending_hits = 708, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1251, Miss_rate = 0.070, Pending_hits = 615, Reservation_fails = 0
L2_cache_bank[18]: Access = 18062, Miss = 1273, Miss_rate = 0.070, Pending_hits = 612, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1257, Miss_rate = 0.071, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[20]: Access = 17795, Miss = 1234, Miss_rate = 0.069, Pending_hits = 612, Reservation_fails = 1
L2_cache_bank[21]: Access = 18074, Miss = 1243, Miss_rate = 0.069, Pending_hits = 623, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27843
L2_total_cache_miss_rate = 0.0679
L2_total_cache_pending_hits = 13757
L2_total_cache_reservation_fails = 21
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 251968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 546
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.7765
	minimum = 6
	maximum = 833
Network latency average = 43.5852
	minimum = 6
	maximum = 582
Slowest packet = 743423
Flit latency average = 52.1254
	minimum = 6
	maximum = 581
Slowest flit = 1141723
Fragmentation average = 0.00317069
	minimum = 0
	maximum = 252
Injected packet rate average = 0.0539163
	minimum = 0.0424666 (at node 17)
	maximum = 0.31643 (at node 44)
Accepted packet rate average = 0.0539163
	minimum = 0.0424666 (at node 17)
	maximum = 0.31643 (at node 44)
Injected flit rate average = 0.0808744
	minimum = 0.061156 (at node 46)
	maximum = 0.329014 (at node 44)
Accepted flit rate average= 0.0808744
	minimum = 0.0511499 (at node 17)
	maximum = 0.620277 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4954 (12 samples)
	minimum = 6 (12 samples)
	maximum = 211.167 (12 samples)
Network latency average = 14.7564 (12 samples)
	minimum = 6 (12 samples)
	maximum = 150.333 (12 samples)
Flit latency average = 15.5528 (12 samples)
	minimum = 6 (12 samples)
	maximum = 149.75 (12 samples)
Fragmentation average = 0.000434355 (12 samples)
	minimum = 0 (12 samples)
	maximum = 41.75 (12 samples)
Injected packet rate average = 0.0338633 (12 samples)
	minimum = 0.026859 (12 samples)
	maximum = 0.0919609 (12 samples)
Accepted packet rate average = 0.0338633 (12 samples)
	minimum = 0.026859 (12 samples)
	maximum = 0.0919609 (12 samples)
Injected flit rate average = 0.0513034 (12 samples)
	minimum = 0.0340751 (12 samples)
	maximum = 0.119589 (12 samples)
Accepted flit rate average = 0.0513034 (12 samples)
	minimum = 0.0399859 (12 samples)
	maximum = 0.165157 (12 samples)
Injected packet size average = 1.51501 (12 samples)
Accepted packet size average = 1.51501 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 14 sec (1514 sec)
gpgpu_simulation_rate = 38167 (inst/sec)
gpgpu_simulation_rate = 2916 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 126951
gpu_sim_insn = 8878634
gpu_ipc =      69.9375
gpu_tot_sim_cycle = 4770407
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      13.9746
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 556326
gpu_stall_icnt2sh    = 2023335
partiton_reqs_in_parallel = 2240468
partiton_reqs_in_parallel_total    = 37891964
partiton_level_parallism =      17.6483
partiton_level_parallism_total  =       8.4128
partiton_reqs_in_parallel_util = 2240468
partiton_reqs_in_parallel_util_total    = 37891964
gpu_sim_cycle_parition_util = 126852
gpu_tot_sim_cycle_parition_util    = 1722538
partiton_level_parallism_util =      17.6621
partiton_level_parallism_util_total  =      21.7004
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     644.3611 GB/Sec
L2_BW_total  =      25.2944 GB/Sec
gpu_total_sim_rate=32630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3450, 2990, 2906, 3254, 3372, 2939, 2835, 3384, 3277, 3046, 2871, 3424, 3398, 3498, 3379, 2930, 3387, 2553, 2933, 3140, 2503, 2649, 3173, 3456, 2911, 3702, 3093, 3452, 3242, 3017, 2987, 3110, 2894, 2809, 2538, 2219, 2405, 2960, 2857, 2964, 3057, 2629, 2735, 2165, 2671, 2438, 2907, 1996, 2676, 3195, 2384, 2433, 3028, 3026, 2521, 3118, 2235, 2466, 2337, 2377, 2573, 2187, 2411, 2896, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 3173069
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3156310
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11873
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4699433	W0_Idle:73071916	W0_Scoreboard:21140641	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1444 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 291 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 4770369 
mrq_lat_table:69933 	2035 	1919 	13679 	7892 	2755 	1792 	2065 	2767 	1163 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1037017 	210606 	9730 	5136 	2887 	715 	6329 	286 	93 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	289207 	49318 	412820 	226736 	151803 	119846 	7817 	3233 	2295 	2558 	626 	6342 	269 	93 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	300203 	205029 	349080 	18921 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	305274 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1565 	160 	8 	6 	17 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        17        18        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        24        22        16        22        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        26        19        26        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        19        27        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        22        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        23        16        20        30        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        20        25        25        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        18        16        27        16        18        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        16        25        19        79        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        21        18        16        20        16        16        16        16 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.675362  1.756598  1.771605  1.856187  2.021505  1.947531  1.925806  1.973770  1.992908  1.953560  2.035587  1.924837  1.922388  2.016529  1.825137  1.954023 
dram[1]:  1.709141  1.816514  1.874564  1.925566  2.000000  1.967273  2.033333  2.053957  2.049505  1.951299  1.958477  2.016340  1.916667  1.932515  1.886567  1.898305 
dram[2]:  1.750000  1.813880  1.837370  1.871795  1.954545  1.964856  2.032847  2.122744  1.922118  1.953020  2.041198  1.984277  1.922360  1.937500  1.869048  1.876437 
dram[3]:  1.790698  1.749186  1.951923  1.804560  1.886227  1.956667  1.912052  1.859327  2.043624  2.051793  1.947541  2.120141  1.934911  1.939655  1.840000  1.890756 
dram[4]:  1.748603  1.737952  1.893836  1.800000  1.925081  1.905405  1.992857  2.058419  2.021127  2.047619  1.880878  2.089928  1.990881  1.925234  1.891176  1.938838 
dram[5]:  1.816514  1.835484  1.748447  1.918644  2.038095  2.188976  1.932432  2.000000  2.034921  1.989619  2.010345  2.029508  1.915452  1.935028  1.757062  1.905149 
dram[6]:  1.805714  1.730871  1.899687  1.844371  1.879870  2.018050  1.930159  2.009740  2.056667  1.937705  1.996805  2.033445  1.906907  1.969188  1.937126  1.918841 
dram[7]:  1.821306  1.726225  1.825688  1.887789  1.964516  1.956386  1.960000  2.055351  1.935811  1.954984  1.943894  1.986928  1.958209  2.075000  1.919444  1.996700 
dram[8]:  1.719298  1.795181  1.814590  1.886926  1.911765  2.003636  2.035842  1.891374  2.021201  1.918367  2.099668  1.948454  2.162857  1.856338  1.831884  1.909091 
dram[9]:  1.889251  1.820359  1.871972  1.825279  1.901274  1.927673  2.076125  1.973064  2.096774  1.996454  1.922330  1.931271  1.951220  1.978395  1.990654  1.943620 
dram[10]:  1.862069  1.789317  1.892734  1.858521  1.927393  2.007067  2.084211  1.984277  2.088968  2.060284  2.074733  2.084677  1.919753  1.910145  1.872832  1.965116 
average row locality = 106055/55015 = 1.927747
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       418       423       418       419       412       458       430       434       404       442       409       412       453       492       447       465 
dram[1]:       442       440       409       429       419       404       400       421       433       413       402       428       415       438       446       456 
dram[2]:       442       416       399       438       434       446       419       434       421       420       400       445       430       475       442       455 
dram[3]:       449       401       448       411       458       427       424       429       426       382       427       422       455       458       443       462 
dram[4]:       449       415       411       428       424       427       404       423       404       400       425       417       448       430       455       448 
dram[5]:       434       421       421       424       453       410       420       433       444       404       407       421       451       468       435       482 
dram[6]:       465       474       441       418       414       408       446       457       429       422       441       434       446       474       447       459 
dram[7]:       393       428       441       418       443       458       424       419       416       433       415       429       461       453       477       424 
dram[8]:       427       440       442       417       427       405       413       439       418       406       435       399       462       453       450       438 
dram[9]:       428       437       402       374       435       445       438       431       375       405       425       404       449       444       455       445 
dram[10]:       432       435       408       437       425       410       433       453       404       426       414       373       428       451       443       463 
total reads: 75810
bank skew: 492/373 = 1.32
chip skew: 7075/6792 = 1.04
number of total write accesses:
dram[0]:       160       176       156       136       152       173       167       168       158       189       163       177       191       240       221       215 
dram[1]:       175       154       129       166       149       137       149       150       188       188       164       189       183       192       186       216 
dram[2]:       174       159       132       146       168       169       138       154       196       162       145       186       189       207       186       198 
dram[3]:       167       136       161       143       172       160       163       179       183       133       167       178       199       217       201       213 
dram[4]:       177       162       142       139       167       137       154       176       170       159       175       164       207       188       188       186 
dram[5]:       160       148       142       142       189       146       152       165       197       171       176       198       206       217       187       221 
dram[6]:       167       182       165       139       165       151       162       162       188       169       184       174       189       229       200       203 
dram[7]:       137       171       156       154       166       170       164       138       157       175       174       179       195       211       214       181 
dram[8]:       161       156       155       117       158       146       155       153       154       158       197       168       295       206       182       192 
dram[9]:       152       171       139       117       162       168       162       155       145       158       169       158       191       197       184       210 
dram[10]:       162       168       139       141       159       158       161       178       183       155       169       144       194       208       205       213 
total reads: 30245
bank skew: 295/117 = 2.52
chip skew: 2842/2638 = 1.08
average mf latency per bank:
dram[0]:       3422      3217      3277      3568      3056      3062      3381      3230      3505      3730      4832      4678      3895      3396      2761      2753
dram[1]:       3260      3242      3689      3255      3052      3158      3396      3451      3232      3439      4816      4523      3747      3606      3036      2802
dram[2]:       3088      3130      3676      3408      3119      3021      3222      3226      3258      3577      4849      4607      3749      3494      2934      3145
dram[3]:       3082      3671      3392      3489      2871      3185      3008      2866      3484      3851      4655      4397      3688      3478      3047      3007
dram[4]:       3231      3709      3911      3493      3156      3190      3241      2930      3558      3537      4887      4802      3604      3727      3043      3266
dram[5]:       3349      3741      3621      3341      3188      3019      3305      2898      3385      3299      4824      4368      3478      3744      3181      2834
dram[6]:       3499      2962      3492      3690      3019      3189      3312      3024      3312      3356      4342      5113      3932      3435      3060      3043
dram[7]:       3276      3094      3276      3433      3246      3011      3025      3455      3443      3254      4915      4804      3673      3443      3177      3261
dram[8]:       3231      3185      3195      3566      3072      3268      3123      3005      3533      3885      4498      4871      6953      3560      3293      3044
dram[9]:       3313      3158      3617      3809      3055      2725      2923      2832      3748      3626      4910      4727      3538      3403      3033      3112
dram[10]:       3357      3167      3622      3550      3068      2882      3024      2738      3459      3556      4733      5035      3530      3530      2808      2799
maximum mf latency per bank:
dram[0]:      52422    131302     10929     52484     17733     95570    155904     92380     12989    107148     19290     96186    108758    134407     16900     30895
dram[1]:     133878     31096     39219     14633     53276     48004    154572    154621     31721     64071     46088     71124     15732     16853     17162     23707
dram[2]:      54468     26310     35583     26391     69927    110943     48645     77147     14660     36301     16624    108756     96782     71259     20391    172137
dram[3]:      56062    117496     31006     30985     64237     84333     20897     17577     67790     64682     98015     15223     58620     60139     28628    175229
dram[4]:     120928    136719    144417     29784    144399     76926     60728     16107     20637     21246    124818     50232     16603     16181     23716    172141
dram[5]:     116619    145430    144459     12079     92430     18381    103336     17469     81998     12302     81543     19402     16596    129767     50562     28607
dram[6]:     133968     17657     61256     77290     48906     77036     95899     17847     36264     10618     15326    157958    164824     50523     46007     70778
dram[7]:      17580     20021     39210     57981    148290     88314     60433     92366     10616     19440     81744     81679     47180     15751    172145     55935
dram[8]:      44894     18798     18307     18345     95554     77064     27119     85857     34158    113109    115428    124817    111155     47155    117115    122139
dram[9]:     133898     30972     96365     39247     87046     19687     60113      4246     19274     48799    118858     15498     16089     16577     20370     64351
dram[10]:      69766     31067     77367     96366     61488     18567     69412     17202     34226     19328     37032     34239     16590    117497     17164     20686
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434212 n_nop=3389841 n_act=5132 n_pre=5116 n_req=9778 n_rd=27744 n_write=6379 bw_util=0.01987
n_activity=184814 dram_eff=0.3693
bk0: 1672a 3413829i bk1: 1692a 3413753i bk2: 1672a 3414376i bk3: 1676a 3414439i bk4: 1648a 3415601i bk5: 1832a 3413205i bk6: 1720a 3414637i bk7: 1736a 3414023i bk8: 1616a 3416325i bk9: 1768a 3414291i bk10: 1636a 3416008i bk11: 1648a 3414796i bk12: 1812a 3412868i bk13: 1968a 3411233i bk14: 1788a 3411050i bk15: 1860a 3411491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141167
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434212 n_nop=3391149 n_act=4924 n_pre=4908 n_req=9510 n_rd=27180 n_write=6051 bw_util=0.01935
n_activity=181962 dram_eff=0.3653
bk0: 1768a 3413470i bk1: 1760a 3414610i bk2: 1636a 3416599i bk3: 1716a 3414505i bk4: 1676a 3415228i bk5: 1616a 3414720i bk6: 1600a 3416341i bk7: 1684a 3414896i bk8: 1732a 3414824i bk9: 1652a 3415039i bk10: 1608a 3417075i bk11: 1712a 3414442i bk12: 1660a 3414113i bk13: 1752a 3412843i bk14: 1784a 3413580i bk15: 1824a 3412207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136662
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434212 n_nop=3390559 n_act=5004 n_pre=4988 n_req=9625 n_rd=27664 n_write=5997 bw_util=0.0196
n_activity=183233 dram_eff=0.3674
bk0: 1768a 3412408i bk1: 1664a 3414628i bk2: 1596a 3415930i bk3: 1752a 3414406i bk4: 1736a 3414000i bk5: 1784a 3413336i bk6: 1676a 3416462i bk7: 1736a 3414230i bk8: 1684a 3413594i bk9: 1680a 3415920i bk10: 1600a 3417522i bk11: 1780a 3414410i bk12: 1720a 3414263i bk13: 1900a 3412668i bk14: 1768a 3413737i bk15: 1820a 3412270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139655
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434212 n_nop=3390251 n_act=5068 n_pre=5052 n_req=9694 n_rd=27688 n_write=6153 bw_util=0.01971
n_activity=185103 dram_eff=0.3656
bk0: 1796a 3413075i bk1: 1604a 3415261i bk2: 1792a 3414812i bk3: 1644a 3415780i bk4: 1832a 3412906i bk5: 1708a 3413603i bk6: 1696a 3414366i bk7: 1716a 3413059i bk8: 1704a 3415239i bk9: 1528a 3419732i bk10: 1708a 3416631i bk11: 1688a 3415399i bk12: 1820a 3412974i bk13: 1832a 3413446i bk14: 1772a 3412224i bk15: 1848a 3411966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142766
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434212 n_nop=3391142 n_act=4942 n_pre=4926 n_req=9499 n_rd=27232 n_write=5970 bw_util=0.01934
n_activity=180739 dram_eff=0.3674
bk0: 1796a 3412755i bk1: 1660a 3415458i bk2: 1644a 3416777i bk3: 1712a 3415657i bk4: 1696a 3413175i bk5: 1708a 3414544i bk6: 1616a 3415578i bk7: 1692a 3413845i bk8: 1616a 3415490i bk9: 1600a 3417073i bk10: 1700a 3415312i bk11: 1668a 3416686i bk12: 1792a 3414059i bk13: 1720a 3413731i bk14: 1820a 3413560i bk15: 1792a 3412789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434212 n_nop=3390172 n_act=5037 n_pre=5021 n_req=9745 n_rd=27712 n_write=6270 bw_util=0.01979
n_activity=184424 dram_eff=0.3685
bk0: 1736a 3414840i bk1: 1684a 3416260i bk2: 1684a 3415946i bk3: 1696a 3415566i bk4: 1812a 3413242i bk5: 1640a 3416279i bk6: 1680a 3414845i bk7: 1732a 3414339i bk8: 1776a 3413732i bk9: 1616a 3416953i bk10: 1628a 3415452i bk11: 1684a 3414356i bk12: 1804a 3413866i bk13: 1872a 3412236i bk14: 1740a 3413426i bk15: 1928a 3411282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132586
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434212 n_nop=3389315 n_act=5144 n_pre=5128 n_req=9904 n_rd=28300 n_write=6325 bw_util=0.02016
n_activity=188136 dram_eff=0.3681
bk0: 1860a 3414040i bk1: 1896a 3412288i bk2: 1764a 3413778i bk3: 1672a 3416371i bk4: 1656a 3415153i bk5: 1632a 3415808i bk6: 1784a 3414465i bk7: 1828a 3413398i bk8: 1716a 3414822i bk9: 1688a 3414878i bk10: 1764a 3413804i bk11: 1736a 3414080i bk12: 1784a 3414259i bk13: 1896a 3412340i bk14: 1788a 3413018i bk15: 1836a 3412130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131346
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434212 n_nop=3390360 n_act=5004 n_pre=4988 n_req=9674 n_rd=27728 n_write=6132 bw_util=0.01972
n_activity=183922 dram_eff=0.3682
bk0: 1572a 3416983i bk1: 1712a 3415057i bk2: 1764a 3414787i bk3: 1672a 3415089i bk4: 1772a 3413664i bk5: 1832a 3412509i bk6: 1696a 3414793i bk7: 1676a 3414737i bk8: 1664a 3414042i bk9: 1732a 3414777i bk10: 1660a 3413895i bk11: 1716a 3413219i bk12: 1844a 3413243i bk13: 1812a 3412406i bk14: 1908a 3411083i bk15: 1696a 3413469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148281
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434212 n_nop=3390699 n_act=5008 n_pre=4992 n_req=9624 n_rd=27484 n_write=6029 bw_util=0.01952
n_activity=184503 dram_eff=0.3633
bk0: 1708a 3415684i bk1: 1760a 3414492i bk2: 1768a 3413742i bk3: 1668a 3417794i bk4: 1708a 3414153i bk5: 1620a 3415384i bk6: 1652a 3415373i bk7: 1756a 3414046i bk8: 1672a 3415449i bk9: 1624a 3416374i bk10: 1740a 3414949i bk11: 1596a 3414712i bk12: 1848a 3412865i bk13: 1812a 3412083i bk14: 1800a 3414106i bk15: 1752a 3413673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13125
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434212 n_nop=3391516 n_act=4857 n_pre=4841 n_req=9430 n_rd=27168 n_write=5830 bw_util=0.01922
n_activity=180526 dram_eff=0.3656
bk0: 1712a 3415655i bk1: 1748a 3414960i bk2: 1608a 3416616i bk3: 1496a 3417454i bk4: 1740a 3413594i bk5: 1780a 3413369i bk6: 1752a 3414959i bk7: 1724a 3414636i bk8: 1500a 3416573i bk9: 1620a 3415978i bk10: 1700a 3414755i bk11: 1616a 3415072i bk12: 1796a 3414280i bk13: 1776a 3413716i bk14: 1820a 3413993i bk15: 1780a 3412482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134022
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434212 n_nop=3391023 n_act=4896 n_pre=4880 n_req=9572 n_rd=27340 n_write=6073 bw_util=0.01946
n_activity=181734 dram_eff=0.3677
bk0: 1728a 3413837i bk1: 1740a 3413475i bk2: 1632a 3416158i bk3: 1748a 3413898i bk4: 1700a 3413625i bk5: 1640a 3414584i bk6: 1732a 3414049i bk7: 1812a 3412960i bk8: 1616a 3414824i bk9: 1704a 3416112i bk10: 1656a 3416139i bk11: 1492a 3418313i bk12: 1712a 3413578i bk13: 1804a 3411638i bk14: 1772a 3412258i bk15: 1852a 3411647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146978

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3391, Miss_rate = 0.060, Pending_hits = 726, Reservation_fails = 2
L2_cache_bank[1]: Access = 57563, Miss = 3545, Miss_rate = 0.062, Pending_hits = 698, Reservation_fails = 3
L2_cache_bank[2]: Access = 56961, Miss = 3366, Miss_rate = 0.059, Pending_hits = 690, Reservation_fails = 5
L2_cache_bank[3]: Access = 57114, Miss = 3429, Miss_rate = 0.060, Pending_hits = 720, Reservation_fails = 2
L2_cache_bank[4]: Access = 56785, Miss = 3387, Miss_rate = 0.060, Pending_hits = 679, Reservation_fails = 1
L2_cache_bank[5]: Access = 57687, Miss = 3529, Miss_rate = 0.061, Pending_hits = 697, Reservation_fails = 5
L2_cache_bank[6]: Access = 57935, Miss = 3530, Miss_rate = 0.061, Pending_hits = 732, Reservation_fails = 4
L2_cache_bank[7]: Access = 57130, Miss = 3392, Miss_rate = 0.059, Pending_hits = 685, Reservation_fails = 2
L2_cache_bank[8]: Access = 57418, Miss = 3420, Miss_rate = 0.060, Pending_hits = 707, Reservation_fails = 3
L2_cache_bank[9]: Access = 57604, Miss = 3388, Miss_rate = 0.059, Pending_hits = 700, Reservation_fails = 5
L2_cache_bank[10]: Access = 57578, Miss = 3465, Miss_rate = 0.060, Pending_hits = 679, Reservation_fails = 3
L2_cache_bank[11]: Access = 57727, Miss = 3463, Miss_rate = 0.060, Pending_hits = 724, Reservation_fails = 2
L2_cache_bank[12]: Access = 57590, Miss = 3529, Miss_rate = 0.061, Pending_hits = 728, Reservation_fails = 1
L2_cache_bank[13]: Access = 58054, Miss = 3546, Miss_rate = 0.061, Pending_hits = 712, Reservation_fails = 3
L2_cache_bank[14]: Access = 57323, Miss = 3470, Miss_rate = 0.061, Pending_hits = 688, Reservation_fails = 2
L2_cache_bank[15]: Access = 57214, Miss = 3462, Miss_rate = 0.061, Pending_hits = 704, Reservation_fails = 2
L2_cache_bank[16]: Access = 70240, Miss = 3474, Miss_rate = 0.049, Pending_hits = 789, Reservation_fails = 0
L2_cache_bank[17]: Access = 56879, Miss = 3397, Miss_rate = 0.060, Pending_hits = 701, Reservation_fails = 0
L2_cache_bank[18]: Access = 56869, Miss = 3407, Miss_rate = 0.060, Pending_hits = 681, Reservation_fails = 2
L2_cache_bank[19]: Access = 56598, Miss = 3385, Miss_rate = 0.060, Pending_hits = 686, Reservation_fails = 2
L2_cache_bank[20]: Access = 56661, Miss = 3387, Miss_rate = 0.060, Pending_hits = 701, Reservation_fails = 1
L2_cache_bank[21]: Access = 57158, Miss = 3448, Miss_rate = 0.060, Pending_hits = 701, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 75810
L2_total_cache_miss_rate = 0.0595
L2_total_cache_pending_hits = 15528
L2_total_cache_reservation_fails = 50
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 800059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 381602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.9487
	minimum = 6
	maximum = 1074
Network latency average = 35.6953
	minimum = 6
	maximum = 1074
Slowest packet = 835727
Flit latency average = 30.2075
	minimum = 6
	maximum = 1074
Slowest flit = 1280606
Fragmentation average = 0.0580379
	minimum = 0
	maximum = 438
Injected packet rate average = 0.135965
	minimum = 0.115652 (at node 27)
	maximum = 0.156223 (at node 41)
Accepted packet rate average = 0.135965
	minimum = 0.115652 (at node 27)
	maximum = 0.156223 (at node 41)
Injected flit rate average = 0.229166
	minimum = 0.152552 (at node 27)
	maximum = 0.324195 (at node 37)
Accepted flit rate average= 0.229166
	minimum = 0.201213 (at node 46)
	maximum = 0.261883 (at node 25)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.838 (13 samples)
	minimum = 6 (13 samples)
	maximum = 277.538 (13 samples)
Network latency average = 16.3671 (13 samples)
	minimum = 6 (13 samples)
	maximum = 221.385 (13 samples)
Flit latency average = 16.6801 (13 samples)
	minimum = 6 (13 samples)
	maximum = 220.846 (13 samples)
Fragmentation average = 0.0048654 (13 samples)
	minimum = 0 (13 samples)
	maximum = 72.2308 (13 samples)
Injected packet rate average = 0.0417173 (13 samples)
	minimum = 0.0336893 (13 samples)
	maximum = 0.0969041 (13 samples)
Accepted packet rate average = 0.0417173 (13 samples)
	minimum = 0.0336893 (13 samples)
	maximum = 0.0969041 (13 samples)
Injected flit rate average = 0.0649851 (13 samples)
	minimum = 0.0431887 (13 samples)
	maximum = 0.135328 (13 samples)
Accepted flit rate average = 0.0649851 (13 samples)
	minimum = 0.052388 (13 samples)
	maximum = 0.172597 (13 samples)
Injected packet size average = 1.55775 (13 samples)
Accepted packet size average = 1.55775 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 3 sec (2043 sec)
gpgpu_simulation_rate = 32630 (inst/sec)
gpgpu_simulation_rate = 2335 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15182
gpu_sim_insn = 5472444
gpu_ipc =     360.4561
gpu_tot_sim_cycle = 5007739
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      14.4051
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 556463
gpu_stall_icnt2sh    = 2023525
partiton_reqs_in_parallel = 333867
partiton_reqs_in_parallel_total    = 40132432
partiton_level_parallism =      21.9910
partiton_level_parallism_total  =       8.0808
partiton_reqs_in_parallel_util = 333867
partiton_reqs_in_parallel_util_total    = 40132432
gpu_sim_cycle_parition_util = 15182
gpu_tot_sim_cycle_parition_util    = 1849390
partiton_level_parallism_util =      21.9910
partiton_level_parallism_util_total  =      21.7027
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     255.0652 GB/Sec
L2_BW_total  =      24.8689 GB/Sec
gpu_total_sim_rate=34400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3630, 3170, 3086, 3434, 3552, 3119, 3015, 3564, 3457, 3226, 3051, 3604, 3578, 3678, 3559, 3110, 3567, 2733, 3113, 3320, 2683, 2829, 3353, 3636, 3091, 3882, 3273, 3632, 3422, 3197, 3167, 3290, 3074, 2989, 2718, 2399, 2585, 3140, 3037, 3144, 3237, 2809, 2915, 2345, 2851, 2618, 3087, 2176, 2820, 3339, 2528, 2577, 3172, 3170, 2665, 3262, 2379, 2610, 2481, 2521, 2717, 2331, 2555, 3040, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 3480612
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3463474
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12252
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5215437	W0_Idle:73149500	W0_Scoreboard:21198253	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1444 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 289 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 5007738 
mrq_lat_table:73085 	2106 	2113 	14443 	8217 	2898 	2009 	2262 	2768 	1163 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1071394 	216967 	9825 	5158 	2887 	715 	6329 	286 	93 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	292704 	50771 	414306 	234566 	174213 	123742 	8033 	3283 	2311 	2558 	626 	6342 	269 	93 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	307539 	205857 	349087 	18921 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	337958 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1595 	161 	8 	6 	17 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        21        17        18        16        16        33        16 
dram[1]:        27        16        16        20        16        16        17        16        30        30        16        22        22        16        31        27 
dram[2]:        16        32        16        16        16        16        16        16        30        26        19        26        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        19        44        16        16        16        16 
dram[4]:        38        16        16        16        16        16        16        16        18        30        16        22        16        16        16        16 
dram[5]:        29        16        16        16        16        16        16        16        30        16        47        45        16        16        40        16 
dram[6]:        24        16        16        16        16        16        17        16        29        29        25        25        43        16        36        29 
dram[7]:        16        16        16        16        16        15        16        16        30        18        29        27        16        18        16        16 
dram[8]:        16        16        16        16        15        15        17        16        30        30        25        19        85        19        16        16 
dram[9]:        16        27        16        16        15        15        16        16        35        27        16        16        23        24        16        34 
dram[10]:        24        27        16        16        17        16        16        16        33        33        16        43        16        39        16        22 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.797688  1.872093  1.795107  1.876667  2.014235  1.950617  1.922830  1.970588  2.091873  2.027523  2.173759  2.048544  2.059524  2.131868  1.934959  2.085960 
dram[1]:  1.818182  1.969512  1.923611  1.980707  2.000000  1.967273  2.033333  2.053957  2.137705  2.038710  2.100000  2.149837  2.034700  2.070336  1.991228  2.002785 
dram[2]:  1.858357  1.907407  1.862069  1.919872  1.954545  1.961783  2.029091  2.122744  2.006192  2.046823  2.201493  2.109718  2.036697  2.056657  1.991098  1.994269 
dram[3]:  1.904348  1.873786  1.984026  1.876623  1.883582  1.953488  1.906149  1.856707  2.137124  2.154762  2.077922  2.263158  2.037901  2.057307  1.960340  2.016760 
dram[4]:  1.855956  1.867868  1.965986  1.817338  1.925081  1.905405  1.992883  2.054795  2.119298  2.145455  2.009375  2.227758  2.118182  2.065217  2.014577  2.067073 
dram[5]:  1.933333  1.958333  1.801242  1.979730  2.038095  2.188976  1.932432  2.003333  2.119874  2.082759  2.160959  2.166124  2.034884  2.050704  1.876751  2.029730 
dram[6]:  1.915014  1.827225  1.909657  1.865574  1.880259  2.018050  1.933333  2.006473  2.142384  2.019480  2.101266  2.173333  2.023809  2.092179  2.050445  2.037356 
dram[7]:  1.962199  1.836676  1.869697  1.888889  1.964630  1.959502  1.960000  2.055351  2.026756  2.044872  2.065360  2.113269  2.035088  2.208723  2.027701  2.131579 
dram[8]:  1.848397  1.918919  1.848485  1.934028  1.911765  2.003636  2.035842  1.888535  2.107639  2.010135  2.217105  2.092466  2.497175  1.966480  1.956647  2.039275 
dram[9]:  2.022508  1.946746  1.910345  1.862454  1.901274  1.927673  2.072414  1.973064  2.228916  2.090909  2.041401  2.071429  2.044776  2.075529  2.121118  2.058824 
dram[10]:  1.984472  1.891813  1.927336  1.876582  1.927393  2.007067  2.084211  1.981191  2.194346  2.169014  2.212766  2.244000  2.039755  2.028736  1.997118  2.077810 
average row locality = 111119/55334 = 2.008151
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       433       438       422       422       412       458       430       434       414       452       425       428       469       508       463       481 
dram[1]:       457       456       414       436       419       404       400       421       443       423       418       444       431       454       462       472 
dram[2]:       457       431       402       443       434       446       419       434       431       430       416       461       446       491       458       471 
dram[3]:       463       415       452       419       458       427       424       429       436       392       443       438       471       474       459       478 
dram[4]:       464       430       418       433       424       427       404       423       414       410       441       433       464       446       471       464 
dram[5]:       449       436       426       430       453       410       420       433       454       414       423       437       467       484       451       498 
dram[6]:       481       490       443       422       414       408       446       457       439       432       457       450       462       490       463       475 
dram[7]:       408       443       447       420       443       458       424       419       426       443       431       445       477       469       493       440 
dram[8]:       443       455       447       423       427       405       413       439       428       416       451       415       479       469       466       454 
dram[9]:       444       453       406       377       435       445       438       431       386       416       441       420       465       460       471       461 
dram[10]:       447       450       411       441       425       410       433       453       415       437       430       389       444       467       459       479 
total reads: 77526
bank skew: 508/377 = 1.35
chip skew: 7229/6949 = 1.04
number of total write accesses:
dram[0]:       189       206       165       141       154       174       168       169       178       211       188       205       223       268       251       247 
dram[1]:       203       190       140       180       149       137       149       150       209       209       191       216       214       223       219       247 
dram[2]:       199       187       138       156       168       170       139       154       217       182       174       212       220       235       213       225 
dram[3]:       194       164       169       159       173       161       165       180       203       151       197       207       228       244       233       244 
dram[4]:       206       192       160       154       167       137       156       177       190       180       202       193       235       219       220       214 
dram[5]:       189       175       154       156       189       146       152       168       218       190       208       228       233       244       219       253 
dram[6]:       195       208       170       147       167       151       163       163       208       190       207       202       218       259       228       234 
dram[7]:       163       198       170       158       168       171       164       138       180       195       201       208       219       240       239       208 
dram[8]:       191       184       163       134       158       146       155       154       179       179       223       196       405       235       211       221 
dram[9]:       185       205       148       124       162       168       163       155       169       182       200       189       220       227       212       239 
dram[10]:       192       197       146       152       159       158       161       179       206       179       194       172       223       239       234       242 
total reads: 33593
bank skew: 405/124 = 3.27
chip skew: 3137/2948 = 1.06
average mf latency per bank:
dram[0]:       3228      3037      3249      3564      3103      3111      3437      3285      3409      3624      4592      4432      3684      3255      2640      2628
dram[1]:       3091      3027      3632      3187      3111      3219      3463      3517      3155      3347      4560      4304      3538      3417      2877      2675
dram[2]:       2944      2958      3660      3365      3172      3069      3282      3290      3177      3480      4568      4398      3545      3339      2806      3008
dram[3]:       2934      3456      3371      3394      2919      3236      3060      2924      3398      3740      4398      4167      3510      3326      2894      2867
dram[4]:       3066      3491      3791      3422      3214      3248      3295      2985      3461      3434      4637      4537      3436      3526      2890      3114
dram[5]:       3167      3534      3561      3271      3238      3078      3370      2945      3300      3223      4536      4141      3322      3579      3011      2705
dram[6]:       3316      2828      3494      3661      3066      3247      3368      3080      3232      3268      4165      4853      3731      3280      2925      2902
dram[7]:       3092      2938      3215      3445      3292      3058      3092      3523      3341      3179      4668      4556      3526      3288      3059      3110
dram[8]:       3055      3023      3185      3476      3138      3335      3201      3071      3428      3778      4310      4617      8142      3402      3147      2907
dram[9]:       3105      2967      3587      3794      3113      2782      2985      2899      3608      3502      4634      4449      3367      3235      2899      2970
dram[10]:       3170      3000      3606      3504      3130      2944      3091      2794      3355      3435      4504      4732      3354      3354      2683      2679
maximum mf latency per bank:
dram[0]:      52422    131302     10929     52484     17733     95570    155904     92380     12989    107148     19290     96186    108758    134407     16900     30895
dram[1]:     133878     31096     39219     14633     53276     48004    154572    154621     31721     64071     46088     71124     15732     16853     17162     23707
dram[2]:      54468     26310     35583     26391     69927    110943     48645     77147     14660     36301     16624    108756     96782     71259     20391    172137
dram[3]:      56062    117496     31006     30985     64237     84333     20897     17577     67790     64682     98015     15223     58620     60139     28628    175229
dram[4]:     120928    136719    144417     29784    144399     76926     60728     16107     20637     21246    124818     50232     16603     16181     23716    172141
dram[5]:     116619    145430    144459     12079     92430     18381    103336     17469     81998     12302     81543     19402     16596    129767     50562     28607
dram[6]:     133968     17657     61256     77290     48906     77036     95899     17847     36264     10618     15326    157958    164824     50523     46007     70778
dram[7]:      17580     20021     39210     57981    148290     88314     60433     92366     10616     19440     81744     81679     47180     15751    172145     55935
dram[8]:      44894     18798     18307     18345     95554     77064     27119     85857     34158    113109    115428    124817    111155     47155    117115    122139
dram[9]:     133898     30972     96365     39247     87046     19687     60113      4246     19274     48799    118858     15498     16089     16577     20370     64351
dram[10]:      69766     31067     77367     96366     61488     18567     69412     17202     34226     19328     37032     34239     16590    117497     17164     20686
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3462401 n_nop=3417030 n_act=5159 n_pre=5143 n_req=10226 n_rd=28356 n_write=6713 bw_util=0.02026
n_activity=190150 dram_eff=0.3689
bk0: 1732a 3441485i bk1: 1752a 3441336i bk2: 1688a 3442336i bk3: 1688a 3442533i bk4: 1648a 3443711i bk5: 1832a 3441375i bk6: 1720a 3442795i bk7: 1736a 3442163i bk8: 1656a 3444091i bk9: 1808a 3441930i bk10: 1700a 3443694i bk11: 1712a 3442461i bk12: 1876a 3440531i bk13: 2032a 3438910i bk14: 1852a 3438713i bk15: 1924a 3439192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143188
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3462401 n_nop=3418268 n_act=4954 n_pre=4938 n_req=9980 n_rd=27816 n_write=6425 bw_util=0.01978
n_activity=187501 dram_eff=0.3652
bk0: 1828a 3441078i bk1: 1824a 3442163i bk2: 1656a 3444572i bk3: 1744a 3442412i bk4: 1676a 3443410i bk5: 1616a 3442906i bk6: 1600a 3444530i bk7: 1684a 3443091i bk8: 1772a 3442504i bk9: 1692a 3442684i bk10: 1672a 3444740i bk11: 1776a 3442090i bk12: 1724a 3441669i bk13: 1816a 3440469i bk14: 1848a 3441201i bk15: 1888a 3439796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139482
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3462401 n_nop=3417762 n_act=5028 n_pre=5012 n_req=10059 n_rd=28280 n_write=6319 bw_util=0.01999
n_activity=188596 dram_eff=0.3669
bk0: 1828a 3440240i bk1: 1724a 3442191i bk2: 1608a 3444005i bk3: 1772a 3442472i bk4: 1736a 3442185i bk5: 1784a 3441479i bk6: 1676a 3444619i bk7: 1736a 3442419i bk8: 1724a 3441286i bk9: 1720a 3443623i bk10: 1664a 3445231i bk11: 1844a 3442076i bk12: 1784a 3441854i bk13: 1964a 3440360i bk14: 1832a 3441467i bk15: 1884a 3440007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3462401 n_nop=3417414 n_act=5095 n_pre=5079 n_req=10150 n_rd=28312 n_write=6501 bw_util=0.02011
n_activity=190380 dram_eff=0.3657
bk0: 1852a 3440853i bk1: 1660a 3442928i bk2: 1808a 3442838i bk3: 1676a 3443706i bk4: 1832a 3441053i bk5: 1708a 3441765i bk6: 1696a 3442476i bk7: 1716a 3441215i bk8: 1744a 3442985i bk9: 1568a 3447460i bk10: 1772a 3444223i bk11: 1752a 3442981i bk12: 1884a 3440513i bk13: 1896a 3441083i bk14: 1836a 3439813i bk15: 1912a 3439641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145217
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3462401 n_nop=3418273 n_act=4971 n_pre=4955 n_req=9968 n_rd=27864 n_write=6338 bw_util=0.01976
n_activity=186531 dram_eff=0.3667
bk0: 1856a 3440387i bk1: 1720a 3443189i bk2: 1672a 3444703i bk3: 1732a 3443481i bk4: 1696a 3441352i bk5: 1708a 3442723i bk6: 1616a 3443706i bk7: 1692a 3441984i bk8: 1656a 3443253i bk9: 1640a 3444749i bk10: 1764a 3442955i bk11: 1732a 3444284i bk12: 1856a 3441818i bk13: 1784a 3441443i bk14: 1884a 3441155i bk15: 1856a 3440469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140947
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3462401 n_nop=3417334 n_act=5057 n_pre=5041 n_req=10207 n_rd=28340 n_write=6629 bw_util=0.0202
n_activity=189710 dram_eff=0.3687
bk0: 1796a 3442473i bk1: 1744a 3443946i bk2: 1704a 3443982i bk3: 1720a 3443517i bk4: 1812a 3441426i bk5: 1640a 3444463i bk6: 1680a 3443034i bk7: 1732a 3442482i bk8: 1816a 3441435i bk9: 1656a 3444629i bk10: 1692a 3442996i bk11: 1748a 3441908i bk12: 1868a 3441644i bk13: 1936a 3440003i bk14: 1804a 3441044i bk15: 1992a 3438952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134806
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3462401 n_nop=3416492 n_act=5176 n_pre=5160 n_req=10339 n_rd=28916 n_write=6657 bw_util=0.02055
n_activity=193405 dram_eff=0.3679
bk0: 1924a 3441692i bk1: 1960a 3439904i bk2: 1772a 3441835i bk3: 1688a 3444330i bk4: 1656a 3443293i bk5: 1632a 3443990i bk6: 1784a 3442643i bk7: 1828a 3441545i bk8: 1756a 3442569i bk9: 1728a 3442519i bk10: 1828a 3441461i bk11: 1800a 3441699i bk12: 1848a 3441928i bk13: 1960a 3439972i bk14: 1852a 3440674i bk15: 1900a 3439737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133213
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3462401 n_nop=3417543 n_act=5033 n_pre=5017 n_req=10106 n_rd=28344 n_write=6464 bw_util=0.02011
n_activity=189567 dram_eff=0.3672
bk0: 1632a 3444840i bk1: 1772a 3442816i bk2: 1788a 3442733i bk3: 1680a 3443144i bk4: 1772a 3441806i bk5: 1832a 3440687i bk6: 1696a 3442981i bk7: 1676a 3442931i bk8: 1704a 3441685i bk9: 1772a 3442476i bk10: 1724a 3441520i bk11: 1780a 3440906i bk12: 1908a 3440967i bk13: 1876a 3440166i bk14: 1972a 3438882i bk15: 1760a 3441163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150576
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3462401 n_nop=3417747 n_act=5037 n_pre=5021 n_req=10164 n_rd=28120 n_write=6476 bw_util=0.01998
n_activity=190464 dram_eff=0.3633
bk0: 1772a 3443480i bk1: 1820a 3442277i bk2: 1788a 3441807i bk3: 1692a 3445608i bk4: 1708a 3442335i bk5: 1620a 3443570i bk6: 1652a 3443561i bk7: 1756a 3442204i bk8: 1712a 3442863i bk9: 1664a 3443918i bk10: 1804a 3442677i bk11: 1660a 3442400i bk12: 1916a 3440396i bk13: 1876a 3439813i bk14: 1864a 3441949i bk15: 1816a 3441442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136004
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3462401 n_nop=3418616 n_act=4898 n_pre=4882 n_req=9897 n_rd=27796 n_write=6209 bw_util=0.01964
n_activity=186429 dram_eff=0.3648
bk0: 1776a 3443290i bk1: 1812a 3442562i bk2: 1624a 3444665i bk3: 1508a 3445549i bk4: 1740a 3441776i bk5: 1780a 3441556i bk6: 1752a 3443116i bk7: 1724a 3442830i bk8: 1544a 3444252i bk9: 1664a 3443523i bk10: 1764a 3442284i bk11: 1680a 3442629i bk12: 1860a 3441753i bk13: 1840a 3441300i bk14: 1884a 3441673i bk15: 1844a 3440147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137546
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3462401 n_nop=3418183 n_act=4927 n_pre=4911 n_req=10023 n_rd=27960 n_write=6420 bw_util=0.01986
n_activity=187418 dram_eff=0.3669
bk0: 1788a 3441416i bk1: 1800a 3441022i bk2: 1644a 3444239i bk3: 1764a 3441833i bk4: 1700a 3441807i bk5: 1640a 3442774i bk6: 1732a 3442240i bk7: 1812a 3441118i bk8: 1660a 3442517i bk9: 1748a 3443734i bk10: 1720a 3443826i bk11: 1556a 3445948i bk12: 1776a 3441238i bk13: 1868a 3439345i bk14: 1836a 3439958i bk15: 1916a 3439281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3468, Miss_rate = 0.059, Pending_hits = 791, Reservation_fails = 2
L2_cache_bank[1]: Access = 59051, Miss = 3621, Miss_rate = 0.061, Pending_hits = 762, Reservation_fails = 5
L2_cache_bank[2]: Access = 58449, Miss = 3444, Miss_rate = 0.059, Pending_hits = 754, Reservation_fails = 11
L2_cache_bank[3]: Access = 58602, Miss = 3510, Miss_rate = 0.060, Pending_hits = 787, Reservation_fails = 9
L2_cache_bank[4]: Access = 58273, Miss = 3463, Miss_rate = 0.059, Pending_hits = 737, Reservation_fails = 2
L2_cache_bank[5]: Access = 59175, Miss = 3607, Miss_rate = 0.061, Pending_hits = 751, Reservation_fails = 10
L2_cache_bank[6]: Access = 59423, Miss = 3606, Miss_rate = 0.061, Pending_hits = 797, Reservation_fails = 7
L2_cache_bank[7]: Access = 58618, Miss = 3472, Miss_rate = 0.059, Pending_hits = 748, Reservation_fails = 5
L2_cache_bank[8]: Access = 58906, Miss = 3500, Miss_rate = 0.059, Pending_hits = 774, Reservation_fails = 6
L2_cache_bank[9]: Access = 59092, Miss = 3466, Miss_rate = 0.059, Pending_hits = 767, Reservation_fails = 9
L2_cache_bank[10]: Access = 59066, Miss = 3543, Miss_rate = 0.060, Pending_hits = 746, Reservation_fails = 6
L2_cache_bank[11]: Access = 59215, Miss = 3542, Miss_rate = 0.060, Pending_hits = 787, Reservation_fails = 6
L2_cache_bank[12]: Access = 59078, Miss = 3605, Miss_rate = 0.061, Pending_hits = 779, Reservation_fails = 2
L2_cache_bank[13]: Access = 59542, Miss = 3624, Miss_rate = 0.061, Pending_hits = 771, Reservation_fails = 5
L2_cache_bank[14]: Access = 58810, Miss = 3549, Miss_rate = 0.060, Pending_hits = 737, Reservation_fails = 4
L2_cache_bank[15]: Access = 58698, Miss = 3537, Miss_rate = 0.060, Pending_hits = 761, Reservation_fails = 4
L2_cache_bank[16]: Access = 79893, Miss = 3554, Miss_rate = 0.044, Pending_hits = 928, Reservation_fails = 3
L2_cache_bank[17]: Access = 58355, Miss = 3476, Miss_rate = 0.060, Pending_hits = 762, Reservation_fails = 2
L2_cache_bank[18]: Access = 58348, Miss = 3486, Miss_rate = 0.060, Pending_hits = 745, Reservation_fails = 5
L2_cache_bank[19]: Access = 58074, Miss = 3463, Miss_rate = 0.060, Pending_hits = 752, Reservation_fails = 10
L2_cache_bank[20]: Access = 58145, Miss = 3464, Miss_rate = 0.060, Pending_hits = 761, Reservation_fails = 6
L2_cache_bank[21]: Access = 58642, Miss = 3526, Miss_rate = 0.060, Pending_hits = 765, Reservation_fails = 2
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 77526
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 16962
L2_total_cache_reservation_fails = 121
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18891
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.6776
	minimum = 6
	maximum = 833
Network latency average = 44.0547
	minimum = 6
	maximum = 580
Slowest packet = 2549019
Flit latency average = 52.6761
	minimum = 6
	maximum = 579
Slowest flit = 4169888
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0538239
	minimum = 0.042158 (at node 17)
	maximum = 0.31793 (at node 44)
Accepted packet rate average = 0.0538239
	minimum = 0.042158 (at node 17)
	maximum = 0.31793 (at node 44)
Injected flit rate average = 0.0807358
	minimum = 0.0607338 (at node 45)
	maximum = 0.33015 (at node 44)
Accepted flit rate average= 0.0807358
	minimum = 0.0505896 (at node 17)
	maximum = 0.623641 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.898 (14 samples)
	minimum = 6 (14 samples)
	maximum = 317.214 (14 samples)
Network latency average = 18.3447 (14 samples)
	minimum = 6 (14 samples)
	maximum = 247 (14 samples)
Flit latency average = 19.2512 (14 samples)
	minimum = 6 (14 samples)
	maximum = 246.429 (14 samples)
Fragmentation average = 0.00451787 (14 samples)
	minimum = 0 (14 samples)
	maximum = 67.0714 (14 samples)
Injected packet rate average = 0.042582 (14 samples)
	minimum = 0.0342942 (14 samples)
	maximum = 0.112692 (14 samples)
Accepted packet rate average = 0.042582 (14 samples)
	minimum = 0.0342942 (14 samples)
	maximum = 0.112692 (14 samples)
Injected flit rate average = 0.0661101 (14 samples)
	minimum = 0.0444419 (14 samples)
	maximum = 0.149244 (14 samples)
Accepted flit rate average = 0.0661101 (14 samples)
	minimum = 0.0522596 (14 samples)
	maximum = 0.204815 (14 samples)
Injected packet size average = 1.55254 (14 samples)
Accepted packet size average = 1.55254 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 57 sec (2097 sec)
gpgpu_simulation_rate = 34400 (inst/sec)
gpgpu_simulation_rate = 2388 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 304262
gpu_sim_insn = 17757560
gpu_ipc =      58.3627
gpu_tot_sim_cycle = 5539223
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      16.2288
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 2367079
gpu_stall_icnt2sh    = 7571246
partiton_reqs_in_parallel = 4883148
partiton_reqs_in_parallel_total    = 40466299
partiton_level_parallism =      16.0492
partiton_level_parallism_total  =       8.1870
partiton_reqs_in_parallel_util = 4883148
partiton_reqs_in_parallel_util_total    = 40466299
gpu_sim_cycle_parition_util = 303740
gpu_tot_sim_cycle_parition_util    = 1864572
partiton_level_parallism_util =      16.0767
partiton_level_parallism_util_total  =      20.9146
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     613.8334 GB/Sec
L2_BW_total  =      56.1998 GB/Sec
gpu_total_sim_rate=26216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619477
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4979, 4618, 4562, 4778, 5023, 4546, 4389, 5080, 4791, 4506, 4565, 5025, 4992, 5035, 5010, 4639, 5015, 4143, 4535, 4728, 4084, 4267, 4702, 5015, 4462, 5293, 4680, 5005, 4863, 4577, 4509, 4717, 4169, 4137, 3880, 3433, 3709, 4221, 4133, 4351, 4378, 3864, 4118, 3477, 3961, 3762, 4244, 3298, 4038, 4504, 3751, 3749, 4308, 4287, 3815, 4419, 3418, 3759, 3582, 3657, 3773, 3364, 3732, 4140, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 11081418
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11041092
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16623883	W0_Idle:73348289	W0_Scoreboard:24500984	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1525 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 369 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 5538892 
mrq_lat_table:152756 	3640 	3428 	25741 	17222 	4664 	3494 	4725 	5469 	2171 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2460056 	762828 	16935 	10672 	6696 	5639 	13222 	4296 	3750 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	310947 	94341 	1260215 	757857 	346715 	440983 	29578 	5898 	5531 	5720 	5603 	12940 	4259 	3670 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	465833 	600469 	1106452 	72642 	1149 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	943375 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1690 	578 	65 	43 	20 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        31        16        16        16        16        16        16        30        21        41        39        48        44        33        48 
dram[1]:        27        52        16        20        16        16        17        16        30        30        43        43        22        47        31        27 
dram[2]:        40        32        16        16        16        16        16        16        30        30        45        42        33        44        43        43 
dram[3]:        41        41        16        24        17        16        16        16        31        28        41        44        23        43        32        47 
dram[4]:        38        45        20        16        16        16        16        16        30        30        43        32        44        47        32        44 
dram[5]:        29        41        18        20        16        16        16        16        30        29        47        45        43        43        40        48 
dram[6]:        24        33        16        16        16        16        17        16        29        29        32        44        43        46        36        29 
dram[7]:        42        41        16        16        16        16        16        16        30        30        29        27        16        45        41        43 
dram[8]:        46        43        16        16        15        15        17        16        30        30        25        44        85        25        45        45 
dram[9]:        45        27        16        16        15        16        16        16        35        27        31        40        23        24        44        34 
dram[10]:        24        27        16        16        17        16        16        16        33        33        41        43        32        39        45        22 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.626109  1.700394  1.664706  1.700461  1.755747  1.710204  1.724090  1.728276  1.779259  1.762973  1.828346  1.765468  1.724691  1.792771  1.712753  1.753641 
dram[1]:  1.646910  1.713720  1.733542  1.776786  1.753247  1.731044  1.764179  1.773449  1.829662  1.780980  1.826156  1.840774  1.720663  1.724816  1.756858  1.723653 
dram[2]:  1.668361  1.707775  1.695324  1.714697  1.750712  1.782107  1.794682  1.819259  1.717842  1.776141  1.804140  1.819277  1.780619  1.743621  1.704518  1.709524 
dram[3]:  1.690601  1.715092  1.756598  1.705966  1.726897  1.734807  1.772997  1.765217  1.819742  1.819033  1.776836  1.880878  1.761006  1.796973  1.714797  1.760442 
dram[4]:  1.687032  1.670185  1.759760  1.698847  1.740332  1.697479  1.788432  1.798883  1.828697  1.830104  1.753191  1.850659  1.797011  1.756193  1.760510  1.759898 
dram[5]:  1.699198  1.716000  1.685841  1.738304  1.762500  1.853774  1.721400  1.751389  1.852941  1.816038  1.836336  1.857980  1.786906  1.733415  1.700121  1.787183 
dram[6]:  1.738380  1.686606  1.745914  1.710720  1.675414  1.736311  1.742340  1.758904  1.844776  1.764444  1.771955  1.801399  1.738739  1.790382  1.756724  1.769793 
dram[7]:  1.720798  1.676393  1.685286  1.696581  1.800912  1.782107  1.755102  1.850153  1.797337  1.788856  1.766862  1.756955  1.765743  1.822997  1.787421  1.759331 
dram[8]:  1.682477  1.700787  1.667129  1.709724  1.744807  1.743553  1.783823  1.689891  1.817188  1.757530  1.837243  1.785075  1.958637  1.733662  1.697259  1.769634 
dram[9]:  1.758523  1.718085  1.668129  1.694079  1.750000  1.733793  1.836336  1.774286  1.838558  1.838710  1.725462  1.795200  1.813158  1.750308  1.760510  1.787879 
dram[10]:  1.744154  1.731343  1.713855  1.724771  1.734440  1.738304  1.834808  1.772222  1.814371  1.825301  1.862342  1.836800  1.757161  1.710214  1.760925  1.755127 
average row locality = 223394/127196 = 1.756297
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       908       910       848       849       882       920       889       895       849       879       833       858       972      1010       962       986 
dram[1]:       924       930       841       874       886       880       861       889       880       863       828       872       928       964       967       988 
dram[2]:       929       903       847       885       893       898       885       901       865       868       832       871       921       990       965       985 
dram[3]:       931       884       892       878       914       902       873       875       885       835       885       856       967       974       971       975 
dram[4]:       948       901       868       882       897       889       854       901       860       861       874       877       977       932       960       960 
dram[5]:       913       914       858       877       901       862       905       903       882       823       854       876       956       975       964      1008 
dram[6]:       941       942       879       870       872       871       915       928       869       853       888       899       941       987       972       987 
dram[7]:       870       907       906       874       885       906       878       886       866       872       861       857       973       968       985       941 
dram[8]:       908       927       886       882       874       874       875       905       850       842       879       838       980       964       982       945 
dram[9]:       898       916       844       793       887       907       895       899       828       851       867       818       959       971       963       966 
dram[10]:       905       914       854       862       893       868       904       917       843       869       847       819       956       975       943       985 
total reads: 158748
bank skew: 1010/793 = 1.27
chip skew: 14614/14262 = 1.02
number of total write accesses:
dram[0]:       375       384       284       258       340       337       342       358       352       378       328       369       425       478       475       459 
dram[1]:       382       369       265       320       329       330       321       340       366       373       317       365       421       440       442       484 
dram[2]:       384       371       277       305       336       337       330       327       377       338       301       337       402       445       431       451 
dram[3]:       364       332       306       323       338       354       322       343       387       331       373       344       433       451       466       458 
dram[4]:       405       365       304       297       363       323       321       387       389       367       362       387       466       415       422       418 
dram[5]:       358       373       285       312       368       317       374       358       378       332       369       393       436       436       442       470 
dram[6]:       368       355       296       295       341       334       336       356       367       338       363       389       410       465       465       466 
dram[7]:       338       357       331       317       300       329       326       324       349       348       344       343       429       443       436       426 
dram[8]:       369       369       316       296       302       343       338       332       313       325       374       358       630       442       442       407 
dram[9]:       340       376       297       237       338       350       328       343       345       346       346       304       419       452       419       450 
dram[10]:       363       362       284       266       361       321       340       359       369       343       330       329       455       465       427       470 
total reads: 64646
bank skew: 630/237 = 2.66
chip skew: 6001/5690 = 1.05
average mf latency per bank:
dram[0]:       5464      5369      5627      5829      5403      5628      5766      5718      5725      5751      6635      6375      4753      4447      4042      4121
dram[1]:       5308      5362      5868      5430      5590      5646      5883      5689      5732      5782      6910      6279      4605      4420      4188      4064
dram[2]:       5240      5361      5603      5387      5785      5672      5531      5758      5515      5797      6679      6386      4645      4521      4332      4233
dram[3]:       5304      5711      5494      5288      5643      5678      5788      5863      5627      6160      6363      6421      4595      4628      4194      4092
dram[4]:       5115      5550      5660      5578      5858      5826      6077      5536      5811      5887      6499      6169      4572      4805      4413      4405
dram[5]:       5411      5539      5817      5390      5900      6032      5691      5757      5839      6162      6389      6132      4607      4850      4245      4044
dram[6]:       5338      5324      5699      5797      5996      5952      5908      5670      5751      5877      6131      6286      4784      4489      4179      4337
dram[7]:       5424      5393      5343      5372      6192      5883      5832      5896      5983      5642      6593      6567      4522      4572      4547      4627
dram[8]:       5404      5248      5207      5576      5984      5935      5620      5748      6106      6303      6257      6518      7021      4584      4394      4512
dram[9]:       5541      5235      5559      6100      5653      5425      5670      5529      5814      5871      6480      6549      4498      4476      4268      4186
dram[10]:       5373      5465      5642      5779      5572      5700      5639      5401      5781      5923      6614      6666      4565      4600      4211      4068
maximum mf latency per bank:
dram[0]:      52422    131302     54887     55856     52747     95570    155904     92380     54800    107148     55655     96186    108758    134407     52165     52583
dram[1]:     133878     49867     55859     55747     53276     52738    154572    154621     54507     64071     55505     71124     52888     52690     52570     52781
dram[2]:      54822     49778     52112     52351     69927    110943     54086     77147     54642     54744     56553    108756     96782     71259     52757    172137
dram[3]:      56062    117496     52248     52235     64237     84333     54538     54496     67790     64682     98015     56573     58620     60139     52726    175229
dram[4]:     120928    136719    144417     52155    144399     76926     60728     54091     54777     56735    124818     56605     52608     52536     52766    172141
dram[5]:     116619    145430    144459     54850     92430     52579    103336     59288     81998     56759     81543     56702     52499    129767     52563     51415
dram[6]:     133968     49866     61256     77290     52737     77036     95899     60029     56684     52843     56585    157958    164824     52539     51367     70778
dram[7]:      49837     49859     55628     57981    148290     88314     60433     92366     54666     54693     81744     81679     57586     57742    172145     55935
dram[8]:      49883     47728     55705     55757     95554     77064     59296     85857     54660    113109    115428    124817    111155     57746    117115    122139
dram[9]:     133898     54342     96365     55864     87046     51712     60113     56265     54764     54757    118858     55634     57702     57711     52381     64351
dram[10]:      69766     49836     77367     96366     61488     49097     69412     59278     54744     54841     55631     55680     52886    117497     52136     52931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4027370 n_nop=3931908 n_act=11773 n_pre=11757 n_req=20392 n_rd=57800 n_write=14132 bw_util=0.03572
n_activity=412079 dram_eff=0.3491
bk0: 3632a 3984393i bk1: 3640a 3984458i bk2: 3392a 3989368i bk3: 3396a 3987101i bk4: 3528a 3986481i bk5: 3680a 3984936i bk6: 3556a 3984978i bk7: 3580a 3984508i bk8: 3396a 3986761i bk9: 3516a 3985533i bk10: 3332a 3989544i bk11: 3432a 3986678i bk12: 3888a 3980631i bk13: 4040a 3980342i bk14: 3848a 3979199i bk15: 3944a 3979198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227008
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4027370 n_nop=3932876 n_act=11544 n_pre=11528 n_req=20239 n_rd=57500 n_write=13922 bw_util=0.03547
n_activity=409884 dram_eff=0.3485
bk0: 3696a 3983767i bk1: 3720a 3984213i bk2: 3364a 3990165i bk3: 3496a 3986428i bk4: 3544a 3984931i bk5: 3520a 3983995i bk6: 3444a 3986734i bk7: 3556a 3985355i bk8: 3520a 3986159i bk9: 3452a 3985902i bk10: 3312a 3990261i bk11: 3488a 3987130i bk12: 3712a 3982612i bk13: 3856a 3979642i bk14: 3868a 3981769i bk15: 3952a 3978766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230446
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4027370 n_nop=3932871 n_act=11556 n_pre=11540 n_req=20187 n_rd=57752 n_write=13651 bw_util=0.03546
n_activity=407478 dram_eff=0.3505
bk0: 3716a 3981924i bk1: 3612a 3984400i bk2: 3388a 3988466i bk3: 3540a 3985891i bk4: 3572a 3984964i bk5: 3592a 3984910i bk6: 3540a 3986839i bk7: 3604a 3984660i bk8: 3460a 3983640i bk9: 3472a 3988674i bk10: 3328a 3990158i bk11: 3484a 3989327i bk12: 3684a 3985036i bk13: 3960a 3981468i bk14: 3860a 3982262i bk15: 3940a 3980084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4027370 n_nop=3932185 n_act=11600 n_pre=11584 n_req=20422 n_rd=57988 n_write=14013 bw_util=0.03576
n_activity=411632 dram_eff=0.3498
bk0: 3724a 3983358i bk1: 3536a 3986246i bk2: 3568a 3986747i bk3: 3512a 3986516i bk4: 3656a 3983043i bk5: 3608a 3983207i bk6: 3492a 3986075i bk7: 3500a 3984395i bk8: 3540a 3986093i bk9: 3340a 3990105i bk10: 3540a 3986724i bk11: 3424a 3987374i bk12: 3868a 3981092i bk13: 3896a 3980724i bk14: 3884a 3978861i bk15: 3900a 3979680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240921
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4027370 n_nop=3932177 n_act=11611 n_pre=11595 n_req=20432 n_rd=57764 n_write=14223 bw_util=0.03575
n_activity=407476 dram_eff=0.3533
bk0: 3792a 3983013i bk1: 3604a 3986687i bk2: 3472a 3988338i bk3: 3528a 3987210i bk4: 3588a 3983091i bk5: 3556a 3984399i bk6: 3416a 3987318i bk7: 3604a 3982738i bk8: 3440a 3985064i bk9: 3444a 3986322i bk10: 3496a 3987410i bk11: 3508a 3987039i bk12: 3908a 3981165i bk13: 3728a 3982377i bk14: 3840a 3980532i bk15: 3840a 3981157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232905
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4027370 n_nop=3932054 n_act=11591 n_pre=11575 n_req=20472 n_rd=57884 n_write=14266 bw_util=0.03583
n_activity=412565 dram_eff=0.3498
bk0: 3652a 3984722i bk1: 3656a 3986499i bk2: 3432a 3989004i bk3: 3508a 3986968i bk4: 3604a 3983211i bk5: 3448a 3987247i bk6: 3620a 3983355i bk7: 3612a 3983975i bk8: 3528a 3984950i bk9: 3292a 3990224i bk10: 3416a 3986615i bk11: 3504a 3986526i bk12: 3824a 3983203i bk13: 3900a 3980832i bk14: 3856a 3980684i bk15: 4032a 3979103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.228244
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4027370 n_nop=3931325 n_act=11735 n_pre=11719 n_req=20558 n_rd=58456 n_write=14135 bw_util=0.03605
n_activity=413120 dram_eff=0.3514
bk0: 3764a 3984293i bk1: 3768a 3983000i bk2: 3516a 3986347i bk3: 3480a 3988218i bk4: 3488a 3985329i bk5: 3484a 3985102i bk6: 3660a 3985019i bk7: 3712a 3982720i bk8: 3476a 3986375i bk9: 3412a 3987375i bk10: 3552a 3984721i bk11: 3596a 3983766i bk12: 3764a 3983467i bk13: 3948a 3981395i bk14: 3888a 3980478i bk15: 3948a 3978384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.221158
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4027370 n_nop=3933073 n_act=11446 n_pre=11430 n_req=20175 n_rd=57740 n_write=13681 bw_util=0.03547
n_activity=407102 dram_eff=0.3509
bk0: 3480a 3988929i bk1: 3628a 3985748i bk2: 3624a 3985124i bk3: 3496a 3985477i bk4: 3540a 3986001i bk5: 3624a 3983670i bk6: 3512a 3985673i bk7: 3544a 3985708i bk8: 3464a 3984149i bk9: 3488a 3987296i bk10: 3444a 3986606i bk11: 3428a 3985114i bk12: 3892a 3981089i bk13: 3872a 3980442i bk14: 3940a 3981521i bk15: 3764a 3981923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242323
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4027370 n_nop=3932556 n_act=11607 n_pre=11591 n_req=20367 n_rd=57644 n_write=13972 bw_util=0.03556
n_activity=412438 dram_eff=0.3473
bk0: 3632a 3985766i bk1: 3708a 3983811i bk2: 3544a 3984970i bk3: 3528a 3987653i bk4: 3496a 3985392i bk5: 3496a 3984558i bk6: 3500a 3986573i bk7: 3620a 3983649i bk8: 3400a 3987639i bk9: 3368a 3988377i bk10: 3516a 3986986i bk11: 3352a 3986173i bk12: 3920a 3979954i bk13: 3856a 3980024i bk14: 3928a 3980165i bk15: 3780a 3983059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22232
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4027370 n_nop=3934236 n_act=11306 n_pre=11290 n_req=19952 n_rd=57048 n_write=13490 bw_util=0.03503
n_activity=402593 dram_eff=0.3504
bk0: 3592a 3985748i bk1: 3664a 3984894i bk2: 3376a 3989186i bk3: 3172a 3992367i bk4: 3548a 3984601i bk5: 3628a 3983054i bk6: 3580a 3985644i bk7: 3596a 3984366i bk8: 3312a 3987966i bk9: 3404a 3987314i bk10: 3468a 3985347i bk11: 3272a 3989010i bk12: 3836a 3983266i bk13: 3884a 3980674i bk14: 3852a 3981380i bk15: 3864a 3980102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.229739
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4027370 n_nop=3933250 n_act=11428 n_pre=11412 n_req=20198 n_rd=57416 n_write=13864 bw_util=0.0354
n_activity=406052 dram_eff=0.3511
bk0: 3620a 3984803i bk1: 3656a 3985154i bk2: 3416a 3988567i bk3: 3448a 3986735i bk4: 3572a 3982415i bk5: 3472a 3984763i bk6: 3616a 3983787i bk7: 3668a 3982539i bk8: 3372a 3986324i bk9: 3476a 3987699i bk10: 3388a 3988240i bk11: 3276a 3989119i bk12: 3824a 3980135i bk13: 3900a 3978056i bk14: 3772a 3981100i bk15: 3940a 3977964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244495

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7143, Miss_rate = 0.048, Pending_hits = 917, Reservation_fails = 3
L2_cache_bank[1]: Access = 148856, Miss = 7307, Miss_rate = 0.049, Pending_hits = 868, Reservation_fails = 6
L2_cache_bank[2]: Access = 147823, Miss = 7115, Miss_rate = 0.048, Pending_hits = 877, Reservation_fails = 14
L2_cache_bank[3]: Access = 148284, Miss = 7260, Miss_rate = 0.049, Pending_hits = 915, Reservation_fails = 9
L2_cache_bank[4]: Access = 147672, Miss = 7137, Miss_rate = 0.048, Pending_hits = 852, Reservation_fails = 3
L2_cache_bank[5]: Access = 148430, Miss = 7301, Miss_rate = 0.049, Pending_hits = 878, Reservation_fails = 11
L2_cache_bank[6]: Access = 149351, Miss = 7318, Miss_rate = 0.049, Pending_hits = 925, Reservation_fails = 9
L2_cache_bank[7]: Access = 148038, Miss = 7179, Miss_rate = 0.048, Pending_hits = 885, Reservation_fails = 9
L2_cache_bank[8]: Access = 148602, Miss = 7238, Miss_rate = 0.049, Pending_hits = 904, Reservation_fails = 8
L2_cache_bank[9]: Access = 148850, Miss = 7203, Miss_rate = 0.048, Pending_hits = 895, Reservation_fails = 10
L2_cache_bank[10]: Access = 148576, Miss = 7233, Miss_rate = 0.049, Pending_hits = 863, Reservation_fails = 12
L2_cache_bank[11]: Access = 148852, Miss = 7238, Miss_rate = 0.049, Pending_hits = 900, Reservation_fails = 8
L2_cache_bank[12]: Access = 148563, Miss = 7277, Miss_rate = 0.049, Pending_hits = 908, Reservation_fails = 4
L2_cache_bank[13]: Access = 149723, Miss = 7337, Miss_rate = 0.049, Pending_hits = 889, Reservation_fails = 10
L2_cache_bank[14]: Access = 148753, Miss = 7224, Miss_rate = 0.049, Pending_hits = 860, Reservation_fails = 6
L2_cache_bank[15]: Access = 148540, Miss = 7211, Miss_rate = 0.049, Pending_hits = 890, Reservation_fails = 5
L2_cache_bank[16]: Access = 169949, Miss = 7234, Miss_rate = 0.043, Pending_hits = 1048, Reservation_fails = 8
L2_cache_bank[17]: Access = 148545, Miss = 7177, Miss_rate = 0.048, Pending_hits = 885, Reservation_fails = 5
L2_cache_bank[18]: Access = 147151, Miss = 7141, Miss_rate = 0.049, Pending_hits = 876, Reservation_fails = 6
L2_cache_bank[19]: Access = 147135, Miss = 7121, Miss_rate = 0.048, Pending_hits = 875, Reservation_fails = 13
L2_cache_bank[20]: Access = 147085, Miss = 7145, Miss_rate = 0.049, Pending_hits = 880, Reservation_fails = 12
L2_cache_bank[21]: Access = 148069, Miss = 7209, Miss_rate = 0.049, Pending_hits = 880, Reservation_fails = 4
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 158748
L2_total_cache_miss_rate = 0.0483
L2_total_cache_pending_hits = 19670
L2_total_cache_reservation_fails = 175
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2103330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1002546
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 175
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.6047
	minimum = 6
	maximum = 1426
Network latency average = 39.5436
	minimum = 6
	maximum = 1056
Slowest packet = 2636961
Flit latency average = 31.832
	minimum = 6
	maximum = 1056
Slowest flit = 4299581
Fragmentation average = 0.0793264
	minimum = 0
	maximum = 470
Injected packet rate average = 0.129523
	minimum = 0.113235 (at node 3)
	maximum = 0.148212 (at node 45)
Accepted packet rate average = 0.129523
	minimum = 0.113235 (at node 3)
	maximum = 0.148212 (at node 45)
Injected flit rate average = 0.231083
	minimum = 0.147921 (at node 3)
	maximum = 0.336386 (at node 45)
Accepted flit rate average= 0.231083
	minimum = 0.190406 (at node 46)
	maximum = 0.273274 (at node 27)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.8117 (15 samples)
	minimum = 6 (15 samples)
	maximum = 391.133 (15 samples)
Network latency average = 19.758 (15 samples)
	minimum = 6 (15 samples)
	maximum = 300.933 (15 samples)
Flit latency average = 20.0899 (15 samples)
	minimum = 6 (15 samples)
	maximum = 300.4 (15 samples)
Fragmentation average = 0.00950511 (15 samples)
	minimum = 0 (15 samples)
	maximum = 93.9333 (15 samples)
Injected packet rate average = 0.0483781 (15 samples)
	minimum = 0.0395569 (15 samples)
	maximum = 0.11506 (15 samples)
Accepted packet rate average = 0.0483781 (15 samples)
	minimum = 0.0395569 (15 samples)
	maximum = 0.11506 (15 samples)
Injected flit rate average = 0.0771083 (15 samples)
	minimum = 0.0513405 (15 samples)
	maximum = 0.16172 (15 samples)
Accepted flit rate average = 0.0771083 (15 samples)
	minimum = 0.0614693 (15 samples)
	maximum = 0.209379 (15 samples)
Injected packet size average = 1.59387 (15 samples)
Accepted packet size average = 1.59387 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 9 sec (3429 sec)
gpgpu_simulation_rate = 26216 (inst/sec)
gpgpu_simulation_rate = 1615 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15100
gpu_sim_insn = 5617924
gpu_ipc =     372.0479
gpu_tot_sim_cycle = 5776473
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      16.5348
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 2367225
gpu_stall_icnt2sh    = 7571474
partiton_reqs_in_parallel = 332054
partiton_reqs_in_parallel_total    = 45349447
partiton_level_parallism =      21.9903
partiton_level_parallism_total  =       7.9082
partiton_reqs_in_parallel_util = 332054
partiton_reqs_in_parallel_util_total    = 45349447
gpu_sim_cycle_parition_util = 15100
gpu_tot_sim_cycle_parition_util    = 2168312
partiton_level_parallism_util =      21.9903
partiton_level_parallism_util_total  =      20.9221
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     256.4504 GB/Sec
L2_BW_total  =      54.5620 GB/Sec
gpu_total_sim_rate=27383

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5159, 4798, 4742, 4958, 5203, 4726, 4569, 5260, 4971, 4686, 4745, 5205, 5172, 5215, 5190, 4819, 5195, 4323, 4715, 4908, 4264, 4447, 4882, 5195, 4642, 5473, 4860, 5185, 5043, 4757, 4689, 4897, 4313, 4281, 4024, 3577, 3853, 4365, 4277, 4495, 4522, 4008, 4262, 3621, 4105, 3906, 4388, 3442, 4182, 4648, 3895, 3893, 4452, 4431, 3959, 4563, 3562, 3903, 3726, 3801, 3917, 3508, 3876, 4284, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 11388401
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11348018
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35497
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17138517	W0_Idle:73426754	W0_Scoreboard:24558439	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1525 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 367 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 5776472 
mrq_lat_table:156147 	3693 	3661 	26539 	17518 	4842 	3692 	4928 	5475 	2171 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2494223 	769479 	16962 	10682 	6696 	5639 	13222 	4296 	3750 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	314430 	95842 	1261753 	765875 	368891 	444856 	29828 	5908 	5537 	5720 	5603 	12940 	4259 	3670 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	473069 	601364 	1106492 	72642 	1149 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	976059 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1720 	579 	65 	43 	20 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        31        16        16        16        16        16        16        30        31        41        42        48        44        33        48 
dram[1]:        39        52        21        20        16        16        17        16        30        30        43        43        22        47        31        27 
dram[2]:        40        32        16        27        16        16        16        16        30        30        45        42        33        44        43        43 
dram[3]:        41        41        16        24        17        16        16        16        31        30        43        44        23        43        32        47 
dram[4]:        38        45        20        16        16        16        16        16        30        30        43        32        44        47        32        44 
dram[5]:        29        41        18        20        16        16        16        16        30        29        47        45        44        43        40        48 
dram[6]:        24        33        28        16        16        16        17        16        30        30        45        44        43        46        36        29 
dram[7]:        42        41        27        16        16        16        16        16        30        30        29        27        16        45        41        43 
dram[8]:        46        43        23        16        15        15        17        16        32        30        25        44        96        42        45        45 
dram[9]:        45        27        21        16        15        16        16        16        35        33        46        40        23        24        44        39 
dram[10]:        24        27        26        16        17        16        16        16        33        33        45        43        45        39        45        22 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.678481  1.748370  1.702941  1.734255  1.755747  1.709239  1.723077  1.728276  1.819793  1.803922  1.891509  1.822095  1.776138  1.838323  1.765476  1.807273 
dram[1]:  1.691729  1.768725  1.772586  1.805349  1.753247  1.731044  1.763040  1.773449  1.870968  1.824208  1.891720  1.894815  1.777070  1.772338  1.809938  1.766628 
dram[2]:  1.723350  1.759680  1.742470  1.751079  1.750712  1.780980  1.792342  1.819259  1.754821  1.816446  1.868463  1.884210  1.842742  1.793689  1.748786  1.758580 
dram[3]:  1.745124  1.776056  1.802343  1.734088  1.726897  1.734807  1.771852  1.765217  1.857550  1.861586  1.833803  1.946792  1.811558  1.851385  1.762188  1.811043 
dram[4]:  1.734240  1.728590  1.789238  1.727666  1.740332  1.697479  1.788432  1.795549  1.869883  1.869436  1.808782  1.915205  1.849876  1.808594  1.812183  1.817602 
dram[5]:  1.754339  1.768924  1.731278  1.774854  1.762500  1.852433  1.721400  1.750347  1.894273  1.854687  1.895522  1.915452  1.838875  1.785276  1.752415  1.840580 
dram[6]:  1.794430  1.738961  1.784024  1.740469  1.675414  1.734195  1.742340  1.755798  1.884101  1.803835  1.831921  1.857542  1.790488  1.837438  1.810745  1.819951 
dram[7]:  1.773826  1.728477  1.717775  1.718350  1.800912  1.782107  1.755102  1.844985  1.838996  1.829197  1.823615  1.814327  1.815094  1.877419  1.835000  1.817481 
dram[8]:  1.736842  1.758847  1.708564  1.737681  1.743704  1.743553  1.785294  1.688011  1.860031  1.798799  1.897511  1.842496  2.121359  1.781327  1.743468  1.819246 
dram[9]:  1.819858  1.775564  1.703919  1.719672  1.750000  1.732782  1.836336  1.774286  1.886115  1.886677  1.787234  1.862620  1.871222  1.800983  1.811392  1.840252 
dram[10]:  1.804110  1.788618  1.761619  1.758410  1.735823  1.737226  1.834808  1.772222  1.859702  1.872180  1.929022  1.902556  1.808933  1.760380  1.816431  1.809639 
average row locality = 228750/127488 = 1.794286
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       924       926       856       856       882       920       889       895       859       889       849       874       988      1026       978      1002 
dram[1]:       940       946       851       882       886       880       861       889       890       873       844       888       944       980       983      1004 
dram[2]:       945       919       857       892       893       898       885       901       875       878       848       887       937      1006       981      1001 
dram[3]:       947       900       902       885       914       902       873       875       895       845       901       872       983       990       987       991 
dram[4]:       964       917       876       889       897       889       854       901       870       871       890       893       993       948       976       976 
dram[5]:       929       930       870       885       901       862       905       903       892       833       870       892       972       991       980      1024 
dram[6]:       957       958       889       877       872       871       915       928       879       863       904       915       957      1003       988      1003 
dram[7]:       886       923       916       880       885       906       878       886       876       882       877       873       989       984      1001       957 
dram[8]:       924       943       897       889       874       874       875       905       860       852       895       854       997       980       998       961 
dram[9]:       914       932       854       799       887       907       895       899       839       862       883       834       975       987       979       982 
dram[10]:       921       930       865       869       893       868       904       917       854       880       863       835       972       991       959      1001 
total reads: 160568
bank skew: 1026/799 = 1.28
chip skew: 14779/14428 = 1.02
number of total write accesses:
dram[0]:       402       415       302       273       340       338       343       358       373       399       354       396       456       509       505       489 
dram[1]:       410       400       287       333       329       330       322       340       386       393       344       391       451       468       474       510 
dram[2]:       413       399       300       325       336       338       332       327       399       359       331       366       434       472       460       485 
dram[3]:       395       361       329       341       338       354       323       343       409       352       401       372       459       480       495       485 
dram[4]:       439       395       321       310       363       323       321       390       409       389       387       417       498       441       452       449 
dram[5]:       385       402       309       329       368       318       374       359       398       354       400       422       466       464       471       500 
dram[6]:       396       381       317       310       341       336       336       359       389       360       393       415       436       489       495       493 
dram[7]:       361       382       350       328       300       329       326       328       369       371       374       368       454       471       467       457 
dram[8]:       396       399       340       310       303       343       339       334       336       346       401       386       751       470       470       438 
dram[9]:       369       405       320       250       338       351       328       343       370       370       377       332       449       479       452       481 
dram[10]:       396       390       310       281       362       322       340       359       392       365       360       356       486       493       456       501 
total reads: 68182
bank skew: 751/250 = 3.00
chip skew: 6362/6014 = 1.06
average mf latency per bank:
dram[0]:       5309      5203      5523      5739      5430      5650      5791      5747      5620      5650      6446      6199      4627      4337      3944      4021
dram[1]:       5156      5196      5726      5359      5618      5673      5909      5719      5635      5683      6703      6112      4483      4314      4078      3977
dram[2]:       5087      5204      5466      5289      5812      5694      5552      5788      5414      5693      6462      6198      4512      4417      4225      4118
dram[3]:       5140      5531      5368      5201      5669      5705      5814      5894      5528      6041      6187      6235      4489      4514      4094      3999
dram[4]:       4953      5378      5564      5507      5885      5853      6108      5553      5713      5775      6329      5992      4451      4689      4299      4288
dram[5]:       5256      5375      5663      5300      5926      6055      5720      5781      5741      6036      6191      5960      4488      4731      4141      3948
dram[6]:       5187      5181      5575      5712      6023      5969      5937      5685      5645      5765      5953      6126      4669      4396      4076      4241
dram[7]:       5279      5248      5243      5321      6222      5909      5865      5908      5881      5534      6394      6392      4424      4463      4431      4502
dram[8]:       5255      5093      5086      5504      6012      5964      5653      5773      5989      6187      6098      6335      7576      4478      4294      4391
dram[9]:       5371      5082      5427      6016      5681      5449      5703      5561      5685      5747      6281      6347      4383      4373      4150      4078
dram[10]:       5196      5305      5489      5691      5596      5725      5671      5431      5665      5807      6407      6466      4446      4491      4105      3966
maximum mf latency per bank:
dram[0]:      52422    131302     54887     55856     52747     95570    155904     92380     54800    107148     55655     96186    108758    134407     52165     52583
dram[1]:     133878     49867     55859     55747     53276     52738    154572    154621     54507     64071     55505     71124     52888     52690     52570     52781
dram[2]:      54822     49778     52112     52351     69927    110943     54086     77147     54642     54744     56553    108756     96782     71259     52757    172137
dram[3]:      56062    117496     52248     52235     64237     84333     54538     54496     67790     64682     98015     56573     58620     60139     52726    175229
dram[4]:     120928    136719    144417     52155    144399     76926     60728     54091     54777     56735    124818     56605     52608     52536     52766    172141
dram[5]:     116619    145430    144459     54850     92430     52579    103336     59288     81998     56759     81543     56702     52499    129767     52563     51415
dram[6]:     133968     49866     61256     77290     52737     77036     95899     60029     56684     52843     56585    157958    164824     52539     51367     70778
dram[7]:      49837     49859     55628     57981    148290     88314     60433     92366     54666     54693     81744     81679     57586     57742    172145     55935
dram[8]:      49883     47728     55705     55757     95554     77064     59296     85857     54660    113109    115428    124817    111155     57746    117115    122139
dram[9]:     133898     54342     96365     55864     87046     51712     60113     56265     54764     54757    118858     55634     57702     57711     52381     64351
dram[10]:      69766     49836     77367     96366     61488     49097     69412     59278     54744     54841     55631     55680     52886    117497     52136     52931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4055407 n_nop=3958882 n_act=11798 n_pre=11782 n_req=20865 n_rd=58452 n_write=14493 bw_util=0.03597
n_activity=417761 dram_eff=0.3492
bk0: 3696a 4012041i bk1: 3704a 4011802i bk2: 3424a 4017107i bk3: 3424a 4014896i bk4: 3528a 4014516i bk5: 3680a 4012945i bk6: 3556a 4012975i bk7: 3580a 4012546i bk8: 3436a 4014339i bk9: 3556a 4013047i bk10: 3396a 4017031i bk11: 3496a 4014169i bk12: 3952a 4008160i bk13: 4104a 4007730i bk14: 3912a 4006747i bk15: 4008a 4006777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.228357
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4055407 n_nop=3959845 n_act=11573 n_pre=11557 n_req=20709 n_rd=58164 n_write=14268 bw_util=0.03572
n_activity=415901 dram_eff=0.3483
bk0: 3760a 4011254i bk1: 3784a 4011665i bk2: 3404a 4017804i bk3: 3528a 4014235i bk4: 3544a 4012954i bk5: 3520a 4012024i bk6: 3444a 4014732i bk7: 3556a 4013391i bk8: 3560a 4013775i bk9: 3492a 4013520i bk10: 3376a 4017825i bk11: 3552a 4014675i bk12: 3776a 4010221i bk13: 3920a 4007164i bk14: 3932a 4009256i bk15: 4016a 4006306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4055407 n_nop=3959798 n_act=11586 n_pre=11570 n_req=20679 n_rd=58412 n_write=14041 bw_util=0.03573
n_activity=413380 dram_eff=0.3505
bk0: 3780a 4009461i bk1: 3676a 4011894i bk2: 3428a 4016180i bk3: 3568a 4013665i bk4: 3572a 4012996i bk5: 3592a 4012911i bk6: 3540a 4014806i bk7: 3604a 4012695i bk8: 3500a 4011189i bk9: 3512a 4016188i bk10: 3392a 4017536i bk11: 3548a 4016725i bk12: 3748a 4012628i bk13: 4024a 4009038i bk14: 3924a 4009742i bk15: 4004a 4007478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227086
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4055407 n_nop=3959165 n_act=11623 n_pre=11607 n_req=20899 n_rd=58648 n_write=14364 bw_util=0.03601
n_activity=417260 dram_eff=0.35
bk0: 3788a 4010792i bk1: 3600a 4013804i bk2: 3608a 4014497i bk3: 3540a 4014247i bk4: 3656a 4011072i bk5: 3608a 4011240i bk6: 3492a 4014078i bk7: 3500a 4012434i bk8: 3580a 4013636i bk9: 3380a 4017642i bk10: 3604a 4014183i bk11: 3488a 4014852i bk12: 3932a 4008655i bk13: 3960a 4008302i bk14: 3948a 4006345i bk15: 3964a 4007273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242137
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4055407 n_nop=3959151 n_act=11639 n_pre=11623 n_req=20908 n_rd=58416 n_write=14578 bw_util=0.036
n_activity=413184 dram_eff=0.3533
bk0: 3856a 4010325i bk1: 3668a 4014268i bk2: 3504a 4016030i bk3: 3556a 4015041i bk4: 3588a 4011123i bk5: 3556a 4012434i bk6: 3416a 4015353i bk7: 3604a 4010659i bk8: 3480a 4012680i bk9: 3484a 4013838i bk10: 3560a 4014968i bk11: 3572a 4014596i bk12: 3972a 4008608i bk13: 3792a 4009905i bk14: 3904a 4008035i bk15: 3904a 4008711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4055407 n_nop=3959002 n_act=11618 n_pre=11602 n_req=20958 n_rd=58556 n_write=14629 bw_util=0.03609
n_activity=418348 dram_eff=0.3499
bk0: 3716a 4012301i bk1: 3720a 4014026i bk2: 3480a 4016589i bk3: 3540a 4014712i bk4: 3604a 4011245i bk5: 3448a 4015251i bk6: 3620a 4011390i bk7: 3612a 4011982i bk8: 3568a 4012548i bk9: 3332a 4017745i bk10: 3480a 4014001i bk11: 3568a 4013957i bk12: 3888a 4010714i bk13: 3964a 4008364i bk14: 3920a 4008251i bk15: 4096a 4006665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22976
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4055407 n_nop=3958304 n_act=11759 n_pre=11743 n_req=21025 n_rd=59116 n_write=14485 bw_util=0.0363
n_activity=418558 dram_eff=0.3517
bk0: 3828a 4011834i bk1: 3832a 4010592i bk2: 3556a 4014055i bk3: 3508a 4015996i bk4: 3488a 4013365i bk5: 3484a 4013073i bk6: 3660a 4013057i bk7: 3712a 4010628i bk8: 3516a 4013919i bk9: 3452a 4014846i bk10: 3616a 4012119i bk11: 3660a 4011219i bk12: 3828a 4011011i bk13: 4012a 4009007i bk14: 3952a 4008052i bk15: 4012a 4005970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222607
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4055407 n_nop=3960060 n_act=11473 n_pre=11457 n_req=20634 n_rd=58396 n_write=14021 bw_util=0.03571
n_activity=412745 dram_eff=0.3509
bk0: 3544a 4016566i bk1: 3692a 4013323i bk2: 3664a 4012813i bk3: 3520a 4013323i bk4: 3540a 4014038i bk5: 3624a 4011708i bk6: 3512a 4013714i bk7: 3544a 4013605i bk8: 3504a 4011756i bk9: 3528a 4014798i bk10: 3508a 4013977i bk11: 3492a 4012646i bk12: 3956a 4008718i bk13: 3936a 4008061i bk14: 4004a 4008997i bk15: 3828a 4009472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243502
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4055407 n_nop=3959400 n_act=11638 n_pre=11622 n_req=20940 n_rd=58312 n_write=14435 bw_util=0.03588
n_activity=418899 dram_eff=0.3473
bk0: 3696a 4013465i bk1: 3772a 4011399i bk2: 3588a 4012689i bk3: 3556a 4015486i bk4: 3496a 4013383i bk5: 3496a 4012595i bk6: 3500a 4014606i bk7: 3620a 4011621i bk8: 3440a 4014960i bk9: 3408a 4015782i bk10: 3580a 4014620i bk11: 3416a 4013699i bk12: 3988a 4007335i bk13: 3920a 4007571i bk14: 3992a 4007784i bk15: 3844a 4010508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.225673
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4055407 n_nop=3961184 n_act=11334 n_pre=11318 n_req=20442 n_rd=57712 n_write=13859 bw_util=0.0353
n_activity=408443 dram_eff=0.3505
bk0: 3656a 4013323i bk1: 3728a 4012405i bk2: 3416a 4016761i bk3: 3196a 4020160i bk4: 3548a 4012632i bk5: 3628a 4011052i bk6: 3580a 4013680i bk7: 3596a 4012407i bk8: 3356a 4015460i bk9: 3448a 4014788i bk10: 3532a 4012890i bk11: 3336a 4016556i bk12: 3900a 4010841i bk13: 3948a 4008257i bk14: 3916a 4008873i bk15: 3928a 4007639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231803
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4055407 n_nop=3960211 n_act=11448 n_pre=11432 n_req=20691 n_rd=58088 n_write=14228 bw_util=0.03566
n_activity=411899 dram_eff=0.3511
bk0: 3684a 4012243i bk1: 3720a 4012694i bk2: 3460a 4016203i bk3: 3476a 4014577i bk4: 3572a 4010444i bk5: 3472a 4012745i bk6: 3616a 4011822i bk7: 3668a 4010575i bk8: 3416a 4013845i bk9: 3520a 4015226i bk10: 3452a 4015728i bk11: 3340a 4016625i bk12: 3888a 4007625i bk13: 3964a 4005590i bk14: 3836a 4008689i bk15: 4004a 4005498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246304

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7225, Miss_rate = 0.048, Pending_hits = 983, Reservation_fails = 5
L2_cache_bank[1]: Access = 150344, Miss = 7388, Miss_rate = 0.049, Pending_hits = 932, Reservation_fails = 15
L2_cache_bank[2]: Access = 149311, Miss = 7199, Miss_rate = 0.048, Pending_hits = 944, Reservation_fails = 15
L2_cache_bank[3]: Access = 149772, Miss = 7342, Miss_rate = 0.049, Pending_hits = 972, Reservation_fails = 10
L2_cache_bank[4]: Access = 149160, Miss = 7221, Miss_rate = 0.048, Pending_hits = 924, Reservation_fails = 6
L2_cache_bank[5]: Access = 149918, Miss = 7382, Miss_rate = 0.049, Pending_hits = 947, Reservation_fails = 14
L2_cache_bank[6]: Access = 150839, Miss = 7402, Miss_rate = 0.049, Pending_hits = 993, Reservation_fails = 11
L2_cache_bank[7]: Access = 149526, Miss = 7260, Miss_rate = 0.049, Pending_hits = 951, Reservation_fails = 10
L2_cache_bank[8]: Access = 150090, Miss = 7320, Miss_rate = 0.049, Pending_hits = 972, Reservation_fails = 9
L2_cache_bank[9]: Access = 150338, Miss = 7284, Miss_rate = 0.048, Pending_hits = 963, Reservation_fails = 12
L2_cache_bank[10]: Access = 150064, Miss = 7319, Miss_rate = 0.049, Pending_hits = 932, Reservation_fails = 13
L2_cache_bank[11]: Access = 150340, Miss = 7320, Miss_rate = 0.049, Pending_hits = 966, Reservation_fails = 12
L2_cache_bank[12]: Access = 150051, Miss = 7361, Miss_rate = 0.049, Pending_hits = 975, Reservation_fails = 7
L2_cache_bank[13]: Access = 151211, Miss = 7418, Miss_rate = 0.049, Pending_hits = 943, Reservation_fails = 12
L2_cache_bank[14]: Access = 150240, Miss = 7308, Miss_rate = 0.049, Pending_hits = 916, Reservation_fails = 7
L2_cache_bank[15]: Access = 150024, Miss = 7291, Miss_rate = 0.049, Pending_hits = 950, Reservation_fails = 7
L2_cache_bank[16]: Access = 179602, Miss = 7320, Miss_rate = 0.041, Pending_hits = 1203, Reservation_fails = 9
L2_cache_bank[17]: Access = 150021, Miss = 7258, Miss_rate = 0.048, Pending_hits = 950, Reservation_fails = 8
L2_cache_bank[18]: Access = 148630, Miss = 7226, Miss_rate = 0.049, Pending_hits = 952, Reservation_fails = 8
L2_cache_bank[19]: Access = 148611, Miss = 7202, Miss_rate = 0.048, Pending_hits = 942, Reservation_fails = 14
L2_cache_bank[20]: Access = 148569, Miss = 7231, Miss_rate = 0.049, Pending_hits = 956, Reservation_fails = 14
L2_cache_bank[21]: Access = 149553, Miss = 7291, Miss_rate = 0.049, Pending_hits = 948, Reservation_fails = 5
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 160568
L2_total_cache_miss_rate = 0.0483
L2_total_cache_pending_hits = 21214
L2_total_cache_reservation_fails = 223
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2111501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1031866
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 223
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.4113
	minimum = 6
	maximum = 852
Network latency average = 43.9051
	minimum = 6
	maximum = 601
Slowest packet = 6572592
Flit latency average = 52.5915
	minimum = 6
	maximum = 600
Slowest flit = 11323987
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0541162
	minimum = 0.0450361 (at node 8)
	maximum = 0.319657 (at node 44)
Accepted packet rate average = 0.0541162
	minimum = 0.0450361 (at node 8)
	maximum = 0.319657 (at node 44)
Injected flit rate average = 0.0811742
	minimum = 0.0610636 (at node 45)
	maximum = 0.331943 (at node 44)
Accepted flit rate average= 0.0811742
	minimum = 0.0540433 (at node 8)
	maximum = 0.627028 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.9117 (16 samples)
	minimum = 6 (16 samples)
	maximum = 419.938 (16 samples)
Network latency average = 21.2672 (16 samples)
	minimum = 6 (16 samples)
	maximum = 319.688 (16 samples)
Flit latency average = 22.1213 (16 samples)
	minimum = 6 (16 samples)
	maximum = 319.125 (16 samples)
Fragmentation average = 0.00891104 (16 samples)
	minimum = 0 (16 samples)
	maximum = 88.0625 (16 samples)
Injected packet rate average = 0.0487367 (16 samples)
	minimum = 0.0398993 (16 samples)
	maximum = 0.127847 (16 samples)
Accepted packet rate average = 0.0487367 (16 samples)
	minimum = 0.0398993 (16 samples)
	maximum = 0.127847 (16 samples)
Injected flit rate average = 0.0773624 (16 samples)
	minimum = 0.0519482 (16 samples)
	maximum = 0.172359 (16 samples)
Accepted flit rate average = 0.0773624 (16 samples)
	minimum = 0.0610052 (16 samples)
	maximum = 0.235482 (16 samples)
Injected packet size average = 1.58735 (16 samples)
Accepted packet size average = 1.58735 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 8 sec (3488 sec)
gpgpu_simulation_rate = 27383 (inst/sec)
gpgpu_simulation_rate = 1656 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 187580
gpu_sim_insn = 15785486
gpu_ipc =      84.1534
gpu_tot_sim_cycle = 6191275
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      17.9766
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3903230
gpu_stall_icnt2sh    = 11578862
partiton_reqs_in_parallel = 2590755
partiton_reqs_in_parallel_total    = 45681501
partiton_level_parallism =      13.8115
partiton_level_parallism_total  =       7.7968
partiton_reqs_in_parallel_util = 2590755
partiton_reqs_in_parallel_util_total    = 45681501
gpu_sim_cycle_parition_util = 181602
gpu_tot_sim_cycle_parition_util    = 2183412
partiton_level_parallism_util =      14.2661
partiton_level_parallism_util_total  =      20.4110
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     605.7126 GB/Sec
L2_BW_total  =      69.2580 GB/Sec
gpu_total_sim_rate=24738

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588038
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6259, 5791, 5858, 6043, 6136, 5844, 5738, 6367, 6109, 5760, 5787, 6276, 6306, 6352, 6233, 5899, 6257, 5311, 5810, 5930, 5421, 5476, 6034, 6321, 5711, 6599, 5914, 6275, 6120, 5810, 5679, 5845, 5135, 5117, 4913, 4396, 4760, 5173, 5095, 5266, 5424, 4840, 5034, 4519, 4993, 4728, 5266, 4297, 4960, 5534, 4780, 4724, 5302, 5237, 4779, 5343, 4389, 4778, 4568, 4693, 4821, 4298, 4706, 5142, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 16064511
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15997223
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62402
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23800942	W0_Idle:73490789	W0_Scoreboard:26873156	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1525 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 392 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 6190828 
mrq_lat_table:232878 	5417 	5380 	36853 	28339 	8052 	5473 	7287 	7797 	2994 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3099929 	1320071 	30245 	17345 	13055 	12220 	17995 	8861 	3949 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	329937 	101270 	1651821 	1138454 	493370 	635322 	100986 	8889 	10796 	11106 	11816 	17594 	8659 	3813 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	576336 	929073 	1755083 	117350 	2110 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	1049542 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1740 	874 	96 	73 	20 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        31        27        23        16        16        16        16        30        31        42        42        48        44        46        48 
dram[1]:        39        52        21        21        16        16        17        16        30        31        43        43        46        47        38        38 
dram[2]:        45        32        33        27        16        16        16        16        30        30        45        45        48        44        43        43 
dram[3]:        41        45        33        24        17        16        16        16        31        30        43        44        42        45        34        47 
dram[4]:        38        46        20        21        16        16        16        16        30        30        43        46        44        47        35        47 
dram[5]:        43        41        33        26        16        16        16        16        30        29        47        45        44        44        45        48 
dram[6]:        44        42        28        22        16        16        17        16        30        30        45        44        43        46        46        43 
dram[7]:        42        41        27        17        16        16        16        16        30        30        29        41        41        45        41        47 
dram[8]:        46        46        23        21        15        15        17        16        32        30        43        44        96        42        45        45 
dram[9]:        45        45        21        18        15        16        16        16        35        33        46        44        46        43        44        39 
dram[10]:        39        44        26        25        17        16        16        16        33        33        45        43        45        44        45        47 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.644501  1.665229  1.639205  1.629302  1.713624  1.640320  1.652174  1.657498  1.684211  1.721384  1.740634  1.691489  1.671296  1.738208  1.678793  1.713281 
dram[1]:  1.653654  1.695801  1.655039  1.700096  1.662338  1.660956  1.678406  1.680217  1.769378  1.725851  1.716797  1.733696  1.704397  1.691329  1.712698  1.665919 
dram[2]:  1.647708  1.668965  1.653257  1.643318  1.672973  1.690192  1.689338  1.692998  1.667829  1.697479  1.708683  1.733458  1.716469  1.680184  1.660261  1.651321 
dram[3]:  1.670112  1.655477  1.685098  1.643761  1.667252  1.669052  1.666973  1.670241  1.751391  1.763209  1.693984  1.731203  1.686908  1.736032  1.667428  1.702830 
dram[4]:  1.662207  1.644635  1.703775  1.679281  1.692172  1.652930  1.676226  1.681739  1.747723  1.766571  1.690391  1.743268  1.735669  1.696994  1.693101  1.692248 
dram[5]:  1.662033  1.671268  1.653810  1.712209  1.678891  1.717780  1.657511  1.660824  1.769513  1.729704  1.720508  1.737545  1.724919  1.695179  1.674904  1.720031 
dram[6]:  1.705680  1.659266  1.681733  1.628335  1.634877  1.668513  1.653044  1.651361  1.716727  1.705937  1.724689  1.716915  1.682692  1.730284  1.700306  1.691712 
dram[7]:  1.679396  1.661803  1.643425  1.639042  1.708138  1.705556  1.673432  1.740394  1.715741  1.717469  1.691964  1.697404  1.715102  1.742550  1.708920  1.699683 
dram[8]:  1.643522  1.672459  1.639672  1.642792  1.660309  1.636033  1.687212  1.638243  1.728302  1.710821  1.746824  1.734940  1.872881  1.686804  1.668457  1.691141 
dram[9]:  1.714936  1.704947  1.642512  1.656282  1.688948  1.685921  1.722479  1.663436  1.753541  1.763757  1.645022  1.697455  1.725926  1.717949  1.699527  1.707741 
dram[10]:  1.711013  1.704363  1.652672  1.668932  1.655203  1.703527  1.701241  1.666960  1.756554  1.750474  1.725163  1.732026  1.719228  1.713952  1.688976  1.711478 
average row locality = 340556/201219 = 1.692464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1389      1384      1305      1285      1346      1370      1352      1356      1305      1352      1289      1325      1502      1519      1471      1506 
dram[1]:      1418      1423      1296      1322      1329      1345      1326      1351      1319      1317      1272      1342      1443      1478      1487      1520 
dram[2]:      1402      1386      1298      1333      1358      1356      1349      1374      1330      1316      1309      1331      1423      1515      1487      1507 
dram[3]:      1408      1365      1341      1338      1381      1358      1335      1348      1325      1294      1360      1311      1484      1479      1494      1488 
dram[4]:      1425      1380      1313      1334      1374      1339      1317      1370      1330      1307      1340      1345      1494      1447      1483      1490 
dram[5]:      1391      1394      1316      1322      1357      1331      1375      1371      1347      1283      1320      1341      1469      1503      1489      1528 
dram[6]:      1432      1416      1337      1325      1315      1323      1379      1400      1337      1315      1362      1368      1459      1506      1502      1502 
dram[7]:      1368      1400      1371      1325      1356      1358      1334      1362      1322      1351      1333      1338      1477      1465      1509      1469 
dram[8]:      1394      1396      1342      1340      1346      1322      1333      1378      1316      1308      1347      1304      1491      1473      1505      1472 
dram[9]:      1377      1388      1283      1235      1364      1366      1368      1369      1299      1315      1333      1288      1463      1482      1494      1483 
dram[10]:      1396      1388      1302      1311      1352      1322      1389      1381      1313      1318      1319      1296      1465      1499      1475      1496 
total reads: 242864
bank skew: 1528/1235 = 1.24
chip skew: 22278/21907 = 1.02
number of total write accesses:
dram[0]:       540       546       426       372       503       477       510       512       551       588       523       583       664       692       698       687 
dram[1]:       573       556       412       458       463       497       485       509       530       559       486       572       650       648       671       709 
dram[2]:       539       550       428       450       499       488       489       512       583       502       521       529       599       681       673       681 
dram[3]:       531       509       457       480       518       508       482       521       563       508       583       531       655       665       697       678 
dram[4]:       563       536       447       441       550       466       495       564       589       532       560       597       686       642       652       671 
dram[5]:       522       543       442       445       520       495       556       524       580       528       576       612       663       677       680       696 
dram[6]:       550       527       449       445       485       484       522       542       572       524       580       591       641       688       722       682 
dram[7]:       523       536       491       455       470       484       480       495       531       576       562       558       624       640       675       676 
dram[8]:       547       529       460       449       482       476       501       524       516       526       578       568       940       649       669       647 
dram[9]:       506       542       417       360       531       502       494       519       558       544       567       513       634       662       661       679 
dram[10]:       546       526       430       408       525       465       530       511       563       527       539       559       672       700       670       681 
total reads: 97692
bank skew: 940/360 = 2.61
chip skew: 9061/8689 = 1.04
average mf latency per bank:
dram[0]:       5482      5497      5736      5896      5456      5725      5813      5834      5504      5457      6087      5813      4064      4000      3625      3717
dram[1]:       5341      5349      5908      5636      5754      5661      5889      5792      5688      5594      6337      5803      4003      3942      3788      3673
dram[2]:       5501      5544      5671      5609      5840      5841      5699      5687      5368      5797      5976      6013      4110      3932      3811      3863
dram[3]:       5417      5703      5541      5380      5622      5787      5805      5748      5555      5878      5849      5971      4056      4109      3782      3718
dram[4]:       5306      5586      5725      5665      5734      5845      5881      5563      5574      5737      5997      5657      4131      4182      3950      3847
dram[5]:       5494      5633      5754      5594      5882      5888      5679      5753      5556      5757      5876      5661      4092      4196      3816      3732
dram[6]:       5398      5397      5700      5782      6017      5958      5843      5615      5489      5567      5661      5807      4177      4000      3739      3893
dram[7]:       5460      5510      5419      5666      5986      5956      5796      5823      5715      5384      5929      5942      4133      4126      4036      4042
dram[8]:       5458      5419      5382      5581      5846      5988      5654      5626      5693      5808      5778      5923      6363      4092      3914      3908
dram[9]:       5612      5414      5743      6089      5561      5554      5668      5462      5473      5600      5820      5845      3977      4056      3803      3768
dram[10]:       5352      5456      5658      5769      5515      5718      5490      5545      5482      5671      5916      5844      4041      4007      3730      3690
maximum mf latency per bank:
dram[0]:      52422    131302     54887     55856     52747     95570    155904     92380     54800    107148     55655     96186    108758    134407     52165     52583
dram[1]:     133878     49867     55859     55747     53276     52738    154572    154621     54507     64071     55505     71124     52888     52690     52570     52781
dram[2]:      54822     49778     52112     52351     69927    110943     54086     77147     54642     54744     56553    108756     96782     71259     52757    172137
dram[3]:      56062    117496     52248     52235     64237     84333     54538     54496     67790     64682     98015     56573     58620     60139     52726    175229
dram[4]:     120928    136719    144417     52155    144399     76926     60728     54091     54777     56735    124818     56605     52608     52536     52766    172141
dram[5]:     116619    145430    144459     54850     92430     52579    103336     59288     81998     56759     81543     56702     52499    129767     52563     51415
dram[6]:     133968     49866     61256     77290     52737     77036     95899     60029     56684     52843     56585    157958    164824     52539     51367     70778
dram[7]:      49837     49859     55628     57981    148290     88314     60433     92366     54666     54693     81744     81679     57586     57742    172145     55935
dram[8]:      49883     47728     55705     55757     95554     77064     59296     85857     54660    113109    115428    124817    111155     57746    117115    122139
dram[9]:     133898     54342     96365     55864     87046     51712     60113     56265     54764     54757    118858     55634     57702     57711     52381     64351
dram[10]:      69766     49836     77367     96366     61488     49097     69412     59278     54744     54841     55631     55680     52886    117497     52136     52931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4403714 n_nop=4256931 n_act=18403 n_pre=18387 n_req=30928 n_rd=88224 n_write=21769 bw_util=0.04995
n_activity=607660 dram_eff=0.362
bk0: 5556a 4337382i bk1: 5536a 4337377i bk2: 5220a 4343542i bk3: 5140a 4342559i bk4: 5384a 4338799i bk5: 5480a 4337681i bk6: 5408a 4337169i bk7: 5424a 4336840i bk8: 5220a 4338599i bk9: 5408a 4336363i bk10: 5156a 4342129i bk11: 5300a 4337339i bk12: 6008a 4329514i bk13: 6076a 4331083i bk14: 5884a 4329550i bk15: 6024a 4328310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307126
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4403714 n_nop=4257903 n_act=18166 n_pre=18150 n_req=30766 n_rd=87952 n_write=21543 bw_util=0.04973
n_activity=603742 dram_eff=0.3627
bk0: 5672a 4335859i bk1: 5692a 4337375i bk2: 5184a 4343672i bk3: 5288a 4339873i bk4: 5316a 4337980i bk5: 5380a 4335764i bk6: 5304a 4339281i bk7: 5404a 4338888i bk8: 5276a 4339829i bk9: 5268a 4338642i bk10: 5088a 4343511i bk11: 5368a 4339020i bk12: 5772a 4332434i bk13: 5912a 4329963i bk14: 5948a 4330647i bk15: 6080a 4327764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312349
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4403714 n_nop=4257343 n_act=18343 n_pre=18327 n_req=30798 n_rd=88296 n_write=21405 bw_util=0.04982
n_activity=604578 dram_eff=0.3629
bk0: 5608a 4335838i bk1: 5544a 4336806i bk2: 5192a 4344094i bk3: 5332a 4340799i bk4: 5432a 4337693i bk5: 5424a 4338233i bk6: 5396a 4339374i bk7: 5496a 4335439i bk8: 5320a 4335753i bk9: 5264a 4342492i bk10: 5236a 4340359i bk11: 5324a 4342281i bk12: 5692a 4335652i bk13: 6060a 4329602i bk14: 5948a 4331643i bk15: 6028a 4328384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302706
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4403714 n_nop=4256904 n_act=18332 n_pre=18316 n_req=30995 n_rd=88436 n_write=21726 bw_util=0.05003
n_activity=606279 dram_eff=0.3634
bk0: 5632a 4338460i bk1: 5460a 4338229i bk2: 5364a 4340858i bk3: 5352a 4340341i bk4: 5524a 4334483i bk5: 5432a 4337202i bk6: 5340a 4337564i bk7: 5392a 4336044i bk8: 5300a 4339248i bk9: 5176a 4343000i bk10: 5440a 4339792i bk11: 5244a 4341020i bk12: 5936a 4330001i bk13: 5916a 4330417i bk14: 5976a 4328182i bk15: 5952a 4329760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321393
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4403714 n_nop=4256726 n_act=18313 n_pre=18297 n_req=31079 n_rd=88352 n_write=22026 bw_util=0.05013
n_activity=603614 dram_eff=0.3657
bk0: 5700a 4336207i bk1: 5520a 4340217i bk2: 5252a 4342912i bk3: 5336a 4341977i bk4: 5496a 4334927i bk5: 5356a 4338242i bk6: 5268a 4340021i bk7: 5480a 4334509i bk8: 5320a 4337581i bk9: 5228a 4341308i bk10: 5360a 4340261i bk11: 5380a 4338906i bk12: 5976a 4331452i bk13: 5788a 4332848i bk14: 5932a 4329872i bk15: 5960a 4329858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303755
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4403714 n_nop=4256243 n_act=18364 n_pre=18348 n_req=31196 n_rd=88548 n_write=22211 bw_util=0.0503
n_activity=610164 dram_eff=0.363
bk0: 5564a 4337764i bk1: 5576a 4339048i bk2: 5264a 4343286i bk3: 5288a 4342557i bk4: 5428a 4336957i bk5: 5324a 4338226i bk6: 5500a 4334875i bk7: 5484a 4336861i bk8: 5388a 4336803i bk9: 5132a 4341730i bk10: 5280a 4339037i bk11: 5364a 4337413i bk12: 5876a 4332253i bk13: 6012a 4330032i bk14: 5956a 4328903i bk15: 6112a 4328109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.308346
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4403714 n_nop=4255387 n_act=18564 n_pre=18548 n_req=31282 n_rd=89112 n_write=22103 bw_util=0.05051
n_activity=612043 dram_eff=0.3634
bk0: 5728a 4337963i bk1: 5664a 4335998i bk2: 5348a 4339883i bk3: 5300a 4342182i bk4: 5260a 4339240i bk5: 5292a 4338712i bk6: 5516a 4337101i bk7: 5600a 4335473i bk8: 5348a 4336921i bk9: 5260a 4339909i bk10: 5448a 4336978i bk11: 5472a 4336815i bk12: 5836a 4332323i bk13: 6024a 4331520i bk14: 6008a 4329575i bk15: 6008a 4328465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295312
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4403714 n_nop=4257190 n_act=18222 n_pre=18206 n_req=30914 n_rd=88552 n_write=21544 bw_util=0.05
n_activity=606136 dram_eff=0.3633
bk0: 5472a 4341496i bk1: 5600a 4339237i bk2: 5484a 4340223i bk3: 5300a 4339113i bk4: 5424a 4338520i bk5: 5432a 4337609i bk6: 5336a 4339047i bk7: 5448a 4337673i bk8: 5288a 4336579i bk9: 5404a 4337882i bk10: 5332a 4338201i bk11: 5352a 4336751i bk12: 5908a 4333342i bk13: 5860a 4332666i bk14: 6036a 4331619i bk15: 5876a 4331182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.308232
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4403714 n_nop=4256817 n_act=18393 n_pre=18377 n_req=31128 n_rd=88268 n_write=21859 bw_util=0.05002
n_activity=611410 dram_eff=0.3602
bk0: 5576a 4338383i bk1: 5584a 4337028i bk2: 5368a 4339021i bk3: 5360a 4341323i bk4: 5384a 4336979i bk5: 5288a 4338962i bk6: 5332a 4339668i bk7: 5512a 4335080i bk8: 5264a 4339234i bk9: 5232a 4340199i bk10: 5388a 4339322i bk11: 5216a 4338975i bk12: 5964a 4329261i bk13: 5892a 4330652i bk14: 6020a 4330147i bk15: 5888a 4332210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301817
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4403714 n_nop=4258861 n_act=18000 n_pre=17984 n_req=30596 n_rd=87628 n_write=21241 bw_util=0.04944
n_activity=598867 dram_eff=0.3636
bk0: 5508a 4339696i bk1: 5552a 4338395i bk2: 5132a 4346151i bk3: 4940a 4348001i bk4: 5456a 4337172i bk5: 5464a 4337174i bk6: 5472a 4337495i bk7: 5476a 4335804i bk8: 5196a 4339106i bk9: 5260a 4340888i bk10: 5332a 4336560i bk11: 5152a 4340826i bk12: 5852a 4333672i bk13: 5928a 4331577i bk14: 5976a 4330431i bk15: 5932a 4329536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.300345
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4403714 n_nop=4257700 n_act=18120 n_pre=18104 n_req=30874 n_rd=88088 n_write=21702 bw_util=0.04986
n_activity=603705 dram_eff=0.3637
bk0: 5584a 4337644i bk1: 5552a 4338376i bk2: 5208a 4343593i bk3: 5244a 4340495i bk4: 5408a 4334295i bk5: 5288a 4338082i bk6: 5556a 4334766i bk7: 5524a 4334351i bk8: 5252a 4338140i bk9: 5272a 4341622i bk10: 5276a 4339290i bk11: 5184a 4340747i bk12: 5860a 4331144i bk13: 5996a 4327941i bk14: 5900a 4330869i bk15: 5984a 4328312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10959, Miss_rate = 0.054, Pending_hits = 1051, Reservation_fails = 6
L2_cache_bank[1]: Access = 204825, Miss = 11097, Miss_rate = 0.054, Pending_hits = 1001, Reservation_fails = 16
L2_cache_bank[2]: Access = 203921, Miss = 10890, Miss_rate = 0.053, Pending_hits = 1024, Reservation_fails = 16
L2_cache_bank[3]: Access = 204543, Miss = 11098, Miss_rate = 0.054, Pending_hits = 1055, Reservation_fails = 11
L2_cache_bank[4]: Access = 203926, Miss = 10956, Miss_rate = 0.054, Pending_hits = 994, Reservation_fails = 8
L2_cache_bank[5]: Access = 205028, Miss = 11118, Miss_rate = 0.054, Pending_hits = 997, Reservation_fails = 15
L2_cache_bank[6]: Access = 205141, Miss = 11128, Miss_rate = 0.054, Pending_hits = 1061, Reservation_fails = 14
L2_cache_bank[7]: Access = 204015, Miss = 10981, Miss_rate = 0.054, Pending_hits = 1022, Reservation_fails = 12
L2_cache_bank[8]: Access = 204756, Miss = 11076, Miss_rate = 0.054, Pending_hits = 1040, Reservation_fails = 11
L2_cache_bank[9]: Access = 204618, Miss = 11012, Miss_rate = 0.054, Pending_hits = 1033, Reservation_fails = 13
L2_cache_bank[10]: Access = 204736, Miss = 11064, Miss_rate = 0.054, Pending_hits = 1018, Reservation_fails = 14
L2_cache_bank[11]: Access = 204819, Miss = 11073, Miss_rate = 0.054, Pending_hits = 1033, Reservation_fails = 15
L2_cache_bank[12]: Access = 204923, Miss = 11123, Miss_rate = 0.054, Pending_hits = 1042, Reservation_fails = 7
L2_cache_bank[13]: Access = 205297, Miss = 11155, Miss_rate = 0.054, Pending_hits = 1014, Reservation_fails = 16
L2_cache_bank[14]: Access = 204654, Miss = 11070, Miss_rate = 0.054, Pending_hits = 988, Reservation_fails = 7
L2_cache_bank[15]: Access = 205078, Miss = 11068, Miss_rate = 0.054, Pending_hits = 1013, Reservation_fails = 7
L2_cache_bank[16]: Access = 233916, Miss = 11074, Miss_rate = 0.047, Pending_hits = 1261, Reservation_fails = 11
L2_cache_bank[17]: Access = 204248, Miss = 10993, Miss_rate = 0.054, Pending_hits = 1017, Reservation_fails = 11
L2_cache_bank[18]: Access = 203028, Miss = 10981, Miss_rate = 0.054, Pending_hits = 1017, Reservation_fails = 10
L2_cache_bank[19]: Access = 202820, Miss = 10926, Miss_rate = 0.054, Pending_hits = 1001, Reservation_fails = 16
L2_cache_bank[20]: Access = 202456, Miss = 11011, Miss_rate = 0.054, Pending_hits = 1036, Reservation_fails = 15
L2_cache_bank[21]: Access = 203679, Miss = 11011, Miss_rate = 0.054, Pending_hits = 1007, Reservation_fails = 7
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 242864
L2_total_cache_miss_rate = 0.0537
L2_total_cache_pending_hits = 22725
L2_total_cache_reservation_fails = 258
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3165036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1093245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 256
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 86.0806
	minimum = 6
	maximum = 1332
Network latency average = 45.4152
	minimum = 6
	maximum = 983
Slowest packet = 6658800
Flit latency average = 33.7243
	minimum = 6
	maximum = 983
Slowest flit = 11453462
Fragmentation average = 0.0279139
	minimum = 0
	maximum = 691
Injected packet rate average = 0.12781
	minimum = 0.109541 (at node 16)
	maximum = 0.146898 (at node 33)
Accepted packet rate average = 0.12781
	minimum = 0.109541 (at node 16)
	maximum = 0.146898 (at node 33)
Injected flit rate average = 0.22316
	minimum = 0.11662 (at node 16)
	maximum = 0.357415 (at node 33)
Accepted flit rate average= 0.22316
	minimum = 0.151963 (at node 48)
	maximum = 0.290211 (at node 13)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.9217 (17 samples)
	minimum = 6 (17 samples)
	maximum = 473.588 (17 samples)
Network latency average = 22.6877 (17 samples)
	minimum = 6 (17 samples)
	maximum = 358.706 (17 samples)
Flit latency average = 22.8038 (17 samples)
	minimum = 6 (17 samples)
	maximum = 358.176 (17 samples)
Fragmentation average = 0.0100289 (17 samples)
	minimum = 0 (17 samples)
	maximum = 123.529 (17 samples)
Injected packet rate average = 0.0533881 (17 samples)
	minimum = 0.0439959 (17 samples)
	maximum = 0.128968 (17 samples)
Accepted packet rate average = 0.0533881 (17 samples)
	minimum = 0.0439959 (17 samples)
	maximum = 0.128968 (17 samples)
Injected flit rate average = 0.0859387 (17 samples)
	minimum = 0.0557524 (17 samples)
	maximum = 0.183245 (17 samples)
Accepted flit rate average = 0.0859387 (17 samples)
	minimum = 0.0663556 (17 samples)
	maximum = 0.238701 (17 samples)
Injected packet size average = 1.6097 (17 samples)
Accepted packet size average = 1.6097 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 59 sec (4499 sec)
gpgpu_simulation_rate = 24738 (inst/sec)
gpgpu_simulation_rate = 1376 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10294
gpu_sim_insn = 4532584
gpu_ipc =     440.3132
gpu_tot_sim_cycle = 6423719
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      18.0317
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3903367
gpu_stall_icnt2sh    = 11579078
partiton_reqs_in_parallel = 226331
partiton_reqs_in_parallel_total    = 48272256
partiton_level_parallism =      21.9867
partiton_level_parallism_total  =       7.5499
partiton_reqs_in_parallel_util = 226331
partiton_reqs_in_parallel_util_total    = 48272256
gpu_sim_cycle_parition_util = 10294
gpu_tot_sim_cycle_parition_util    = 2365014
partiton_level_parallism_util =      21.9867
partiton_level_parallism_util_total  =      20.4178
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.4704 GB/Sec
L2_BW_total  =      67.1869 GB/Sec
gpu_total_sim_rate=25496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696423
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6409, 5926, 6008, 6178, 6301, 5979, 5903, 6532, 6274, 5910, 5922, 6396, 6471, 6517, 6398, 6064, 6371, 5455, 5954, 6074, 5550, 5605, 6178, 6435, 5840, 6713, 6058, 6404, 6264, 5939, 5808, 5959, 5315, 5252, 5078, 4546, 4895, 5323, 5260, 5401, 5604, 4975, 5184, 4669, 5173, 4863, 5431, 4447, 5089, 5663, 4924, 4868, 5431, 5366, 4893, 5487, 4503, 4877, 4682, 4792, 4950, 4412, 4820, 5271, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 16248394
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16181072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62436
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24108742	W0_Idle:73536338	W0_Scoreboard:26921832	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1525 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 391 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 6423718 
mrq_lat_table:235967 	5496 	5574 	37456 	28652 	8182 	5632 	7367 	7797 	2994 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3124458 	1325008 	30262 	17345 	13055 	12220 	17995 	8861 	3949 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	333868 	102413 	1653133 	1144737 	507513 	637844 	101134 	8890 	10796 	11106 	11816 	17594 	8659 	3813 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	583536 	930025 	1755102 	117350 	2110 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	1070854 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1760 	875 	96 	73 	20 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        31        27        23        16        16        16        16        30        31        42        42        48        44        46        48 
dram[1]:        39        52        21        21        16        16        17        16        30        31        43        43        46        47        38        38 
dram[2]:        45        32        33        27        16        16        16        16        30        30        45        45        48        44        43        43 
dram[3]:        41        45        33        24        17        16        16        16        31        30        43        44        42        45        34        47 
dram[4]:        38        46        20        21        16        16        16        16        30        30        43        46        44        47        39        47 
dram[5]:        43        41        33        26        16        16        16        16        30        29        47        45        44        44        45        48 
dram[6]:        44        42        28        22        16        16        17        16        30        30        45        44        43        46        46        43 
dram[7]:        42        41        27        17        16        16        16        16        30        30        37        41        41        45        41        47 
dram[8]:        46        46        23        21        15        15        17        16        32        30        43        44        96        42        45        45 
dram[9]:        45        45        21        18        15        16        16        16        35        33        46        44        46        43        44        43 
dram[10]:        39        44        26        25        17        16        16        16        33        33        45        43        45        44        45        47 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.674617  1.695690  1.646837  1.635918  1.713228  1.639184  1.651019  1.656915  1.702262  1.740708  1.777351  1.717949  1.701079  1.762128  1.699846  1.738318 
dram[1]:  1.683209  1.727583  1.665700  1.713333  1.663265  1.660072  1.678704  1.681408  1.794455  1.745188  1.753411  1.763324  1.730301  1.719619  1.739715  1.692996 
dram[2]:  1.680238  1.699914  1.668577  1.660221  1.672956  1.689844  1.688359  1.692998  1.686360  1.720822  1.737918  1.764160  1.744501  1.703280  1.685824  1.679458 
dram[3]:  1.700516  1.683700  1.694471  1.651351  1.666667  1.668750  1.667278  1.668744  1.770795  1.784810  1.727826  1.762664  1.715972  1.763137  1.692191  1.731554 
dram[4]:  1.693400  1.673801  1.715667  1.689981  1.690957  1.651737  1.675601  1.681700  1.769791  1.784689  1.719081  1.772809  1.762698  1.723887  1.722090  1.722222 
dram[5]:  1.699653  1.694872  1.663850  1.718841  1.680071  1.718045  1.656384  1.661121  1.786301  1.751901  1.750906  1.769504  1.754839  1.722826  1.701619  1.750964 
dram[6]:  1.737972  1.690273  1.694262  1.631772  1.634301  1.668819  1.655083  1.653096  1.738585  1.726852  1.757979  1.749781  1.708000  1.759055  1.728037  1.716705 
dram[7]:  1.713398  1.693231  1.648197  1.645546  1.709346  1.704903  1.672192  1.740394  1.737765  1.735816  1.723708  1.730769  1.747351  1.773366  1.734167  1.725119 
dram[8]:  1.674831  1.696028  1.643312  1.651056  1.661217  1.635455  1.687787  1.637694  1.749529  1.735322  1.772768  1.764543  1.962337  1.717236  1.696784  1.720319 
dram[9]:  1.747043  1.732159  1.652510  1.666667  1.691281  1.685252  1.721145  1.664317  1.777568  1.786591  1.675886  1.731891  1.754314  1.752800  1.726772  1.739748 
dram[10]:  1.739666  1.738899  1.665399  1.677983  1.654049  1.704762  1.701770  1.667253  1.784846  1.773888  1.755556  1.765799  1.748392  1.741058  1.717767  1.736677 
average row locality = 345203/201662 = 1.711790
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1403      1400      1310      1288      1346      1371      1353      1357      1315      1365      1304      1341      1519      1536      1486      1522 
dram[1]:      1434      1439      1301      1328      1330      1347      1327      1354      1329      1330      1292      1358      1459      1495      1505      1537 
dram[2]:      1417      1402      1305      1339      1361      1358      1352      1374      1342      1326      1327      1349      1440      1531      1505      1527 
dram[3]:      1424      1380      1345      1342      1382      1359      1337      1351      1335      1308      1378      1328      1504      1497      1513      1507 
dram[4]:      1441      1396      1318      1339      1375      1340      1318      1373      1340      1318      1359      1361      1511      1466      1500      1506 
dram[5]:      1407      1410      1321      1326      1359      1333      1376      1373      1358      1294      1336      1361      1488      1520      1506      1547 
dram[6]:      1447      1431      1342      1328      1316      1323      1383      1405      1350      1326      1380      1386      1475      1525      1518      1520 
dram[7]:      1384      1416      1374      1328      1358      1359      1335      1362      1334      1363      1351      1354      1496      1481      1525      1486 
dram[8]:      1410      1412      1344      1343      1346      1323      1336      1379      1326      1321      1363      1321      1509      1489      1521      1489 
dram[9]:      1392      1403      1287      1239      1368      1369      1369      1370      1311      1328      1350      1308      1480      1501      1511      1500 
dram[10]:      1412      1404      1308      1315      1353      1322      1392      1382      1326      1330      1337      1312      1481      1518      1493      1513 
total reads: 244779
bank skew: 1547/1239 = 1.25
chip skew: 22455/22086 = 1.02
number of total write accesses:
dram[0]:       563       567       434       379       506       478       511       512       566       602       548       602       689       716       717       710 
dram[1]:       601       584       423       471       463       499       486       509       548       574       507       594       671       670       694       735 
dram[2]:       564       575       442       464       501       489       490       512       599       517       543       551       622       702       695       705 
dram[3]:       552       531       463       491       518       510       482       523       581       525       609       551       677       684       719       699 
dram[4]:       586       559       456       449       551       467       495       566       605       547       587       621       710       663       675       695 
dram[5]:       551       573       451       453       521       495       557       524       598       549       597       635       688       699       701       724 
dram[6]:       576       550       459       449       485       486       522       544       592       539       603       614       660       709       744       710 
dram[7]:       547       560       500       464       471       484       481       495       548       595       583       581       648       663       693       698 
dram[8]:       573       552       462       455       483       476       502       524       532       541       603       590      1044       673       695       670 
dram[9]:       528       563       425       371       533       505       495       519       575       564       589       533       655       690       682       706 
dram[10]:       566       554       444       415       526       468       531       512       582       545       559       588       694       721       692       703 
total reads: 100424
bank skew: 1044/371 = 2.81
chip skew: 9375/8933 = 1.05
average mf latency per bank:
dram[0]:       5388      5404      5702      5871      5460      5732      5821      5846      5450      5400      5976      5727      4001      3941      3582      3665
dram[1]:       5236      5243      5862      5586      5765      5661      5897      5797      5623      5530      6212      5709      3946      3885      3731      3617
dram[2]:       5399      5437      5613      5556      5837      5844      5701      5701      5309      5737      5867      5905      4046      3880      3755      3801
dram[3]:       5325      5602      5520      5345      5630      5789      5814      5748      5492      5797      5739      5872      3992      4053      3726      3663
dram[4]:       5214      5484      5689      5633      5740      5852      5894      5563      5516      5675      5874      5561      4069      4117      3893      3791
dram[5]:       5378      5512      5719      5565      5885      5894      5687      5761      5491      5677      5785      5557      4023      4136      3764      3668
dram[6]:       5299      5303      5662      5768      6028      5966      5845      5608      5414      5508      5563      5706      4123      3943      3690      3828
dram[7]:       5357      5409      5393      5637      5990      5965      5805      5838      5648      5318      5830      5842      4066      4066      3988      3985
dram[8]:       5354      5322      5380      5563      5857      6000      5660      5640      5636      5743      5682      5826      6546      4034      3856      3852
dram[9]:       5515      5326      5714      6043      5556      5549      5679      5475      5409      5523      5723      5740      3921      3985      3751      3707
dram[10]:       5265      5343      5604      5742      5523      5722      5493      5555      5409      5600      5816      5725      3985      3948      3675      3638
maximum mf latency per bank:
dram[0]:      52422    131302     54887     55856     52747     95570    155904     92380     54800    107148     55655     96186    108758    134407     52165     52583
dram[1]:     133878     49867     55859     55747     53276     52738    154572    154621     54507     64071     55505     71124     52888     52690     52570     52781
dram[2]:      54822     49778     52112     52351     69927    110943     54086     77147     54642     54744     56553    108756     96782     71259     52757    172137
dram[3]:      56062    117496     52248     52235     64237     84333     54538     54496     67790     64682     98015     56573     58620     60139     52726    175229
dram[4]:     120928    136719    144417     52155    144399     76926     60728     54091     54777     56735    124818     56605     52608     52536     52766    172141
dram[5]:     116619    145430    144459     54850     92430     52579    103336     59288     81998     56759     81543     56702     52499    129767     52563     51415
dram[6]:     133968     49866     61256     77290     52737     77036     95899     60029     56684     52843     56585    157958    164824     52539     51367     70778
dram[7]:      49837     49859     55628     57981    148290     88314     60433     92366     54666     54693     81744     81679     57586     57742    172145     55935
dram[8]:      49883     47728     55705     55757     95554     77064     59296     85857     54660    113109    115428    124817    111155     57746    117115    122139
dram[9]:     133898     54342     96365     55864     87046     51712     60113     56265     54764     54757    118858     55634     57702     57711     52381     64351
dram[10]:      69766     49836     77367     96366     61488     49097     69412     59278     54744     54841     55631     55680     52886    117497     52136     52931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4422827 n_nop=4275045 n_act=18443 n_pre=18427 n_req=31316 n_rd=88864 n_write=22048 bw_util=0.05015
n_activity=612730 dram_eff=0.362
bk0: 5612a 4356118i bk1: 5600a 4356064i bk2: 5240a 4362477i bk3: 5152a 4361519i bk4: 5384a 4357824i bk5: 5484a 4356723i bk6: 5412a 4356211i bk7: 5428a 4355919i bk8: 5260a 4357293i bk9: 5460a 4355007i bk10: 5216a 4360735i bk11: 5364a 4355855i bk12: 6076a 4348058i bk13: 6144a 4349594i bk14: 5944a 4348180i bk15: 6088a 4346868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307496
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4422827 n_nop=4275914 n_act=18209 n_pre=18193 n_req=31194 n_rd=88660 n_write=21851 bw_util=0.04997
n_activity=609529 dram_eff=0.3626
bk0: 5736a 4354390i bk1: 5756a 4355913i bk2: 5204a 4362544i bk3: 5312a 4358721i bk4: 5320a 4357077i bk5: 5388a 4354734i bk6: 5308a 4358332i bk7: 5416a 4357947i bk8: 5316a 4358581i bk9: 5320a 4357292i bk10: 5168a 4362088i bk11: 5432a 4357581i bk12: 5836a 4351134i bk13: 5980a 4348615i bk14: 6020a 4349251i bk15: 6148a 4346322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312508
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4422827 n_nop=4275320 n_act=18388 n_pre=18372 n_req=31226 n_rd=89020 n_write=21727 bw_util=0.05008
n_activity=610278 dram_eff=0.3629
bk0: 5668a 4354464i bk1: 5608a 4355397i bk2: 5220a 4362890i bk3: 5356a 4359664i bk4: 5444a 4356691i bk5: 5432a 4357260i bk6: 5408a 4358388i bk7: 5496a 4354551i bk8: 5368a 4354348i bk9: 5304a 4361234i bk10: 5308a 4358841i bk11: 5396a 4360781i bk12: 5760a 4354238i bk13: 6124a 4348206i bk14: 6020a 4350275i bk15: 6108a 4346954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4422827 n_nop=4274917 n_act=18374 n_pre=18358 n_req=31405 n_rd=89160 n_write=22018 bw_util=0.05027
n_activity=611641 dram_eff=0.3635
bk0: 5696a 4357076i bk1: 5520a 4356822i bk2: 5380a 4359874i bk3: 5368a 4359212i bk4: 5528a 4353567i bk5: 5436a 4356221i bk6: 5348a 4356644i bk7: 5404a 4355041i bk8: 5340a 4357805i bk9: 5232a 4361519i bk10: 5512a 4358286i bk11: 5312a 4359613i bk12: 6016a 4348586i bk13: 5988a 4349107i bk14: 6052a 4346756i bk15: 6028a 4348403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321908
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4422827 n_nop=4274768 n_act=18355 n_pre=18339 n_req=31493 n_rd=89044 n_write=22321 bw_util=0.05036
n_activity=609210 dram_eff=0.3656
bk0: 5764a 4354940i bk1: 5584a 4358834i bk2: 5272a 4361818i bk3: 5356a 4360936i bk4: 5500a 4353972i bk5: 5360a 4357290i bk6: 5272a 4359105i bk7: 5492a 4353507i bk8: 5360a 4356305i bk9: 5272a 4359999i bk10: 5436a 4358621i bk11: 5444a 4357381i bk12: 6044a 4350098i bk13: 5864a 4351405i bk14: 6000a 4348559i bk15: 6024a 4348528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4422827 n_nop=4274213 n_act=18415 n_pre=18399 n_req=31631 n_rd=89260 n_write=22540 bw_util=0.05056
n_activity=616018 dram_eff=0.363
bk0: 5628a 4356345i bk1: 5640a 4357341i bk2: 5284a 4362116i bk3: 5304a 4361447i bk4: 5436a 4356020i bk5: 5332a 4357294i bk6: 5504a 4353928i bk7: 5492a 4355932i bk8: 5432a 4355303i bk9: 5176a 4360289i bk10: 5344a 4357680i bk11: 5444a 4355945i bk12: 5952a 4350812i bk13: 6080a 4348664i bk14: 6024a 4347551i bk15: 6188a 4346613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309299
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4422827 n_nop=4273428 n_act=18600 n_pre=18584 n_req=31697 n_rd=89820 n_write=22395 bw_util=0.05074
n_activity=617445 dram_eff=0.3635
bk0: 5788a 4356586i bk1: 5724a 4354646i bk2: 5368a 4358805i bk3: 5312a 4361177i bk4: 5264a 4358322i bk5: 5292a 4357772i bk6: 5532a 4356165i bk7: 5620a 4354445i bk8: 5400a 4355470i bk9: 5304a 4358621i bk10: 5520a 4355522i bk11: 5544a 4355380i bk12: 5900a 4351029i bk13: 6100a 4350127i bk14: 6072a 4348219i bk15: 6080a 4346920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295626
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4422827 n_nop=4275274 n_act=18256 n_pre=18240 n_req=31317 n_rd=89224 n_write=21833 bw_util=0.05022
n_activity=611604 dram_eff=0.3632
bk0: 5536a 4360233i bk1: 5664a 4357891i bk2: 5496a 4359118i bk3: 5312a 4358023i bk4: 5432a 4357558i bk5: 5436a 4356685i bk6: 5340a 4358096i bk7: 5448a 4356781i bk8: 5336a 4355191i bk9: 5452a 4356409i bk10: 5404a 4356818i bk11: 5416a 4355362i bk12: 5984a 4352031i bk13: 5924a 4351305i bk14: 6100a 4350359i bk15: 5944a 4349852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309143
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4422827 n_nop=4274834 n_act=18430 n_pre=18414 n_req=31607 n_rd=88928 n_write=22221 bw_util=0.05026
n_activity=617191 dram_eff=0.3602
bk0: 5640a 4357018i bk1: 5648a 4355568i bk2: 5376a 4358084i bk3: 5372a 4360345i bk4: 5384a 4356081i bk5: 5292a 4358044i bk6: 5344a 4358701i bk7: 5516a 4354168i bk8: 5304a 4357795i bk9: 5284a 4358969i bk10: 5452a 4357873i bk11: 5284a 4357529i bk12: 6036a 4347706i bk13: 5956a 4349326i bk14: 6084a 4348850i bk15: 5956a 4350890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301953
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4422827 n_nop=4276890 n_act=18035 n_pre=18019 n_req=31019 n_rd=88344 n_write=21539 bw_util=0.04969
n_activity=604205 dram_eff=0.3637
bk0: 5568a 4358432i bk1: 5612a 4357028i bk2: 5148a 4365127i bk3: 4956a 4366835i bk4: 5472a 4356175i bk5: 5476a 4356073i bk6: 5476a 4356526i bk7: 5480a 4354910i bk8: 5244a 4357770i bk9: 5312a 4359416i bk10: 5400a 4355190i bk11: 5232a 4359409i bk12: 5920a 4352270i bk13: 6004a 4350117i bk14: 6044a 4349042i bk15: 6000a 4348068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301287
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4422827 n_nop=4275719 n_act=18158 n_pre=18142 n_req=31298 n_rd=88792 n_write=22016 bw_util=0.05011
n_activity=609045 dram_eff=0.3639
bk0: 5648a 4356297i bk1: 5616a 4356913i bk2: 5232a 4362443i bk3: 5260a 4359467i bk4: 5412a 4353334i bk5: 5288a 4357123i bk6: 5568a 4353807i bk7: 5528a 4353423i bk8: 5304a 4356804i bk9: 5320a 4360251i bk10: 5348a 4357886i bk11: 5248a 4359230i bk12: 5924a 4349801i bk13: 6072a 4346505i bk14: 5972a 4349430i bk15: 6052a 4346892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11036, Miss_rate = 0.054, Pending_hits = 1094, Reservation_fails = 11
L2_cache_bank[1]: Access = 205937, Miss = 11180, Miss_rate = 0.054, Pending_hits = 1040, Reservation_fails = 17
L2_cache_bank[2]: Access = 205029, Miss = 10977, Miss_rate = 0.054, Pending_hits = 1071, Reservation_fails = 17
L2_cache_bank[3]: Access = 205636, Miss = 11188, Miss_rate = 0.054, Pending_hits = 1104, Reservation_fails = 16
L2_cache_bank[4]: Access = 205010, Miss = 11049, Miss_rate = 0.054, Pending_hits = 1039, Reservation_fails = 10
L2_cache_bank[5]: Access = 206107, Miss = 11206, Miss_rate = 0.054, Pending_hits = 1043, Reservation_fails = 16
L2_cache_bank[6]: Access = 206240, Miss = 11218, Miss_rate = 0.054, Pending_hits = 1103, Reservation_fails = 14
L2_cache_bank[7]: Access = 205089, Miss = 11072, Miss_rate = 0.054, Pending_hits = 1066, Reservation_fails = 14
L2_cache_bank[8]: Access = 205876, Miss = 11162, Miss_rate = 0.054, Pending_hits = 1084, Reservation_fails = 12
L2_cache_bank[9]: Access = 205691, Miss = 11099, Miss_rate = 0.054, Pending_hits = 1076, Reservation_fails = 15
L2_cache_bank[10]: Access = 205863, Miss = 11151, Miss_rate = 0.054, Pending_hits = 1065, Reservation_fails = 19
L2_cache_bank[11]: Access = 205901, Miss = 11164, Miss_rate = 0.054, Pending_hits = 1086, Reservation_fails = 19
L2_cache_bank[12]: Access = 206031, Miss = 11211, Miss_rate = 0.054, Pending_hits = 1091, Reservation_fails = 9
L2_cache_bank[13]: Access = 206398, Miss = 11244, Miss_rate = 0.054, Pending_hits = 1059, Reservation_fails = 17
L2_cache_bank[14]: Access = 205748, Miss = 11157, Miss_rate = 0.054, Pending_hits = 1030, Reservation_fails = 11
L2_cache_bank[15]: Access = 206195, Miss = 11149, Miss_rate = 0.054, Pending_hits = 1053, Reservation_fails = 9
L2_cache_bank[16]: Access = 240327, Miss = 11155, Miss_rate = 0.046, Pending_hits = 1382, Reservation_fails = 11
L2_cache_bank[17]: Access = 205364, Miss = 11077, Miss_rate = 0.054, Pending_hits = 1053, Reservation_fails = 12
L2_cache_bank[18]: Access = 204106, Miss = 11068, Miss_rate = 0.054, Pending_hits = 1065, Reservation_fails = 12
L2_cache_bank[19]: Access = 203935, Miss = 11018, Miss_rate = 0.054, Pending_hits = 1063, Reservation_fails = 20
L2_cache_bank[20]: Access = 203542, Miss = 11102, Miss_rate = 0.055, Pending_hits = 1077, Reservation_fails = 18
L2_cache_bank[21]: Access = 204790, Miss = 11096, Miss_rate = 0.054, Pending_hits = 1051, Reservation_fails = 10
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 244779
L2_total_cache_miss_rate = 0.0538
L2_total_cache_pending_hits = 23795
L2_total_cache_reservation_fails = 309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3172738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1112041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.0877
	minimum = 6
	maximum = 750
Network latency average = 40.66
	minimum = 6
	maximum = 577
Slowest packet = 9050659
Flit latency average = 47.3441
	minimum = 6
	maximum = 576
Slowest flit = 15632201
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0572847
	minimum = 0.0452713 (at node 11)
	maximum = 0.31141 (at node 44)
Accepted packet rate average = 0.0572847
	minimum = 0.0452713 (at node 11)
	maximum = 0.31141 (at node 44)
Injected flit rate average = 0.085927
	minimum = 0.0701899 (at node 37)
	maximum = 0.329431 (at node 44)
Accepted flit rate average= 0.085927
	minimum = 0.0577063 (at node 11)
	maximum = 0.604799 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.9309 (18 samples)
	minimum = 6 (18 samples)
	maximum = 488.944 (18 samples)
Network latency average = 23.6861 (18 samples)
	minimum = 6 (18 samples)
	maximum = 370.833 (18 samples)
Flit latency average = 24.1672 (18 samples)
	minimum = 6 (18 samples)
	maximum = 370.278 (18 samples)
Fragmentation average = 0.0094717 (18 samples)
	minimum = 0 (18 samples)
	maximum = 116.667 (18 samples)
Injected packet rate average = 0.0536046 (18 samples)
	minimum = 0.0440667 (18 samples)
	maximum = 0.139103 (18 samples)
Accepted packet rate average = 0.0536046 (18 samples)
	minimum = 0.0440667 (18 samples)
	maximum = 0.139103 (18 samples)
Injected flit rate average = 0.0859381 (18 samples)
	minimum = 0.0565545 (18 samples)
	maximum = 0.191366 (18 samples)
Accepted flit rate average = 0.0859381 (18 samples)
	minimum = 0.0658751 (18 samples)
	maximum = 0.25904 (18 samples)
Injected packet size average = 1.60319 (18 samples)
Accepted packet size average = 1.60319 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 43 sec (4543 sec)
gpgpu_simulation_rate = 25496 (inst/sec)
gpgpu_simulation_rate = 1413 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 19962
gpu_sim_insn = 5569050
gpu_ipc =     278.9826
gpu_tot_sim_cycle = 6670903
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      18.1984
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3904022
gpu_stall_icnt2sh    = 11594870
partiton_reqs_in_parallel = 438509
partiton_reqs_in_parallel_total    = 48498587
partiton_level_parallism =      21.9672
partiton_level_parallism_total  =       7.3359
partiton_reqs_in_parallel_util = 438509
partiton_reqs_in_parallel_util_total    = 48498587
gpu_sim_cycle_parition_util = 19962
gpu_tot_sim_cycle_parition_util    = 2375308
partiton_level_parallism_util =      21.9672
partiton_level_parallism_util_total  =      20.4307
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =     455.5349 GB/Sec
L2_BW_total  =      66.0605 GB/Sec
gpu_total_sim_rate=26385

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023124
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6819, 6294, 6438, 6577, 6756, 6562, 6333, 7017, 6529, 6495, 6377, 6665, 6886, 6832, 6853, 6493, 6633, 5917, 6231, 6306, 6087, 5865, 6455, 6667, 6247, 7134, 6580, 6865, 6486, 6330, 6170, 6281, 5725, 5882, 5348, 5175, 5455, 5723, 5705, 5939, 5974, 5390, 5684, 4999, 5673, 5292, 5976, 4832, 5511, 6005, 5186, 5174, 5723, 5613, 5285, 5764, 4905, 5239, 4969, 5099, 5442, 4574, 5207, 5648, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 16272200
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16204878
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62436
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24134741	W0_Idle:73551698	W0_Scoreboard:27461308	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1525 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 386 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 6668723 
mrq_lat_table:245826 	5956 	6116 	38411 	30285 	9618 	6878 	8190 	8457 	3123 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3206412 	1337861 	31367 	17371 	13055 	12220 	17995 	8861 	3949 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	417719 	103849 	1653689 	1145063 	517238 	637880 	101134 	8890 	10796 	11106 	11816 	17594 	8659 	3813 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	645596 	951306 	1762251 	117444 	2110 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	1076208 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1798 	877 	96 	73 	20 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        37        27        23        16        16        16        16        30        31        42        42        48        44        46        48 
dram[1]:        39        52        21        21        16        16        17        16        30        31        43        43        46        47        38        38 
dram[2]:        45        32        33        27        16        16        16        16        30        30        45        45        48        44        43        43 
dram[3]:        41        45        33        24        17        16        16        16        31        30        43        44        42        45        34        47 
dram[4]:        39        46        20        21        16        16        16        16        30        30        43        46        44        47        39        47 
dram[5]:        45        41        33        26        16        16        16        16        30        29        47        45        44        44        45        48 
dram[6]:        44        42        28        22        16        16        17        16        30        30        45        44        43        46        46        43 
dram[7]:        42        41        27        17        16        16        16        16        30        30        37        41        41        45        41        47 
dram[8]:        46        46        23        21        15        15        17        16        32        30        43        44        96        42        45        45 
dram[9]:        45        45        21        18        15        16        16        16        35        33        46        44        46        43        44        43 
dram[10]:        39        44        26        25        17        16        16        16        33        33        45        43        45        44        45        47 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.695759  1.722500  1.658537  1.674573  1.736702  1.656250  1.662988  1.663025  1.709122  1.739204  1.770000  1.720034  1.723214  1.764045  1.714179  1.749066 
dram[1]:  1.704853  1.740345  1.685134  1.724611  1.679894  1.673540  1.688163  1.686644  1.803099  1.753292  1.758525  1.770959  1.751962  1.735023  1.752483  1.710999 
dram[2]:  1.700326  1.724710  1.703978  1.672856  1.686644  1.700441  1.714286  1.713299  1.695833  1.714920  1.735581  1.771681  1.769418  1.711355  1.707048  1.698540 
dram[3]:  1.721257  1.699746  1.721771  1.686736  1.670854  1.682635  1.679476  1.668078  1.780894  1.796071  1.734167  1.768677  1.736882  1.768150  1.709701  1.740769 
dram[4]:  1.706869  1.691225  1.731054  1.713249  1.706577  1.671341  1.692913  1.683028  1.773634  1.788899  1.722548  1.773038  1.776256  1.740683  1.736682  1.736006 
dram[5]:  1.711907  1.702881  1.678119  1.740358  1.695986  1.741472  1.668305  1.670569  1.790941  1.763303  1.762069  1.770144  1.757854  1.748309  1.710059  1.774459 
dram[6]:  1.744472  1.709283  1.716846  1.658429  1.641202  1.681658  1.680335  1.674230  1.751489  1.745599  1.759398  1.762542  1.716475  1.766616  1.744118  1.734724 
dram[7]:  1.726809  1.717247  1.658412  1.674868  1.729486  1.718695  1.670465  1.749113  1.750220  1.737416  1.730375  1.731128  1.763823  1.779023  1.740406  1.745814 
dram[8]:  1.697959  1.706711  1.656966  1.669903  1.681818  1.655867  1.704645  1.651354  1.762545  1.746215  1.771701  1.770044  1.973822  1.727757  1.709510  1.742529 
dram[9]:  1.772251  1.736441  1.673450  1.694223  1.700594  1.709343  1.735268  1.681013  1.787634  1.782842  1.678425  1.739209  1.765217  1.778120  1.748671  1.752091 
dram[10]:  1.755310  1.756551  1.699816  1.703007  1.677749  1.719378  1.728814  1.672881  1.809821  1.773788  1.762577  1.766430  1.767334  1.753950  1.731579  1.753414 
average row locality = 362946/210343 = 1.725496
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1501      1491      1389      1378      1434      1466      1436      1449      1394      1431      1382      1423      1612      1624      1571      1614 
dram[1]:      1533      1521      1394      1404      1421      1428      1411      1442      1406      1404      1377      1439      1547      1577      1586      1633 
dram[2]:      1514      1498      1393      1416      1446      1426      1447      1456      1415      1391      1393      1434      1548      1619      1609      1605 
dram[3]:      1521      1462      1436      1432      1459      1443      1422      1430      1428      1383      1457      1397      1593      1571      1609      1599 
dram[4]:      1543      1476      1404      1428      1458      1424      1418      1442      1417      1400      1443      1436      1604      1560      1589      1589 
dram[5]:      1495      1485      1395      1394      1450      1426      1462      1455      1439      1361      1427      1437      1585      1614      1596      1639 
dram[6]:      1540      1539      1444      1419      1407      1406      1472      1505      1440      1417      1469      1472      1560      1613      1606      1606 
dram[7]:      1469      1503      1436      1428      1435      1449      1406      1456      1421      1448      1431      1433      1576      1551      1605      1577 
dram[8]:      1498      1501      1413      1427      1429      1402      1428      1464      1412      1397      1427      1402      1585      1580      1591      1589 
dram[9]:      1490      1479      1373      1322      1456      1454      1461      1455      1399      1411      1434      1386      1563      1600      1605      1585 
dram[10]:      1489      1509      1397      1390      1432      1402      1491      1450      1420      1407      1420      1380      1580      1600      1590      1596 
total reads: 259771
bank skew: 1639/1322 = 1.24
chip skew: 23915/23473 = 1.02
number of total write accesses:
dram[0]:       578       576       447       387       525       495       523       530       592       623       565       629       704       731       726       728 
dram[1]:       610       597       431       481       484       520       500       528       572       593       531       610       685       682       708       747 
dram[2]:       574       582       449       476       524       504       509       528       620       540       563       568       639       717       716       722 
dram[3]:       560       542       470       501       536       524       501       540       604       537       624       568       691       694       735       711 
dram[4]:       594       567       469       460       566       483       517       581       628       566       612       642       730       682       693       706 
dram[5]:       561       584       461       456       536       514       575       543       617       561       617       650       709       713       716       737 
dram[6]:       590       560       472       460       505       501       536       561       618       566       637       636       680       726       766       722 
dram[7]:       560       568       506       478       483       500       500       517       569       623       597       608       657       671       708       717 
dram[8]:       582       559       466       465       495       489       517       549       555       564       614       607      1054       692       710       685 
dram[9]:       541       570       436       379       549       522       512       537       596       584       612       548       670       708       698       719 
dram[10]:       577       569       449       422       536       479       549       524       607       569       577       609       714       731       713       715 
total reads: 103175
bank skew: 1054/379 = 2.78
chip skew: 9603/9181 = 1.05
average mf latency per bank:
dram[0]:       5154      5195      5473      5607      5218      5454      5585      5569      5213      5219      5734      5470      3845      3800      3466      3527
dram[1]:       5027      5058      5602      5388      5481      5410      5643      5529      5383      5322      5909      5483      3798      3752      3604      3484
dram[2]:       5181      5225      5385      5347      5569      5638      5425      5464      5110      5522      5654      5657      3857      3741      3591      3673
dram[3]:       5111      5393      5295      5127      5408      5549      5549      5511      5229      5583      5527      5661      3843      3929      3579      3529
dram[4]:       4999      5299      5449      5394      5508      5595      5576      5370      5292      5433      5611      5350      3908      3942      3740      3665
dram[5]:       5177      5330      5513      5401      5618      5604      5446      5518      5271      5489      5519      5362      3849      3974      3625      3538
dram[6]:       5083      5062      5383      5513      5730      5713      5597      5337      5159      5233      5290      5464      3960      3800      3549      3697
dram[7]:       5150      5215      5250      5358      5756      5690      5576      5545      5395      5077      5608      5587      3931      3950      3852      3825
dram[8]:       5157      5126      5225      5342      5619      5757      5400      5380      5378      5505      5516      5588      6356      3871      3740      3691
dram[9]:       5271      5158      5470      5782      5316      5312      5417      5239      5169      5291      5474      5516      3778      3817      3604      3581
dram[10]:       5091      5095      5379      5536      5319      5492      5228      5374      5150      5365      5571      5512      3813      3818      3521      3518
maximum mf latency per bank:
dram[0]:      52422    131302     54887     55856     52747     95570    155904     92380     54800    107148     55655     96186    108758    134407     52165     52583
dram[1]:     133878     49867     55859     55747     53276     52738    154572    154621     54507     64071     55505     71124     52888     52690     52570     52781
dram[2]:      54822     49778     52112     52351     69927    110943     54086     77147     54642     54744     56553    108756     96782     71259     52757    172137
dram[3]:      56062    117496     52248     52235     64237     84333     54538     54496     67790     64682     98015     56573     58620     60139     52726    175229
dram[4]:     120928    136719    144417     52155    144399     76926     60728     54091     54777     56735    124818     56605     52608     52536     52766    172141
dram[5]:     116619    145430    144459     54850     92430     52579    103336     59288     81998     56759     81543     56702     52499    129767     52563     51415
dram[6]:     133968     49866     61256     77290     52737     77036     95899     60029     56684     52843     56585    157958    164824     52539     51367     70778
dram[7]:      49837     49859     55628     57981    148290     88314     60433     92366     54666     54693     81744     81679     57586     57742    172145     55935
dram[8]:      49883     47728     55705     55757     95554     77064     59296     85857     54660    113109    115428    124817    111155     57746    117115    122139
dram[9]:     133898     54342     96365     55864     87046     51712     60113     56265     54764     54757    118858     55634     57702     57711     52381     64351
dram[10]:      69766     49836     77367     96366     61488     49097     69412     59278     54744     54841     55631     55680     52886    117497     52136     52931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4459892 n_nop=4303920 n_act=19262 n_pre=19246 n_req=32954 n_rd=94380 n_write=23084 bw_util=0.05268
n_activity=633275 dram_eff=0.371
bk0: 6004a 4387479i bk1: 5964a 4388506i bk2: 5556a 4394010i bk3: 5512a 4393139i bk4: 5736a 4388755i bk5: 5864a 4388017i bk6: 5744a 4387088i bk7: 5796a 4387092i bk8: 5576a 4388362i bk9: 5724a 4386768i bk10: 5528a 4392110i bk11: 5692a 4387822i bk12: 6448a 4380330i bk13: 6496a 4380714i bk14: 6284a 4379737i bk15: 6456a 4378463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340199
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4459892 n_nop=4304961 n_act=19002 n_pre=18986 n_req=32802 n_rd=94092 n_write=22851 bw_util=0.05244
n_activity=629533 dram_eff=0.3715
bk0: 6132a 4386724i bk1: 6084a 4387843i bk2: 5576a 4395081i bk3: 5616a 4391439i bk4: 5684a 4387830i bk5: 5712a 4386354i bk6: 5644a 4390372i bk7: 5768a 4389428i bk8: 5624a 4389553i bk9: 5616a 4388643i bk10: 5508a 4393859i bk11: 5756a 4390173i bk12: 6188a 4382905i bk13: 6308a 4381856i bk14: 6344a 4382278i bk15: 6532a 4378075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332233
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4459892 n_nop=4304376 n_act=19164 n_pre=19148 n_req=32841 n_rd=94440 n_write=22764 bw_util=0.05256
n_activity=630319 dram_eff=0.3719
bk0: 6056a 4387073i bk1: 5992a 4386888i bk2: 5572a 4396462i bk3: 5664a 4391209i bk4: 5784a 4387776i bk5: 5704a 4389540i bk6: 5788a 4389467i bk7: 5824a 4386680i bk8: 5660a 4386805i bk9: 5564a 4391712i bk10: 5572a 4390619i bk11: 5736a 4392932i bk12: 6192a 4385920i bk13: 6476a 4380247i bk14: 6436a 4381017i bk15: 6420a 4379216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.330097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4459892 n_nop=4304140 n_act=19145 n_pre=19129 n_req=32980 n_rd=94568 n_write=22910 bw_util=0.05268
n_activity=631631 dram_eff=0.372
bk0: 6084a 4389889i bk1: 5848a 4389505i bk2: 5744a 4392396i bk3: 5728a 4391763i bk4: 5836a 4385918i bk5: 5772a 4388953i bk6: 5688a 4388188i bk7: 5720a 4386681i bk8: 5712a 4388485i bk9: 5532a 4393972i bk10: 5828a 4390795i bk11: 5588a 4392251i bk12: 6372a 4380944i bk13: 6284a 4382039i bk14: 6436a 4378437i bk15: 6396a 4380355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337572
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4459892 n_nop=4303665 n_act=19171 n_pre=19155 n_req=33127 n_rd=94524 n_write=23377 bw_util=0.05287
n_activity=629397 dram_eff=0.3746
bk0: 6172a 4387881i bk1: 5904a 4391551i bk2: 5616a 4394574i bk3: 5712a 4393232i bk4: 5832a 4385957i bk5: 5696a 4389793i bk6: 5672a 4389640i bk7: 5768a 4385927i bk8: 5668a 4388019i bk9: 5600a 4391266i bk10: 5772a 4390034i bk11: 5744a 4388522i bk12: 6416a 4380814i bk13: 6240a 4382371i bk14: 6356a 4380319i bk15: 6356a 4381677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325807
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4459892 n_nop=4303410 n_act=19191 n_pre=19175 n_req=33210 n_rd=94640 n_write=23476 bw_util=0.05297
n_activity=636201 dram_eff=0.3713
bk0: 5980a 4388794i bk1: 5940a 4389687i bk2: 5580a 4395266i bk3: 5576a 4395622i bk4: 5800a 4387840i bk5: 5704a 4388824i bk6: 5848a 4385238i bk7: 5820a 4387028i bk8: 5756a 4387511i bk9: 5444a 4393313i bk10: 5708a 4389972i bk11: 5748a 4387571i bk12: 6340a 4381940i bk13: 6456a 4380888i bk14: 6384a 4379586i bk15: 6556a 4379124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.330138
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4459892 n_nop=4301755 n_act=19461 n_pre=19445 n_req=33451 n_rd=95660 n_write=23571 bw_util=0.05347
n_activity=638636 dram_eff=0.3734
bk0: 6160a 4387672i bk1: 6156a 4386146i bk2: 5776a 4389864i bk3: 5676a 4392820i bk4: 5628a 4389190i bk5: 5624a 4388784i bk6: 5888a 4387148i bk7: 6020a 4385727i bk8: 5760a 4386403i bk9: 5668a 4388668i bk10: 5876a 4384713i bk11: 5888a 4386450i bk12: 6240a 4382537i bk13: 6452a 4380847i bk14: 6424a 4378775i bk15: 6424a 4378210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327571
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4459892 n_nop=4304495 n_act=19040 n_pre=19024 n_req=32886 n_rd=94496 n_write=22837 bw_util=0.05262
n_activity=631895 dram_eff=0.3714
bk0: 5876a 4393223i bk1: 6012a 4390983i bk2: 5744a 4393376i bk3: 5712a 4390452i bk4: 5740a 4390906i bk5: 5796a 4389088i bk6: 5624a 4390522i bk7: 5824a 4387487i bk8: 5684a 4387260i bk9: 5792a 4387371i bk10: 5724a 4390274i bk11: 5732a 4387111i bk12: 6304a 4385713i bk13: 6204a 4385040i bk14: 6420a 4383277i bk15: 6308a 4381511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.322245
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4459892 n_nop=4304247 n_act=19174 n_pre=19158 n_req=33148 n_rd=94180 n_write=23133 bw_util=0.05261
n_activity=636711 dram_eff=0.3685
bk0: 5992a 4389210i bk1: 6004a 4388087i bk2: 5652a 4392123i bk3: 5708a 4392692i bk4: 5716a 4388656i bk5: 5608a 4390008i bk6: 5712a 4391270i bk7: 5856a 4385257i bk8: 5648a 4389321i bk9: 5588a 4390215i bk10: 5708a 4391112i bk11: 5608a 4390012i bk12: 6340a 4380098i bk13: 6320a 4381449i bk14: 6364a 4381127i bk15: 6356a 4382590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324829
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4459892 n_nop=4305830 n_act=18829 n_pre=18813 n_req=32654 n_rd=93892 n_write=22528 bw_util=0.05221
n_activity=624828 dram_eff=0.3726
bk0: 5960a 4390193i bk1: 5916a 4389811i bk2: 5492a 4396519i bk3: 5288a 4399207i bk4: 5824a 4388917i bk5: 5816a 4386866i bk6: 5844a 4387820i bk7: 5820a 4386022i bk8: 5596a 4388387i bk9: 5644a 4390621i bk10: 5736a 4386212i bk11: 5544a 4390191i bk12: 6252a 4384592i bk13: 6400a 4381321i bk14: 6420a 4380233i bk15: 6340a 4379390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333594
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4459892 n_nop=4304913 n_act=18905 n_pre=18889 n_req=32893 n_rd=94212 n_write=22973 bw_util=0.05255
n_activity=629556 dram_eff=0.3723
bk0: 5956a 4389055i bk1: 6036a 4388247i bk2: 5588a 4395501i bk3: 5560a 4392563i bk4: 5728a 4386143i bk5: 5608a 4389242i bk6: 5964a 4385162i bk7: 5800a 4385718i bk8: 5680a 4387633i bk9: 5628a 4390919i bk10: 5680a 4390166i bk11: 5520a 4391486i bk12: 6320a 4380785i bk13: 6400a 4379636i bk14: 6360a 4381195i bk15: 6384a 4379475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.349262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11719, Miss_rate = 0.056, Pending_hits = 1104, Reservation_fails = 11
L2_cache_bank[1]: Access = 210322, Miss = 11876, Miss_rate = 0.056, Pending_hits = 1057, Reservation_fails = 17
L2_cache_bank[2]: Access = 209466, Miss = 11675, Miss_rate = 0.056, Pending_hits = 1081, Reservation_fails = 17
L2_cache_bank[3]: Access = 209934, Miss = 11848, Miss_rate = 0.056, Pending_hits = 1113, Reservation_fails = 16
L2_cache_bank[4]: Access = 209540, Miss = 11765, Miss_rate = 0.056, Pending_hits = 1051, Reservation_fails = 10
L2_cache_bank[5]: Access = 210392, Miss = 11845, Miss_rate = 0.056, Pending_hits = 1051, Reservation_fails = 16
L2_cache_bank[6]: Access = 210689, Miss = 11925, Miss_rate = 0.057, Pending_hits = 1112, Reservation_fails = 14
L2_cache_bank[7]: Access = 209302, Miss = 11717, Miss_rate = 0.056, Pending_hits = 1074, Reservation_fails = 14
L2_cache_bank[8]: Access = 210327, Miss = 11876, Miss_rate = 0.056, Pending_hits = 1094, Reservation_fails = 12
L2_cache_bank[9]: Access = 209957, Miss = 11755, Miss_rate = 0.056, Pending_hits = 1085, Reservation_fails = 15
L2_cache_bank[10]: Access = 210261, Miss = 11849, Miss_rate = 0.056, Pending_hits = 1073, Reservation_fails = 19
L2_cache_bank[11]: Access = 210055, Miss = 11811, Miss_rate = 0.056, Pending_hits = 1087, Reservation_fails = 19
L2_cache_bank[12]: Access = 210465, Miss = 11938, Miss_rate = 0.057, Pending_hits = 1110, Reservation_fails = 9
L2_cache_bank[13]: Access = 210869, Miss = 11977, Miss_rate = 0.057, Pending_hits = 1067, Reservation_fails = 17
L2_cache_bank[14]: Access = 209940, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1034, Reservation_fails = 11
L2_cache_bank[15]: Access = 210618, Miss = 11845, Miss_rate = 0.056, Pending_hits = 1066, Reservation_fails = 9
L2_cache_bank[16]: Access = 244634, Miss = 11783, Miss_rate = 0.048, Pending_hits = 1383, Reservation_fails = 11
L2_cache_bank[17]: Access = 209736, Miss = 11762, Miss_rate = 0.056, Pending_hits = 1061, Reservation_fails = 12
L2_cache_bank[18]: Access = 208560, Miss = 11781, Miss_rate = 0.056, Pending_hits = 1088, Reservation_fails = 12
L2_cache_bank[19]: Access = 208272, Miss = 11692, Miss_rate = 0.056, Pending_hits = 1066, Reservation_fails = 20
L2_cache_bank[20]: Access = 208064, Miss = 11819, Miss_rate = 0.057, Pending_hits = 1085, Reservation_fails = 18
L2_cache_bank[21]: Access = 209003, Miss = 11734, Miss_rate = 0.056, Pending_hits = 1052, Reservation_fails = 10
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 259771
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 23994
L2_total_cache_reservation_fails = 309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 211569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4944
	minimum = 6
	maximum = 244
Network latency average = 9.54517
	minimum = 6
	maximum = 244
Slowest packet = 9135229
Flit latency average = 9.47457
	minimum = 6
	maximum = 244
Slowest flit = 15758411
Fragmentation average = 5.2117e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.0961254
	minimum = 0.0775262 (at node 21)
	maximum = 0.113471 (at node 32)
Accepted packet rate average = 0.0961254
	minimum = 0.0775262 (at node 21)
	maximum = 0.113471 (at node 32)
Injected flit rate average = 0.1492
	minimum = 0.0816843 (at node 21)
	maximum = 0.232428 (at node 32)
Accepted flit rate average= 0.1492
	minimum = 0.110015 (at node 39)
	maximum = 0.197936 (at node 14)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.3816 (19 samples)
	minimum = 6 (19 samples)
	maximum = 476.053 (19 samples)
Network latency average = 22.9419 (19 samples)
	minimum = 6 (19 samples)
	maximum = 364.158 (19 samples)
Flit latency average = 23.3939 (19 samples)
	minimum = 6 (19 samples)
	maximum = 363.632 (19 samples)
Fragmentation average = 0.00897346 (19 samples)
	minimum = 0 (19 samples)
	maximum = 110.579 (19 samples)
Injected packet rate average = 0.0558425 (19 samples)
	minimum = 0.0458278 (19 samples)
	maximum = 0.137754 (19 samples)
Accepted packet rate average = 0.0558425 (19 samples)
	minimum = 0.0458278 (19 samples)
	maximum = 0.137754 (19 samples)
Injected flit rate average = 0.0892677 (19 samples)
	minimum = 0.0578771 (19 samples)
	maximum = 0.193527 (19 samples)
Accepted flit rate average = 0.0892677 (19 samples)
	minimum = 0.0681982 (19 samples)
	maximum = 0.255824 (19 samples)
Injected packet size average = 1.59856 (19 samples)
Accepted packet size average = 1.59856 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 41 sec (4601 sec)
gpgpu_simulation_rate = 26385 (inst/sec)
gpgpu_simulation_rate = 1449 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3242
gpu_sim_insn = 4446854
gpu_ipc =    1371.6392
gpu_tot_sim_cycle = 6896295
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      18.2484
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3904022
gpu_stall_icnt2sh    = 11595060
partiton_reqs_in_parallel = 71324
partiton_reqs_in_parallel_total    = 48937096
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1065
partiton_reqs_in_parallel_util = 71324
partiton_reqs_in_parallel_util_total    = 48937096
gpu_sim_cycle_parition_util = 3242
gpu_tot_sim_cycle_parition_util    = 2395270
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.4328
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     239.4743 GB/Sec
L2_BW_total  =      64.0140 GB/Sec
gpu_total_sim_rate=27257

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104894
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6924, 6399, 6543, 6682, 6861, 6667, 6438, 7122, 6634, 6600, 6482, 6770, 6991, 6937, 6958, 6598, 6738, 6022, 6336, 6411, 6192, 5970, 6560, 6772, 6352, 7239, 6685, 6970, 6591, 6435, 6275, 6386, 5809, 5966, 5432, 5259, 5539, 5807, 5789, 6023, 6058, 5474, 5768, 5083, 5757, 5376, 6060, 4916, 5595, 6089, 5270, 5258, 5807, 5697, 5369, 5848, 4989, 5323, 5053, 5183, 5526, 4658, 5291, 5732, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 16272200
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16204878
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62436
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24150866	W0_Idle:73552993	W0_Scoreboard:27494336	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1525 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 386 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 6896234 
mrq_lat_table:246473 	6008 	6130 	38444 	30323 	9625 	6878 	8190 	8457 	3123 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3214204 	1338260 	31367 	17371 	13055 	12220 	17995 	8861 	3949 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	425666 	104093 	1653689 	1145063 	517238 	637880 	101134 	8890 	10796 	11106 	11816 	17594 	8659 	3813 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	652098 	952739 	1762486 	117445 	2110 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	1076228 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1805 	877 	96 	73 	20 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        37        27        23        16        16        16        16        30        31        42        42        48        44        46        48 
dram[1]:        39        52        21        21        16        16        17        16        30        31        43        43        46        47        38        38 
dram[2]:        45        32        33        27        16        16        16        16        30        30        45        45        48        44        43        43 
dram[3]:        41        45        33        24        17        16        16        16        31        30        43        44        42        45        34        47 
dram[4]:        39        46        20        21        16        16        16        16        30        30        43        46        44        47        39        47 
dram[5]:        45        41        33        26        16        16        16        16        30        29        47        45        44        44        45        48 
dram[6]:        44        42        28        22        16        16        17        16        30        30        45        44        43        46        46        43 
dram[7]:        42        41        27        17        16        16        16        16        30        30        37        41        41        45        41        47 
dram[8]:        46        46        23        21        15        15        17        16        32        30        43        44        96        42        45        45 
dram[9]:        45        45        21        18        15        16        16        16        35        33        46        44        46        43        44        43 
dram[10]:        39        44        26        25        17        16        16        16        33        33        45        43        45        44        45        47 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.695759  1.722500  1.658537  1.674573  1.740478  1.660473  1.664122  1.665827  1.710730  1.739645  1.771325  1.721804  1.726597  1.769461  1.715884  1.753731 
dram[1]:  1.704853  1.740345  1.685134  1.724611  1.684303  1.673820  1.690203  1.690925  1.804545  1.754386  1.758242  1.768503  1.757647  1.735994  1.756302  1.714799 
dram[2]:  1.700326  1.724710  1.703978  1.672856  1.693755  1.701584  1.718914  1.716135  1.698003  1.716180  1.737589  1.772767  1.779483  1.713763  1.710932  1.704380 
dram[3]:  1.721257  1.699746  1.721771  1.686736  1.672529  1.685201  1.683246  1.670618  1.781850  1.796452  1.736886  1.767504  1.739362  1.770671  1.714286  1.743223 
dram[4]:  1.706869  1.691225  1.731054  1.713249  1.709351  1.674847  1.696678  1.684123  1.776623  1.789665  1.722037  1.776641  1.779635  1.744763  1.742009  1.737717 
dram[5]:  1.711907  1.702881  1.678119  1.740358  1.701964  1.748654  1.672400  1.673350  1.792354  1.762603  1.762887  1.769492  1.766462  1.753373  1.714708  1.777612 
dram[6]:  1.744472  1.709283  1.716846  1.658429  1.644940  1.685185  1.685356  1.676923  1.754669  1.747590  1.765442  1.763970  1.722818  1.770566  1.747979  1.737156 
dram[7]:  1.726809  1.717247  1.658412  1.674868  1.732191  1.721586  1.673970  1.754650  1.749562  1.738912  1.729753  1.734746  1.766377  1.783200  1.743609  1.753612 
dram[8]:  1.697959  1.706711  1.656966  1.669903  1.685315  1.657043  1.706655  1.656557  1.766547  1.746004  1.771032  1.769772  1.976119  1.730798  1.713967  1.748851 
dram[9]:  1.772251  1.736441  1.673450  1.694223  1.703986  1.712803  1.738137  1.681282  1.790698  1.784314  1.681967  1.739443  1.768562  1.784450  1.751138  1.752280 
dram[10]:  1.755310  1.756551  1.699816  1.703007  1.682864  1.719635  1.732430  1.674005  1.811220  1.776186  1.761863  1.766165  1.767638  1.754135  1.734786  1.754359 
average row locality = 363737/210540 = 1.727638
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1501      1491      1389      1378      1440      1471      1439      1454      1400      1434      1386      1430      1618      1630      1574      1619 
dram[1]:      1533      1521      1394      1404      1426      1430      1415      1447      1412      1407      1386      1443      1553      1579      1590      1638 
dram[2]:      1514      1498      1393      1416      1456      1429      1454      1461      1419      1398      1397      1437      1558      1623      1616      1610 
dram[3]:      1521      1462      1436      1432      1461      1446      1428      1433      1436      1386      1462      1400      1597      1574      1615      1602 
dram[4]:      1543      1476      1404      1428      1463      1428      1424      1445      1423      1406      1449      1441      1611      1565      1595      1592 
dram[5]:      1495      1485      1395      1394      1457      1434      1467      1460      1445      1362      1433      1438      1593      1622      1601      1644 
dram[6]:      1540      1539      1444      1419      1413      1410      1478      1510      1448      1426      1478      1477      1568      1618      1612      1611 
dram[7]:      1469      1503      1436      1428      1438      1454      1410      1464      1427      1454      1432      1439      1579      1556      1609      1585 
dram[8]:      1498      1501      1413      1427      1433      1405      1432      1472      1419      1401      1428      1406      1590      1584      1595      1597 
dram[9]:      1490      1479      1373      1322      1460      1458      1466      1457      1405      1416      1440      1388      1568      1607      1610      1587 
dram[10]:      1489      1509      1397      1390      1438      1404      1497      1453      1426      1414      1426      1384      1586      1602      1595      1599 
total reads: 260430
bank skew: 1644/1322 = 1.24
chip skew: 23991/23526 = 1.02
number of total write accesses:
dram[0]:       578       576       447       387       525       495       523       530       593       624       566       631       706       734       727       731 
dram[1]:       610       597       431       481       484       520       500       528       573       593       534       612       688       683       709       749 
dram[2]:       574       582       449       476       524       504       509       528       622       543       563       568       645       718       716       725 
dram[3]:       560       542       470       501       536       524       501       540       606       538       624       569       692       696       737       713 
dram[4]:       594       567       469       460       566       483       517       581       629       568       614       643       731       684       694       707 
dram[5]:       561       584       461       456       536       514       575       543       618       561       619       650       714       717       719       738 
dram[6]:       590       560       472       460       505       501       536       561       619       568       637       638       682       728       767       722 
dram[7]:       560       568       506       478       483       500       500       517       571       624       597       608       659       673       710       721 
dram[8]:       582       559       466       465       495       489       517       549       556       565       614       608      1058       692       712       687 
dram[9]:       541       570       436       379       549       522       512       537       597       586       612       548       671       711       698       719 
dram[10]:       577       569       449       422       536       479       549       524       608       570       579       610       719       731       714       715 
total reads: 103307
bank skew: 1058/379 = 2.79
chip skew: 9614/9188 = 1.05
average mf latency per bank:
dram[0]:       5154      5195      5473      5607      5206      5444      5581      5560      5200      5213      5724      5451      3836      3790      3464      3519
dram[1]:       5027      5058      5602      5388      5471      5409      5637      5520      5369      5319      5879      5472      3787      3751      3600      3478
dram[2]:       5181      5225      5385      5347      5547      5634      5411      5456      5099      5499      5648      5653      3834      3737      3585      3665
dram[3]:       5111      5393      5295      5127      5406      5545      5537      5507      5209      5576      5519      5654      3839      3924      3571      3526
dram[4]:       4999      5299      5449      5394      5499      5587      5564      5367      5279      5416      5595      5339      3899      3934      3733      3663
dram[5]:       5177      5330      5513      5401      5603      5585      5438      5509      5258      5491      5503      5364      3832      3958      3617      3533
dram[6]:       5083      5062      5383      5513      5716      5705      5585      5329      5142      5210      5273      5450      3947      3793      3543      3694
dram[7]:       5150      5215      5250      5358      5752      5680      5569      5528      5379      5065      5610      5576      3927      3942      3846      3810
dram[8]:       5157      5126      5225      5342      5611      5752      5394      5364      5362      5496      5518      5578      6338      3869      3735      3679
dram[9]:       5271      5158      5470      5782      5309      5305      5409      5239      5156      5278      5463      5515      3772      3805      3600      3582
dram[10]:       5091      5095      5379      5536      5307      5491      5218      5371      5138      5349      5554      5503      3799      3818      3516      3518
maximum mf latency per bank:
dram[0]:      52422    131302     54887     55856     52747     95570    155904     92380     54800    107148     55655     96186    108758    134407     52165     52583
dram[1]:     133878     49867     55859     55747     53276     52738    154572    154621     54507     64071     55505     71124     52888     52690     52570     52781
dram[2]:      54822     49778     52112     52351     69927    110943     54086     77147     54642     54744     56553    108756     96782     71259     52757    172137
dram[3]:      56062    117496     52248     52235     64237     84333     54538     54496     67790     64682     98015     56573     58620     60139     52726    175229
dram[4]:     120928    136719    144417     52155    144399     76926     60728     54091     54777     56735    124818     56605     52608     52536     52766    172141
dram[5]:     116619    145430    144459     54850     92430     52579    103336     59288     81998     56759     81543     56702     52499    129767     52563     51415
dram[6]:     133968     49866     61256     77290     52737     77036     95899     60029     56684     52843     56585    157958    164824     52539     51367     70778
dram[7]:      49837     49859     55628     57981    148290     88314     60433     92366     54666     54693     81744     81679     57586     57742    172145     55935
dram[8]:      49883     47728     55705     55757     95554     77064     59296     85857     54660    113109    115428    124817    111155     57746    117115    122139
dram[9]:     133898     54342     96365     55864     87046     51712     60113     56265     54764     54757    118858     55634     57702     57711     52381     64351
dram[10]:      69766     49836     77367     96366     61488     49097     69412     59278     54744     54841     55631     55680     52886    117497     52136     52931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4465911 n_nop=4309609 n_act=19281 n_pre=19265 n_req=33027 n_rd=94616 n_write=23140 bw_util=0.05274
n_activity=634590 dram_eff=0.3711
bk0: 6004a 4393496i bk1: 5964a 4394524i bk2: 5556a 4400028i bk3: 5512a 4399157i bk4: 5760a 4394703i bk5: 5884a 4393962i bk6: 5756a 4393060i bk7: 5816a 4393042i bk8: 5600a 4394238i bk9: 5736a 4392714i bk10: 5544a 4398049i bk11: 5720a 4393666i bk12: 6472a 4386186i bk13: 6520a 4386559i bk14: 6296a 4385706i bk15: 6476a 4384343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339824
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4465911 n_nop=4310666 n_act=19023 n_pre=19007 n_req=32870 n_rd=94312 n_write=22903 bw_util=0.05249
n_activity=630846 dram_eff=0.3716
bk0: 6132a 4392742i bk1: 6084a 4393861i bk2: 5576a 4401100i bk3: 5616a 4397459i bk4: 5704a 4393786i bk5: 5720a 4392335i bk6: 5660a 4396338i bk7: 5788a 4395401i bk8: 5648a 4395449i bk9: 5628a 4394600i bk10: 5544a 4399584i bk11: 5772a 4395994i bk12: 6212a 4388814i bk13: 6316a 4387823i bk14: 6360a 4388235i bk15: 6552a 4383993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331857
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4465911 n_nop=4310025 n_act=19181 n_pre=19165 n_req=32925 n_rd=94716 n_write=22824 bw_util=0.05264
n_activity=631797 dram_eff=0.3721
bk0: 6056a 4393090i bk1: 5992a 4392906i bk2: 5572a 4402480i bk3: 5664a 4397229i bk4: 5824a 4393664i bk5: 5716a 4395433i bk6: 5816a 4395412i bk7: 5844a 4392609i bk8: 5676a 4392722i bk9: 5592a 4397493i bk10: 5588a 4396577i bk11: 5748a 4398898i bk12: 6232a 4391645i bk13: 6492a 4386199i bk14: 6464a 4386958i bk15: 6440a 4385119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4465911 n_nop=4309887 n_act=19161 n_pre=19145 n_req=33040 n_rd=94764 n_write=22954 bw_util=0.05272
n_activity=632801 dram_eff=0.3721
bk0: 6084a 4395904i bk1: 5848a 4395522i bk2: 5744a 4398414i bk3: 5728a 4397782i bk4: 5844a 4391923i bk5: 5784a 4394952i bk6: 5712a 4394122i bk7: 5732a 4392655i bk8: 5744a 4394323i bk9: 5544a 4399910i bk10: 5848a 4396753i bk11: 5600a 4398164i bk12: 6388a 4386901i bk13: 6296a 4387949i bk14: 6460a 4384357i bk15: 6408a 4386274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337161
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4465911 n_nop=4309354 n_act=19190 n_pre=19174 n_req=33200 n_rd=94772 n_write=23421 bw_util=0.05293
n_activity=630816 dram_eff=0.3747
bk0: 6172a 4393899i bk1: 5904a 4397569i bk2: 5616a 4400592i bk3: 5712a 4399251i bk4: 5852a 4391916i bk5: 5712a 4395756i bk6: 5696a 4395593i bk7: 5780a 4391900i bk8: 5692a 4393921i bk9: 5624a 4397125i bk10: 5796a 4395866i bk11: 5764a 4394466i bk12: 6444a 4386696i bk13: 6260a 4388256i bk14: 6380a 4386284i bk15: 6368a 4387648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4465911 n_nop=4309073 n_act=19207 n_pre=19191 n_req=33291 n_rd=94900 n_write=23540 bw_util=0.05304
n_activity=637644 dram_eff=0.3715
bk0: 5980a 4394807i bk1: 5940a 4395701i bk2: 5580a 4401285i bk3: 5576a 4401642i bk4: 5828a 4393809i bk5: 5736a 4394740i bk6: 5868a 4391211i bk7: 5840a 4392990i bk8: 5780a 4393416i bk9: 5448a 4399300i bk10: 5732a 4395828i bk11: 5752a 4393556i bk12: 6372a 4387717i bk13: 6488a 4386631i bk14: 6404a 4385491i bk15: 6576a 4385072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329744
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4465911 n_nop=4307394 n_act=19479 n_pre=19463 n_req=33537 n_rd=95964 n_write=23611 bw_util=0.05355
n_activity=640075 dram_eff=0.3736
bk0: 6160a 4393689i bk1: 6156a 4392164i bk2: 5776a 4395883i bk3: 5676a 4398840i bk4: 5652a 4395139i bk5: 5640a 4394736i bk6: 5912a 4393128i bk7: 6040a 4391690i bk8: 5792a 4392287i bk9: 5704a 4394462i bk10: 5912a 4390618i bk11: 5908a 4392330i bk12: 6272a 4388425i bk13: 6472a 4386736i bk14: 6448a 4384708i bk15: 6444a 4384165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327185
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4465911 n_nop=4310194 n_act=19056 n_pre=19040 n_req=32958 n_rd=94732 n_write=22889 bw_util=0.05268
n_activity=633102 dram_eff=0.3716
bk0: 5876a 4399240i bk1: 6012a 4397001i bk2: 5744a 4399397i bk3: 5712a 4396473i bk4: 5752a 4396904i bk5: 5816a 4395048i bk6: 5640a 4396507i bk7: 5856a 4393396i bk8: 5708a 4393076i bk9: 5816a 4393245i bk10: 5728a 4396253i bk11: 5756a 4393057i bk12: 6316a 4391622i bk13: 6224a 4390920i bk14: 6436a 4389202i bk15: 6340a 4387358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321835
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4465911 n_nop=4309969 n_act=19190 n_pre=19174 n_req=33215 n_rd=94404 n_write=23174 bw_util=0.05266
n_activity=638052 dram_eff=0.3686
bk0: 5992a 4395227i bk1: 6004a 4394106i bk2: 5652a 4398143i bk3: 5708a 4398713i bk4: 5732a 4394646i bk5: 5620a 4395973i bk6: 5728a 4397228i bk7: 5888a 4391195i bk8: 5676a 4395240i bk9: 5604a 4396127i bk10: 5712a 4397093i bk11: 5624a 4395918i bk12: 6360a 4385919i bk13: 6336a 4387433i bk14: 6380a 4387061i bk15: 6388a 4388489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324429
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4465911 n_nop=4311583 n_act=18842 n_pre=18826 n_req=32714 n_rd=94104 n_write=22556 bw_util=0.05224
n_activity=625893 dram_eff=0.3728
bk0: 5960a 4396210i bk1: 5916a 4395830i bk2: 5492a 4402539i bk3: 5288a 4405228i bk4: 5840a 4394908i bk5: 5832a 4392861i bk6: 5864a 4393782i bk7: 5828a 4392005i bk8: 5620a 4394295i bk9: 5664a 4396501i bk10: 5760a 4392160i bk11: 5552a 4396169i bk12: 6272a 4390524i bk13: 6428a 4387188i bk14: 6440a 4386189i bk15: 6348a 4385369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333191
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4465911 n_nop=4310612 n_act=18931 n_pre=18915 n_req=32960 n_rd=94436 n_write=23017 bw_util=0.0526
n_activity=630906 dram_eff=0.3723
bk0: 5956a 4395073i bk1: 6036a 4394268i bk2: 5588a 4401522i bk3: 5560a 4398584i bk4: 5752a 4392120i bk5: 5616a 4395226i bk6: 5988a 4391116i bk7: 5812a 4391682i bk8: 5704a 4393528i bk9: 5656a 4396805i bk10: 5704a 4396000i bk11: 5536a 4397391i bk12: 6344a 4386559i bk13: 6408a 4385603i bk14: 6380a 4387137i bk15: 6396a 4385443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.348879

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11747, Miss_rate = 0.056, Pending_hits = 1174, Reservation_fails = 11
L2_cache_bank[1]: Access = 210694, Miss = 11907, Miss_rate = 0.057, Pending_hits = 1132, Reservation_fails = 17
L2_cache_bank[2]: Access = 209838, Miss = 11709, Miss_rate = 0.056, Pending_hits = 1170, Reservation_fails = 17
L2_cache_bank[3]: Access = 210306, Miss = 11869, Miss_rate = 0.056, Pending_hits = 1162, Reservation_fails = 16
L2_cache_bank[4]: Access = 209912, Miss = 11807, Miss_rate = 0.056, Pending_hits = 1152, Reservation_fails = 10
L2_cache_bank[5]: Access = 210764, Miss = 11872, Miss_rate = 0.056, Pending_hits = 1118, Reservation_fails = 16
L2_cache_bank[6]: Access = 211062, Miss = 11956, Miss_rate = 0.057, Pending_hits = 1194, Reservation_fails = 14
L2_cache_bank[7]: Access = 209674, Miss = 11735, Miss_rate = 0.056, Pending_hits = 1115, Reservation_fails = 14
L2_cache_bank[8]: Access = 210700, Miss = 11912, Miss_rate = 0.057, Pending_hits = 1188, Reservation_fails = 12
L2_cache_bank[9]: Access = 210329, Miss = 11781, Miss_rate = 0.056, Pending_hits = 1144, Reservation_fails = 15
L2_cache_bank[10]: Access = 210637, Miss = 11886, Miss_rate = 0.056, Pending_hits = 1160, Reservation_fails = 19
L2_cache_bank[11]: Access = 210428, Miss = 11839, Miss_rate = 0.056, Pending_hits = 1153, Reservation_fails = 19
L2_cache_bank[12]: Access = 210840, Miss = 11981, Miss_rate = 0.057, Pending_hits = 1217, Reservation_fails = 9
L2_cache_bank[13]: Access = 211242, Miss = 12010, Miss_rate = 0.057, Pending_hits = 1154, Reservation_fails = 17
L2_cache_bank[14]: Access = 210315, Miss = 11800, Miss_rate = 0.056, Pending_hits = 1088, Reservation_fails = 11
L2_cache_bank[15]: Access = 210991, Miss = 11883, Miss_rate = 0.056, Pending_hits = 1163, Reservation_fails = 9
L2_cache_bank[16]: Access = 245010, Miss = 11808, Miss_rate = 0.048, Pending_hits = 1443, Reservation_fails = 11
L2_cache_bank[17]: Access = 210104, Miss = 11793, Miss_rate = 0.056, Pending_hits = 1131, Reservation_fails = 12
L2_cache_bank[18]: Access = 208928, Miss = 11812, Miss_rate = 0.057, Pending_hits = 1168, Reservation_fails = 12
L2_cache_bank[19]: Access = 208640, Miss = 11714, Miss_rate = 0.056, Pending_hits = 1117, Reservation_fails = 20
L2_cache_bank[20]: Access = 208436, Miss = 11854, Miss_rate = 0.057, Pending_hits = 1182, Reservation_fails = 18
L2_cache_bank[21]: Access = 209375, Miss = 11755, Miss_rate = 0.056, Pending_hits = 1102, Reservation_fails = 10
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 260430
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 25627
L2_total_cache_reservation_fails = 309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3254014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117411
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.97906
	minimum = 6
	maximum = 62
Network latency average = 8.67666
	minimum = 6
	maximum = 53
Slowest packet = 9309128
Flit latency average = 8.61665
	minimum = 6
	maximum = 52
Slowest flit = 16027597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0505461
	minimum = 0.0444307 (at node 0)
	maximum = 0.0580068 (at node 38)
Accepted packet rate average = 0.0505461
	minimum = 0.0444307 (at node 0)
	maximum = 0.0580068 (at node 38)
Injected flit rate average = 0.0758192
	minimum = 0.0444307 (at node 0)
	maximum = 0.115396 (at node 38)
Accepted flit rate average= 0.0758192
	minimum = 0.0567726 (at node 45)
	maximum = 0.0944153 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.9115 (20 samples)
	minimum = 6 (20 samples)
	maximum = 455.35 (20 samples)
Network latency average = 22.2286 (20 samples)
	minimum = 6 (20 samples)
	maximum = 348.6 (20 samples)
Flit latency average = 22.655 (20 samples)
	minimum = 6 (20 samples)
	maximum = 348.05 (20 samples)
Fragmentation average = 0.00852479 (20 samples)
	minimum = 0 (20 samples)
	maximum = 105.05 (20 samples)
Injected packet rate average = 0.0555777 (20 samples)
	minimum = 0.0457579 (20 samples)
	maximum = 0.133767 (20 samples)
Accepted packet rate average = 0.0555777 (20 samples)
	minimum = 0.0457579 (20 samples)
	maximum = 0.133767 (20 samples)
Injected flit rate average = 0.0885952 (20 samples)
	minimum = 0.0572048 (20 samples)
	maximum = 0.189621 (20 samples)
Accepted flit rate average = 0.0885952 (20 samples)
	minimum = 0.0676269 (20 samples)
	maximum = 0.247753 (20 samples)
Injected packet size average = 1.59408 (20 samples)
Accepted packet size average = 1.59408 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 57 sec (4617 sec)
gpgpu_simulation_rate = 27257 (inst/sec)
gpgpu_simulation_rate = 1493 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 4971
gpu_sim_insn = 4970317
gpu_ipc =     999.8626
gpu_tot_sim_cycle = 7128488
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      18.3513
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3904022
gpu_stall_icnt2sh    = 11595142
partiton_reqs_in_parallel = 109362
partiton_reqs_in_parallel_total    = 49008420
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.8904
partiton_reqs_in_parallel_util = 109362
partiton_reqs_in_parallel_util_total    = 49008420
gpu_sim_cycle_parition_util = 4971
gpu_tot_sim_cycle_parition_util    = 2398512
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.4361
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =     156.5814 GB/Sec
L2_BW_total  =      62.0381 GB/Sec
gpu_total_sim_rate=28229

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194959
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7039, 6514, 6658, 6797, 6976, 6782, 6553, 7237, 6749, 6715, 6597, 6885, 7106, 7052, 7073, 6713, 6853, 6137, 6451, 6526, 6307, 6085, 6675, 6887, 6467, 7354, 6800, 7085, 6706, 6550, 6390, 6501, 5901, 6058, 5524, 5351, 5631, 5899, 5881, 6115, 6150, 5566, 5860, 5175, 5849, 5468, 6152, 5008, 5687, 6181, 5362, 5350, 5899, 5789, 5461, 5940, 5081, 5415, 5145, 5275, 5618, 4750, 5383, 5824, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 16272200
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16204878
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62436
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24172175	W0_Idle:73560549	W0_Scoreboard:27522512	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1525 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 385 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 7126945 
mrq_lat_table:246623 	6018 	6134 	38458 	30331 	9625 	6878 	8190 	8457 	3123 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3222281 	1338395 	31367 	17371 	13055 	12220 	17995 	8861 	3949 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	433823 	104115 	1653689 	1145063 	517271 	637880 	101134 	8890 	10796 	11106 	11816 	17594 	8659 	3813 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	659964 	953051 	1762515 	117445 	2110 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	1076233 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1815 	877 	96 	73 	20 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        37        27        23        16        16        16        16        30        31        42        42        48        44        46        48 
dram[1]:        39        52        21        21        16        16        17        16        30        31        43        43        46        47        38        38 
dram[2]:        45        32        33        27        16        16        16        16        30        30        45        45        48        44        43        43 
dram[3]:        41        45        33        24        17        16        16        16        31        30        43        44        42        45        34        47 
dram[4]:        39        46        20        21        16        16        16        16        30        30        43        46        44        47        39        47 
dram[5]:        45        41        33        26        16        16        16        16        30        29        47        45        44        44        45        48 
dram[6]:        44        42        28        22        16        16        17        16        30        30        45        44        43        46        46        43 
dram[7]:        42        41        27        17        16        16        16        16        30        30        37        41        41        45        41        47 
dram[8]:        46        46        23        21        15        15        17        16        32        30        43        44        96        42        45        45 
dram[9]:        45        45        21        18        15        16        16        16        35        33        46        44        46        43        44        43 
dram[10]:        39        44        26        25        17        16        16        16        33        33        45        43        45        44        45        47 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.695759  1.722500  1.658537  1.674573  1.740478  1.660473  1.664122  1.665827  1.712693  1.741336  1.774955  1.723706  1.727340  1.768886  1.715884  1.753731 
dram[1]:  1.704853  1.740345  1.685134  1.724611  1.684303  1.673820  1.690203  1.690925  1.807448  1.755478  1.763952  1.769562  1.757647  1.735994  1.756302  1.714799 
dram[2]:  1.699756  1.724710  1.703978  1.672856  1.693755  1.701584  1.718285  1.716135  1.699336  1.719081  1.737821  1.772968  1.778854  1.713241  1.710932  1.704380 
dram[3]:  1.721257  1.699746  1.721771  1.686736  1.672529  1.685201  1.682650  1.670618  1.785527  1.797386  1.738769  1.766816  1.739362  1.770671  1.713766  1.743223 
dram[4]:  1.706869  1.691225  1.731054  1.713249  1.709351  1.674847  1.696678  1.684123  1.777682  1.793291  1.724771  1.780904  1.779043  1.744763  1.742009  1.737717 
dram[5]:  1.711907  1.702881  1.678119  1.740358  1.701964  1.747982  1.672400  1.673350  1.794271  1.762603  1.767182  1.768840  1.766462  1.752809  1.714708  1.777612 
dram[6]:  1.744472  1.709283  1.716846  1.658429  1.644940  1.685185  1.685356  1.676923  1.758270  1.751313  1.768974  1.766667  1.722265  1.770566  1.747979  1.736607 
dram[7]:  1.726809  1.717247  1.658412  1.674868  1.732191  1.721586  1.673970  1.754650  1.751531  1.742475  1.729131  1.737511  1.766377  1.783200  1.743609  1.753612 
dram[8]:  1.697959  1.706711  1.656966  1.669903  1.685315  1.657043  1.706655  1.656557  1.770125  1.747116  1.770364  1.771730  1.976119  1.730798  1.713967  1.748851 
dram[9]:  1.772251  1.736441  1.673450  1.694223  1.703986  1.712803  1.738137  1.681282  1.792672  1.786287  1.684685  1.739677  1.768562  1.784450  1.751138  1.752280 
dram[10]:  1.754669  1.756551  1.699816  1.703007  1.682864  1.719635  1.732430  1.674005  1.814057  1.778374  1.763828  1.766372  1.768582  1.754135  1.734786  1.754359 
average row locality = 363923/210592 = 1.728095
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1501      1491      1389      1378      1440      1471      1439      1454      1404      1436      1390      1434      1619      1631      1574      1619 
dram[1]:      1533      1521      1394      1404      1426      1430      1415      1447      1417      1410      1394      1446      1553      1579      1590      1638 
dram[2]:      1514      1498      1393      1416      1456      1429      1455      1461      1424      1403      1399      1439      1559      1624      1616      1610 
dram[3]:      1521      1462      1436      1432      1461      1446      1429      1433      1442      1387      1466      1401      1597      1574      1616      1602 
dram[4]:      1543      1476      1404      1428      1463      1428      1424      1445      1426      1410      1454      1446      1612      1565      1595      1592 
dram[5]:      1495      1485      1395      1394      1457      1435      1467      1460      1449      1362      1438      1439      1593      1623      1601      1644 
dram[6]:      1540      1539      1444      1419      1413      1410      1478      1510      1454      1432      1484      1482      1569      1618      1612      1612 
dram[7]:      1469      1503      1436      1428      1438      1454      1410      1464      1431      1460      1433      1444      1579      1556      1609      1585 
dram[8]:      1498      1501      1413      1427      1433      1405      1432      1472      1423      1404      1429      1410      1590      1584      1595      1597 
dram[9]:      1490      1479      1373      1322      1460      1458      1466      1457      1409      1420      1445      1390      1568      1607      1610      1587 
dram[10]:      1490      1509      1397      1390      1438      1404      1497      1453      1431      1420      1430      1386      1589      1602      1595      1599 
total reads: 260615
bank skew: 1644/1322 = 1.24
chip skew: 24016/23541 = 1.02
number of total write accesses:
dram[0]:       578       576       447       387       525       495       523       530       593       624       566       631       706       734       727       731 
dram[1]:       610       597       431       481       484       520       500       528       573       593       534       612       688       683       709       749 
dram[2]:       575       582       449       476       524       504       509       528       622       543       563       568       645       718       716       725 
dram[3]:       560       542       470       501       536       524       501       540       606       538       624       569       692       696       737       713 
dram[4]:       594       567       469       460       566       483       517       581       629       568       614       643       731       684       694       707 
dram[5]:       561       584       461       456       536       514       575       543       618       561       619       650       714       717       719       738 
dram[6]:       590       560       472       460       505       501       536       561       619       568       637       638       682       728       767       722 
dram[7]:       560       568       506       478       483       500       500       517       571       624       597       608       659       673       710       721 
dram[8]:       582       559       466       465       495       489       517       549       556       565       614       608      1058       692       712       687 
dram[9]:       541       570       436       379       549       522       512       537       597       586       612       548       671       711       698       719 
dram[10]:       577       569       449       422       536       479       549       524       608       570       579       610       719       731       714       715 
total reads: 103308
bank skew: 1058/379 = 2.79
chip skew: 9614/9188 = 1.05
average mf latency per bank:
dram[0]:       5158      5199      5477      5612      5207      5445      5581      5560      5193      5211      5717      5445      3838      3792      3467      3523
dram[1]:       5031      5062      5606      5392      5471      5409      5637      5520      5359      5314      5860      5468      3791      3755      3604      3482
dram[2]:       5183      5229      5390      5352      5547      5634      5409      5456      5090      5488      5646      5652      3836      3739      3589      3668
dram[3]:       5115      5397      5300      5132      5407      5546      5535      5507      5197      5576      5512      5656      3842      3928      3574      3530
dram[4]:       5003      5303      5453      5399      5500      5588      5564      5367      5274      5409      5586      5331      3901      3938      3737      3666
dram[5]:       5181      5334      5518      5405      5604      5583      5438      5509      5251      5494      5494      5366      3836      3960      3621      3537
dram[6]:       5087      5066      5388      5517      5717      5706      5585      5329      5131      5198      5263      5442      3949      3796      3547      3696
dram[7]:       5154      5219      5255      5363      5752      5680      5569      5528      5371      5054      5611      5567      3931      3946      3850      3814
dram[8]:       5161      5130      5229      5346      5612      5753      5394      5364      5354      5491      5519      5572      6341      3872      3739      3683
dram[9]:       5275      5162      5475      5787      5310      5306      5409      5239      5149      5271      5454      5514      3776      3808      3604      3586
dram[10]:       5093      5099      5384      5541      5308      5491      5218      5371      5128      5336      5547      5502      3798      3822      3520      3521
maximum mf latency per bank:
dram[0]:      52422    131302     54887     55856     52747     95570    155904     92380     54800    107148     55655     96186    108758    134407     52165     52583
dram[1]:     133878     49867     55859     55747     53276     52738    154572    154621     54507     64071     55505     71124     52888     52690     52570     52781
dram[2]:      54822     49778     52112     52351     69927    110943     54086     77147     54642     54744     56553    108756     96782     71259     52757    172137
dram[3]:      56062    117496     52248     52235     64237     84333     54538     54496     67790     64682     98015     56573     58620     60139     52726    175229
dram[4]:     120928    136719    144417     52155    144399     76926     60728     54091     54777     56735    124818     56605     52608     52536     52766    172141
dram[5]:     116619    145430    144459     54850     92430     52579    103336     59288     81998     56759     81543     56702     52499    129767     52563     51415
dram[6]:     133968     49866     61256     77290     52737     77036     95899     60029     56684     52843     56585    157958    164824     52539     51367     70778
dram[7]:      49837     49859     55628     57981    148290     88314     60433     92366     54666     54693     81744     81679     57586     57742    172145     55935
dram[8]:      49883     47728     55705     55757     95554     77064     59296     85857     54660    113109    115428    124817    111155     57746    117115    122139
dram[9]:     133898     54342     96365     55864     87046     51712     60113     56265     54764     54757    118858     55634     57702     57711     52381     64351
dram[10]:      69766     49836     77367     96366     61488     49097     69412     59278     54744     54841     55631     55680     52886    117497     52136     52931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4475140 n_nop=4318768 n_act=19284 n_pre=19268 n_req=33043 n_rd=94680 n_write=23140 bw_util=0.05266
n_activity=634887 dram_eff=0.3712
bk0: 6004a 4402724i bk1: 5964a 4403752i bk2: 5556a 4409256i bk3: 5512a 4408385i bk4: 5760a 4403931i bk5: 5884a 4403192i bk6: 5756a 4402290i bk7: 5816a 4402273i bk8: 5616a 4403413i bk9: 5744a 4401927i bk10: 5560a 4407251i bk11: 5736a 4402832i bk12: 6476a 4395407i bk13: 6524a 4395756i bk14: 6296a 4394934i bk15: 6476a 4393571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4475140 n_nop=4319811 n_act=19027 n_pre=19011 n_req=32889 n_rd=94388 n_write=22903 bw_util=0.05242
n_activity=631207 dram_eff=0.3716
bk0: 6132a 4401971i bk1: 6084a 4403090i bk2: 5576a 4410329i bk3: 5616a 4406689i bk4: 5704a 4403016i bk5: 5720a 4401565i bk6: 5660a 4405569i bk7: 5788a 4404632i bk8: 5668a 4404617i bk9: 5640a 4403781i bk10: 5576a 4408730i bk11: 5784a 4405176i bk12: 6212a 4398040i bk13: 6316a 4397050i bk14: 6360a 4397462i bk15: 6552a 4393221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4475140 n_nop=4319164 n_act=19190 n_pre=19174 n_req=32943 n_rd=94784 n_write=22828 bw_util=0.05256
n_activity=632206 dram_eff=0.3721
bk0: 6056a 4402271i bk1: 5992a 4402133i bk2: 5572a 4411709i bk3: 5664a 4406458i bk4: 5824a 4402895i bk5: 5716a 4404664i bk6: 5820a 4404611i bk7: 5844a 4401838i bk8: 5696a 4401866i bk9: 5612a 4406647i bk10: 5596a 4405765i bk11: 5756a 4408087i bk12: 6236a 4400835i bk13: 6496a 4395396i bk14: 6464a 4396185i bk15: 6440a 4394348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329144
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4475140 n_nop=4319050 n_act=19166 n_pre=19150 n_req=33054 n_rd=94820 n_write=22954 bw_util=0.05263
n_activity=633182 dram_eff=0.372
bk0: 6084a 4405132i bk1: 5848a 4404751i bk2: 5744a 4407643i bk3: 5728a 4407011i bk4: 5844a 4401153i bk5: 5784a 4404182i bk6: 5716a 4403322i bk7: 5732a 4401885i bk8: 5768a 4403484i bk9: 5548a 4409133i bk10: 5864a 4405930i bk11: 5604a 4407360i bk12: 6388a 4396127i bk13: 6296a 4397176i bk14: 6464a 4393553i bk15: 6408a 4395501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336475
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4475140 n_nop=4318505 n_act=19193 n_pre=19177 n_req=33218 n_rd=94844 n_write=23421 bw_util=0.05285
n_activity=631197 dram_eff=0.3747
bk0: 6172a 4403127i bk1: 5904a 4406797i bk2: 5616a 4409821i bk3: 5712a 4408480i bk4: 5852a 4401145i bk5: 5712a 4404987i bk6: 5696a 4404824i bk7: 5780a 4401132i bk8: 5704a 4403107i bk9: 5640a 4406326i bk10: 5816a 4405036i bk11: 5784a 4403658i bk12: 6448a 4395892i bk13: 6260a 4397482i bk14: 6380a 4395510i bk15: 6368a 4396875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324731
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4475140 n_nop=4318246 n_act=19211 n_pre=19195 n_req=33303 n_rd=94948 n_write=23540 bw_util=0.05295
n_activity=637962 dram_eff=0.3715
bk0: 5980a 4404035i bk1: 5940a 4404930i bk2: 5580a 4410514i bk3: 5576a 4410871i bk4: 5828a 4403038i bk5: 5740a 4403938i bk6: 5868a 4400440i bk7: 5840a 4402221i bk8: 5796a 4402593i bk9: 5448a 4408529i bk10: 5752a 4405022i bk11: 5756a 4402753i bk12: 6372a 4396945i bk13: 6492a 4395827i bk14: 6404a 4394719i bk15: 6576a 4394300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329067
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4475140 n_nop=4316511 n_act=19485 n_pre=19469 n_req=33562 n_rd=96064 n_write=23611 bw_util=0.05348
n_activity=640551 dram_eff=0.3737
bk0: 6160a 4402915i bk1: 6156a 4401391i bk2: 5776a 4405111i bk3: 5676a 4408068i bk4: 5652a 4404367i bk5: 5640a 4403967i bk6: 5912a 4402359i bk7: 6040a 4400921i bk8: 5816a 4401449i bk9: 5728a 4403605i bk10: 5936a 4399780i bk11: 5928a 4401494i bk12: 6276a 4397621i bk13: 6472a 4395963i bk14: 6448a 4393936i bk15: 6448a 4393361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326547
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4475140 n_nop=4319351 n_act=19060 n_pre=19044 n_req=32974 n_rd=94796 n_write=22889 bw_util=0.0526
n_activity=633434 dram_eff=0.3716
bk0: 5876a 4408466i bk1: 6012a 4406230i bk2: 5744a 4408626i bk3: 5712a 4405703i bk4: 5752a 4406134i bk5: 5816a 4404280i bk6: 5640a 4405739i bk7: 5856a 4402628i bk8: 5724a 4402254i bk9: 5840a 4402398i bk10: 5732a 4405450i bk11: 5776a 4402225i bk12: 6316a 4400848i bk13: 6224a 4400146i bk14: 6436a 4398428i bk15: 6340a 4396584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321181
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4475140 n_nop=4319144 n_act=19193 n_pre=19177 n_req=33227 n_rd=94452 n_write=23174 bw_util=0.05257
n_activity=638324 dram_eff=0.3685
bk0: 5992a 4404456i bk1: 6004a 4403335i bk2: 5652a 4407372i bk3: 5708a 4407942i bk4: 5732a 4403876i bk5: 5620a 4405203i bk6: 5728a 4406459i bk7: 5888a 4400426i bk8: 5692a 4404442i bk9: 5616a 4405311i bk10: 5716a 4406290i bk11: 5640a 4405093i bk12: 6360a 4395146i bk13: 6336a 4396660i bk14: 6380a 4396288i bk15: 6388a 4397716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323764
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4475140 n_nop=4320744 n_act=18846 n_pre=18830 n_req=32729 n_rd=94164 n_write=22556 bw_util=0.05216
n_activity=626157 dram_eff=0.3728
bk0: 5960a 4405438i bk1: 5916a 4405059i bk2: 5492a 4411768i bk3: 5288a 4414457i bk4: 5840a 4404138i bk5: 5832a 4402092i bk6: 5864a 4403013i bk7: 5828a 4401236i bk8: 5636a 4403472i bk9: 5680a 4405666i bk10: 5780a 4401327i bk11: 5560a 4405345i bk12: 6272a 4399749i bk13: 6428a 4396415i bk14: 6440a 4395417i bk15: 6348a 4394597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33253
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4475140 n_nop=4319743 n_act=18938 n_pre=18922 n_req=32981 n_rd=94520 n_write=23017 bw_util=0.05253
n_activity=631404 dram_eff=0.3723
bk0: 5960a 4404269i bk1: 6036a 4403495i bk2: 5588a 4410749i bk3: 5560a 4407813i bk4: 5752a 4401350i bk5: 5616a 4404456i bk6: 5988a 4400346i bk7: 5812a 4400914i bk8: 5724a 4402698i bk9: 5680a 4405938i bk10: 5720a 4405175i bk11: 5544a 4406581i bk12: 6356a 4395742i bk13: 6408a 4394830i bk14: 6380a 4396364i bk15: 6396a 4394670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.348179

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11756, Miss_rate = 0.056, Pending_hits = 1186, Reservation_fails = 11
L2_cache_bank[1]: Access = 211067, Miss = 11914, Miss_rate = 0.056, Pending_hits = 1143, Reservation_fails = 17
L2_cache_bank[2]: Access = 210211, Miss = 11722, Miss_rate = 0.056, Pending_hits = 1189, Reservation_fails = 17
L2_cache_bank[3]: Access = 210680, Miss = 11875, Miss_rate = 0.056, Pending_hits = 1169, Reservation_fails = 16
L2_cache_bank[4]: Access = 210288, Miss = 11816, Miss_rate = 0.056, Pending_hits = 1162, Reservation_fails = 10
L2_cache_bank[5]: Access = 211136, Miss = 11880, Miss_rate = 0.056, Pending_hits = 1131, Reservation_fails = 16
L2_cache_bank[6]: Access = 211440, Miss = 11968, Miss_rate = 0.057, Pending_hits = 1209, Reservation_fails = 14
L2_cache_bank[7]: Access = 210047, Miss = 11737, Miss_rate = 0.056, Pending_hits = 1117, Reservation_fails = 14
L2_cache_bank[8]: Access = 211072, Miss = 11921, Miss_rate = 0.056, Pending_hits = 1198, Reservation_fails = 12
L2_cache_bank[9]: Access = 210701, Miss = 11790, Miss_rate = 0.056, Pending_hits = 1153, Reservation_fails = 15
L2_cache_bank[10]: Access = 211012, Miss = 11895, Miss_rate = 0.056, Pending_hits = 1172, Reservation_fails = 19
L2_cache_bank[11]: Access = 210803, Miss = 11842, Miss_rate = 0.056, Pending_hits = 1155, Reservation_fails = 19
L2_cache_bank[12]: Access = 211213, Miss = 11994, Miss_rate = 0.057, Pending_hits = 1235, Reservation_fails = 9
L2_cache_bank[13]: Access = 211616, Miss = 12022, Miss_rate = 0.057, Pending_hits = 1170, Reservation_fails = 17
L2_cache_bank[14]: Access = 210687, Miss = 11805, Miss_rate = 0.056, Pending_hits = 1097, Reservation_fails = 11
L2_cache_bank[15]: Access = 211362, Miss = 11894, Miss_rate = 0.056, Pending_hits = 1176, Reservation_fails = 9
L2_cache_bank[16]: Access = 245379, Miss = 11813, Miss_rate = 0.048, Pending_hits = 1450, Reservation_fails = 11
L2_cache_bank[17]: Access = 210474, Miss = 11800, Miss_rate = 0.056, Pending_hits = 1141, Reservation_fails = 12
L2_cache_bank[18]: Access = 209302, Miss = 11821, Miss_rate = 0.056, Pending_hits = 1180, Reservation_fails = 12
L2_cache_bank[19]: Access = 209012, Miss = 11720, Miss_rate = 0.056, Pending_hits = 1129, Reservation_fails = 20
L2_cache_bank[20]: Access = 208811, Miss = 11867, Miss_rate = 0.057, Pending_hits = 1200, Reservation_fails = 18
L2_cache_bank[21]: Access = 209749, Miss = 11763, Miss_rate = 0.056, Pending_hits = 1113, Reservation_fails = 10
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 260615
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 25875
L2_total_cache_reservation_fails = 309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3261788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.38858
	minimum = 6
	maximum = 43
Network latency average = 7.32446
	minimum = 6
	maximum = 29
Slowest packet = 9315211
Flit latency average = 6.9756
	minimum = 6
	maximum = 28
Slowest flit = 16038663
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0330463
	minimum = 0.0289738 (at node 0)
	maximum = 0.0380282 (at node 34)
Accepted packet rate average = 0.0330463
	minimum = 0.0289738 (at node 0)
	maximum = 0.0380282 (at node 34)
Injected flit rate average = 0.0495694
	minimum = 0.0289738 (at node 0)
	maximum = 0.0759557 (at node 34)
Accepted flit rate average= 0.0495694
	minimum = 0.0371227 (at node 44)
	maximum = 0.0628773 (at node 19)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.5056 (21 samples)
	minimum = 6 (21 samples)
	maximum = 435.714 (21 samples)
Network latency average = 21.5189 (21 samples)
	minimum = 6 (21 samples)
	maximum = 333.381 (21 samples)
Flit latency average = 21.9084 (21 samples)
	minimum = 6 (21 samples)
	maximum = 332.81 (21 samples)
Fragmentation average = 0.00811885 (21 samples)
	minimum = 0 (21 samples)
	maximum = 100.048 (21 samples)
Injected packet rate average = 0.0545048 (21 samples)
	minimum = 0.0449587 (21 samples)
	maximum = 0.129208 (21 samples)
Accepted packet rate average = 0.0545048 (21 samples)
	minimum = 0.0449587 (21 samples)
	maximum = 0.129208 (21 samples)
Injected flit rate average = 0.0867369 (21 samples)
	minimum = 0.0558605 (21 samples)
	maximum = 0.184208 (21 samples)
Accepted flit rate average = 0.0867369 (21 samples)
	minimum = 0.0661744 (21 samples)
	maximum = 0.23895 (21 samples)
Injected packet size average = 1.59136 (21 samples)
Accepted packet size average = 1.59136 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 14 sec (4634 sec)
gpgpu_simulation_rate = 28229 (inst/sec)
gpgpu_simulation_rate = 1538 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3177
gpu_sim_insn = 4446804
gpu_ipc =    1399.6865
gpu_tot_sim_cycle = 7353815
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      18.3937
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3904022
gpu_stall_icnt2sh    = 11595220
partiton_reqs_in_parallel = 69894
partiton_reqs_in_parallel_total    = 49117782
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.6887
partiton_reqs_in_parallel_util = 69894
partiton_reqs_in_parallel_util_total    = 49117782
gpu_sim_cycle_parition_util = 3177
gpu_tot_sim_cycle_parition_util    = 2403483
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.4381
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.7772 GB/Sec
L2_BW_total  =      60.2425 GB/Sec
gpu_total_sim_rate=29088

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7144, 6619, 6763, 6902, 7081, 6887, 6658, 7342, 6854, 6820, 6702, 6990, 7211, 7157, 7178, 6818, 6958, 6242, 6556, 6631, 6412, 6190, 6780, 6992, 6572, 7459, 6905, 7190, 6811, 6655, 6495, 6606, 5985, 6142, 5608, 5435, 5715, 5983, 5965, 6199, 6234, 5650, 5944, 5259, 5933, 5552, 6236, 5092, 5771, 6265, 5446, 5434, 5983, 5873, 5545, 6024, 5165, 5499, 5229, 5359, 5702, 4834, 5467, 5908, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 16272200
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16204878
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62436
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24188404	W0_Idle:73562950	W0_Scoreboard:27552491	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1525 
maxdqlatency = 0 
maxmflatency = 175229 
averagemflatency = 385 
max_icnt2mem_latency = 174976 
max_icnt2sh_latency = 7126945 
mrq_lat_table:246623 	6018 	6134 	38458 	30331 	9625 	6878 	8190 	8457 	3123 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3230452 	1338395 	31367 	17371 	13055 	12220 	17995 	8861 	3949 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	441715 	104394 	1653689 	1145063 	517271 	637880 	101134 	8890 	10796 	11106 	11816 	17594 	8659 	3813 	63 	20 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	666791 	954311 	1762599 	117445 	2110 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	84 	529 	93627 	1076233 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1822 	877 	96 	73 	20 	24 	40 	48 	50 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        37        27        23        16        16        16        16        30        31        42        42        48        44        46        48 
dram[1]:        39        52        21        21        16        16        17        16        30        31        43        43        46        47        38        38 
dram[2]:        45        32        33        27        16        16        16        16        30        30        45        45        48        44        43        43 
dram[3]:        41        45        33        24        17        16        16        16        31        30        43        44        42        45        34        47 
dram[4]:        39        46        20        21        16        16        16        16        30        30        43        46        44        47        39        47 
dram[5]:        45        41        33        26        16        16        16        16        30        29        47        45        44        44        45        48 
dram[6]:        44        42        28        22        16        16        17        16        30        30        45        44        43        46        46        43 
dram[7]:        42        41        27        17        16        16        16        16        30        30        37        41        41        45        41        47 
dram[8]:        46        46        23        21        15        15        17        16        32        30        43        44        96        42        45        45 
dram[9]:        45        45        21        18        15        16        16        16        35        33        46        44        46        43        44        43 
dram[10]:        39        44        26        25        17        16        16        16        33        33        45        43        45        44        45        47 
maximum service time to same row:
dram[0]:    201473    162929    369367    329327    215426    174376    208050    217328     92423    336310    247749    305913    231427    223850    286116    311852 
dram[1]:    193187    234931    174055    174059    174375    266241    326046    233197    112221    198207    479374    288303    187510    190591    312404    417582 
dram[2]:    162921    162925    285516    263085    174358    209360    234264    119981    157639    253766    231776    203582    163128    326334    267112    438804 
dram[3]:    206220    256655    186271    255742    239610    174396    222476    250760    192137    185598    348447    332132    248166    300991    415402    177283 
dram[4]:    278803    269613    343800    330253    209366    218971    200730    160587    335012    192075    142640    214442    292080    151727    270344    160005 
dram[5]:    261626    162944    242556    344244    212009    421298    461744    158246    384916    281891    260970    161747    339117    312959    179756    196994 
dram[6]:    162925    252220    174056    204747    218702    174398    334917    231993    245648    271530     87107    169448    146247    340352    211755    209689 
dram[7]:    367474    162935    150432    351049    174355    238524    282225    304424    201358    401517    236822    196713    303631    390933    298574    277140 
dram[8]:    178860    171755    215185    237566    258474    192274    139080    230190    217292    330863    332873    247532    194074    291889    185944    233122 
dram[9]:    253037    162934    125900    174057    174389    305432    178016    152577    337376    377623    112507    315719    161401    280598    275083    217008 
dram[10]:    375551    164576    200530    249271    220127    174366    278645    279924    263538    280788    156150    152356    156365    271903    181467    280056 
average row accesses per activate:
dram[0]:  1.695759  1.722500  1.658537  1.674573  1.740478  1.660473  1.664122  1.665827  1.712693  1.741336  1.774955  1.723706  1.727340  1.768886  1.715884  1.753731 
dram[1]:  1.704853  1.740345  1.685134  1.724611  1.684303  1.673820  1.690203  1.690925  1.807448  1.755478  1.763952  1.769562  1.757647  1.735994  1.756302  1.714799 
dram[2]:  1.699756  1.724710  1.703978  1.672856  1.693755  1.701584  1.718285  1.716135  1.699336  1.719081  1.737821  1.772968  1.778854  1.713241  1.710932  1.704380 
dram[3]:  1.721257  1.699746  1.721771  1.686736  1.672529  1.685201  1.682650  1.670618  1.785527  1.797386  1.738769  1.766816  1.739362  1.770671  1.713766  1.743223 
dram[4]:  1.706869  1.691225  1.731054  1.713249  1.709351  1.674847  1.696678  1.684123  1.777682  1.793291  1.724771  1.780904  1.779043  1.744763  1.742009  1.737717 
dram[5]:  1.711907  1.702881  1.678119  1.740358  1.701964  1.747982  1.672400  1.673350  1.794271  1.762603  1.767182  1.768840  1.766462  1.752809  1.714708  1.777612 
dram[6]:  1.744472  1.709283  1.716846  1.658429  1.644940  1.685185  1.685356  1.676923  1.758270  1.751313  1.768974  1.766667  1.722265  1.770566  1.747979  1.736607 
dram[7]:  1.726809  1.717247  1.658412  1.674868  1.732191  1.721586  1.673970  1.754650  1.751531  1.742475  1.729131  1.737511  1.766377  1.783200  1.743609  1.753612 
dram[8]:  1.697959  1.706711  1.656966  1.669903  1.685315  1.657043  1.706655  1.656557  1.770125  1.747116  1.770364  1.771730  1.976119  1.730798  1.713967  1.748851 
dram[9]:  1.772251  1.736441  1.673450  1.694223  1.703986  1.712803  1.738137  1.681282  1.792672  1.786287  1.684685  1.739677  1.768562  1.784450  1.751138  1.752280 
dram[10]:  1.754669  1.756551  1.699816  1.703007  1.682864  1.719635  1.732430  1.674005  1.814057  1.778374  1.763828  1.766372  1.768582  1.754135  1.734786  1.754359 
average row locality = 363923/210592 = 1.728095
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1501      1491      1389      1378      1440      1471      1439      1454      1404      1436      1390      1434      1619      1631      1574      1619 
dram[1]:      1533      1521      1394      1404      1426      1430      1415      1447      1417      1410      1394      1446      1553      1579      1590      1638 
dram[2]:      1514      1498      1393      1416      1456      1429      1455      1461      1424      1403      1399      1439      1559      1624      1616      1610 
dram[3]:      1521      1462      1436      1432      1461      1446      1429      1433      1442      1387      1466      1401      1597      1574      1616      1602 
dram[4]:      1543      1476      1404      1428      1463      1428      1424      1445      1426      1410      1454      1446      1612      1565      1595      1592 
dram[5]:      1495      1485      1395      1394      1457      1435      1467      1460      1449      1362      1438      1439      1593      1623      1601      1644 
dram[6]:      1540      1539      1444      1419      1413      1410      1478      1510      1454      1432      1484      1482      1569      1618      1612      1612 
dram[7]:      1469      1503      1436      1428      1438      1454      1410      1464      1431      1460      1433      1444      1579      1556      1609      1585 
dram[8]:      1498      1501      1413      1427      1433      1405      1432      1472      1423      1404      1429      1410      1590      1584      1595      1597 
dram[9]:      1490      1479      1373      1322      1460      1458      1466      1457      1409      1420      1445      1390      1568      1607      1610      1587 
dram[10]:      1490      1509      1397      1390      1438      1404      1497      1453      1431      1420      1430      1386      1589      1602      1595      1599 
total reads: 260615
bank skew: 1644/1322 = 1.24
chip skew: 24016/23541 = 1.02
number of total write accesses:
dram[0]:       578       576       447       387       525       495       523       530       593       624       566       631       706       734       727       731 
dram[1]:       610       597       431       481       484       520       500       528       573       593       534       612       688       683       709       749 
dram[2]:       575       582       449       476       524       504       509       528       622       543       563       568       645       718       716       725 
dram[3]:       560       542       470       501       536       524       501       540       606       538       624       569       692       696       737       713 
dram[4]:       594       567       469       460       566       483       517       581       629       568       614       643       731       684       694       707 
dram[5]:       561       584       461       456       536       514       575       543       618       561       619       650       714       717       719       738 
dram[6]:       590       560       472       460       505       501       536       561       619       568       637       638       682       728       767       722 
dram[7]:       560       568       506       478       483       500       500       517       571       624       597       608       659       673       710       721 
dram[8]:       582       559       466       465       495       489       517       549       556       565       614       608      1058       692       712       687 
dram[9]:       541       570       436       379       549       522       512       537       597       586       612       548       671       711       698       719 
dram[10]:       577       569       449       422       536       479       549       524       608       570       579       610       719       731       714       715 
total reads: 103308
bank skew: 1058/379 = 2.79
chip skew: 9614/9188 = 1.05
average mf latency per bank:
dram[0]:       5158      5199      5477      5612      5211      5448      5585      5564      5197      5215      5722      5449      3842      3796      3471      3526
dram[1]:       5031      5062      5606      5392      5475      5413      5641      5524      5363      5318      5864      5472      3795      3759      3608      3485
dram[2]:       5183      5229      5390      5352      5551      5638      5413      5460      5094      5493      5651      5656      3840      3743      3592      3672
dram[3]:       5115      5397      5300      5132      5410      5549      5539      5512      5201      5580      5516      5660      3846      3932      3577      3533
dram[4]:       5003      5303      5453      5399      5503      5592      5568      5371      5279      5413      5590      5335      3905      3942      3741      3670
dram[5]:       5181      5334      5518      5405      5607      5587      5442      5514      5256      5498      5498      5370      3839      3963      3624      3540
dram[6]:       5087      5066      5388      5517      5721      5709      5589      5333      5135      5202      5267      5446      3953      3800      3550      3699
dram[7]:       5154      5219      5255      5363      5756      5684      5574      5532      5376      5058      5615      5571      3935      3949      3853      3818
dram[8]:       5161      5130      5229      5346      5615      5757      5399      5368      5358      5495      5523      5576      6345      3876      3742      3687
dram[9]:       5275      5162      5475      5787      5313      5309      5413      5243      5153      5275      5458      5518      3779      3812      3607      3589
dram[10]:       5093      5099      5384      5541      5311      5495      5222      5375      5133      5341      5551      5506      3802      3825      3523      3525
maximum mf latency per bank:
dram[0]:      52422    131302     54887     55856     52747     95570    155904     92380     54800    107148     55655     96186    108758    134407     52165     52583
dram[1]:     133878     49867     55859     55747     53276     52738    154572    154621     54507     64071     55505     71124     52888     52690     52570     52781
dram[2]:      54822     49778     52112     52351     69927    110943     54086     77147     54642     54744     56553    108756     96782     71259     52757    172137
dram[3]:      56062    117496     52248     52235     64237     84333     54538     54496     67790     64682     98015     56573     58620     60139     52726    175229
dram[4]:     120928    136719    144417     52155    144399     76926     60728     54091     54777     56735    124818     56605     52608     52536     52766    172141
dram[5]:     116619    145430    144459     54850     92430     52579    103336     59288     81998     56759     81543     56702     52499    129767     52563     51415
dram[6]:     133968     49866     61256     77290     52737     77036     95899     60029     56684     52843     56585    157958    164824     52539     51367     70778
dram[7]:      49837     49859     55628     57981    148290     88314     60433     92366     54666     54693     81744     81679     57586     57742    172145     55935
dram[8]:      49883     47728     55705     55757     95554     77064     59296     85857     54660    113109    115428    124817    111155     57746    117115    122139
dram[9]:     133898     54342     96365     55864     87046     51712     60113     56265     54764     54757    118858     55634     57702     57711     52381     64351
dram[10]:      69766     49836     77367     96366     61488     49097     69412     59278     54744     54841     55631     55680     52886    117497     52136     52931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4481038 n_nop=4324666 n_act=19284 n_pre=19268 n_req=33043 n_rd=94680 n_write=23140 bw_util=0.05259
n_activity=634887 dram_eff=0.3712
bk0: 6004a 4408622i bk1: 5964a 4409650i bk2: 5556a 4415154i bk3: 5512a 4414283i bk4: 5760a 4409829i bk5: 5884a 4409090i bk6: 5756a 4408188i bk7: 5816a 4408171i bk8: 5616a 4409311i bk9: 5744a 4407825i bk10: 5560a 4413149i bk11: 5736a 4408730i bk12: 6476a 4401305i bk13: 6524a 4401654i bk14: 6296a 4400832i bk15: 6476a 4399469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338683
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4481038 n_nop=4325709 n_act=19027 n_pre=19011 n_req=32889 n_rd=94388 n_write=22903 bw_util=0.05235
n_activity=631207 dram_eff=0.3716
bk0: 6132a 4407869i bk1: 6084a 4408988i bk2: 5576a 4416227i bk3: 5616a 4412587i bk4: 5704a 4408914i bk5: 5720a 4407463i bk6: 5660a 4411467i bk7: 5788a 4410530i bk8: 5668a 4410515i bk9: 5640a 4409679i bk10: 5576a 4414628i bk11: 5784a 4411074i bk12: 6212a 4403938i bk13: 6316a 4402948i bk14: 6360a 4403360i bk15: 6552a 4399119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.330747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4481038 n_nop=4325062 n_act=19190 n_pre=19174 n_req=32943 n_rd=94784 n_write=22828 bw_util=0.05249
n_activity=632206 dram_eff=0.3721
bk0: 6056a 4408169i bk1: 5992a 4408031i bk2: 5572a 4417607i bk3: 5664a 4412356i bk4: 5824a 4408793i bk5: 5716a 4410562i bk6: 5820a 4410509i bk7: 5844a 4407736i bk8: 5696a 4407764i bk9: 5612a 4412545i bk10: 5596a 4411663i bk11: 5756a 4413985i bk12: 6236a 4406733i bk13: 6496a 4401294i bk14: 6464a 4402083i bk15: 6440a 4400246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328711
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4481038 n_nop=4324948 n_act=19166 n_pre=19150 n_req=33054 n_rd=94820 n_write=22954 bw_util=0.05257
n_activity=633182 dram_eff=0.372
bk0: 6084a 4411030i bk1: 5848a 4410649i bk2: 5744a 4413541i bk3: 5728a 4412909i bk4: 5844a 4407051i bk5: 5784a 4410080i bk6: 5716a 4409220i bk7: 5732a 4407783i bk8: 5768a 4409382i bk9: 5548a 4415031i bk10: 5864a 4411828i bk11: 5604a 4413258i bk12: 6388a 4402025i bk13: 6296a 4403074i bk14: 6464a 4399451i bk15: 6408a 4401399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336032
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4481038 n_nop=4324403 n_act=19193 n_pre=19177 n_req=33218 n_rd=94844 n_write=23421 bw_util=0.05278
n_activity=631197 dram_eff=0.3747
bk0: 6172a 4409025i bk1: 5904a 4412695i bk2: 5616a 4415719i bk3: 5712a 4414378i bk4: 5852a 4407043i bk5: 5712a 4410885i bk6: 5696a 4410722i bk7: 5780a 4407030i bk8: 5704a 4409005i bk9: 5640a 4412224i bk10: 5816a 4410934i bk11: 5784a 4409556i bk12: 6448a 4401790i bk13: 6260a 4403380i bk14: 6380a 4401408i bk15: 6368a 4402773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324303
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4481038 n_nop=4324144 n_act=19211 n_pre=19195 n_req=33303 n_rd=94948 n_write=23540 bw_util=0.05288
n_activity=637962 dram_eff=0.3715
bk0: 5980a 4409933i bk1: 5940a 4410828i bk2: 5580a 4416412i bk3: 5576a 4416769i bk4: 5828a 4408936i bk5: 5740a 4409836i bk6: 5868a 4406338i bk7: 5840a 4408119i bk8: 5796a 4408491i bk9: 5448a 4414427i bk10: 5752a 4410920i bk11: 5756a 4408651i bk12: 6372a 4402843i bk13: 6492a 4401725i bk14: 6404a 4400617i bk15: 6576a 4400198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328633
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4481038 n_nop=4322409 n_act=19485 n_pre=19469 n_req=33562 n_rd=96064 n_write=23611 bw_util=0.05341
n_activity=640551 dram_eff=0.3737
bk0: 6160a 4408813i bk1: 6156a 4407289i bk2: 5776a 4411009i bk3: 5676a 4413966i bk4: 5652a 4410265i bk5: 5640a 4409865i bk6: 5912a 4408257i bk7: 6040a 4406819i bk8: 5816a 4407347i bk9: 5728a 4409503i bk10: 5936a 4405678i bk11: 5928a 4407392i bk12: 6276a 4403519i bk13: 6472a 4401861i bk14: 6448a 4399834i bk15: 6448a 4399259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326117
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4481038 n_nop=4325249 n_act=19060 n_pre=19044 n_req=32974 n_rd=94796 n_write=22889 bw_util=0.05253
n_activity=633434 dram_eff=0.3716
bk0: 5876a 4414364i bk1: 6012a 4412128i bk2: 5744a 4414524i bk3: 5712a 4411601i bk4: 5752a 4412032i bk5: 5816a 4410178i bk6: 5640a 4411637i bk7: 5856a 4408526i bk8: 5724a 4408152i bk9: 5840a 4408296i bk10: 5732a 4411348i bk11: 5776a 4408123i bk12: 6316a 4406746i bk13: 6224a 4406044i bk14: 6436a 4404326i bk15: 6340a 4402482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.320758
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4481038 n_nop=4325042 n_act=19193 n_pre=19177 n_req=33227 n_rd=94452 n_write=23174 bw_util=0.0525
n_activity=638324 dram_eff=0.3685
bk0: 5992a 4410354i bk1: 6004a 4409233i bk2: 5652a 4413270i bk3: 5708a 4413840i bk4: 5732a 4409774i bk5: 5620a 4411101i bk6: 5728a 4412357i bk7: 5888a 4406324i bk8: 5692a 4410340i bk9: 5616a 4411209i bk10: 5716a 4412188i bk11: 5640a 4410991i bk12: 6360a 4401044i bk13: 6336a 4402558i bk14: 6380a 4402186i bk15: 6388a 4403614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323338
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4481038 n_nop=4326642 n_act=18846 n_pre=18830 n_req=32729 n_rd=94164 n_write=22556 bw_util=0.0521
n_activity=626157 dram_eff=0.3728
bk0: 5960a 4411336i bk1: 5916a 4410957i bk2: 5492a 4417666i bk3: 5288a 4420355i bk4: 5840a 4410036i bk5: 5832a 4407990i bk6: 5864a 4408911i bk7: 5828a 4407134i bk8: 5636a 4409370i bk9: 5680a 4411564i bk10: 5780a 4407225i bk11: 5560a 4411243i bk12: 6272a 4405647i bk13: 6428a 4402313i bk14: 6440a 4401315i bk15: 6348a 4400495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332092
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4481038 n_nop=4325641 n_act=18938 n_pre=18922 n_req=32981 n_rd=94520 n_write=23017 bw_util=0.05246
n_activity=631404 dram_eff=0.3723
bk0: 5960a 4410167i bk1: 6036a 4409393i bk2: 5588a 4416647i bk3: 5560a 4413711i bk4: 5752a 4407248i bk5: 5616a 4410354i bk6: 5988a 4406244i bk7: 5812a 4406812i bk8: 5724a 4408596i bk9: 5680a 4411836i bk10: 5720a 4411073i bk11: 5544a 4412479i bk12: 6356a 4401640i bk13: 6408a 4400728i bk14: 6380a 4402262i bk15: 6396a 4400568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.347721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11756, Miss_rate = 0.056, Pending_hits = 1186, Reservation_fails = 11
L2_cache_bank[1]: Access = 211439, Miss = 11914, Miss_rate = 0.056, Pending_hits = 1143, Reservation_fails = 17
L2_cache_bank[2]: Access = 210583, Miss = 11722, Miss_rate = 0.056, Pending_hits = 1189, Reservation_fails = 17
L2_cache_bank[3]: Access = 211052, Miss = 11875, Miss_rate = 0.056, Pending_hits = 1169, Reservation_fails = 16
L2_cache_bank[4]: Access = 210660, Miss = 11816, Miss_rate = 0.056, Pending_hits = 1162, Reservation_fails = 10
L2_cache_bank[5]: Access = 211508, Miss = 11880, Miss_rate = 0.056, Pending_hits = 1131, Reservation_fails = 16
L2_cache_bank[6]: Access = 211812, Miss = 11968, Miss_rate = 0.057, Pending_hits = 1209, Reservation_fails = 14
L2_cache_bank[7]: Access = 210419, Miss = 11737, Miss_rate = 0.056, Pending_hits = 1117, Reservation_fails = 14
L2_cache_bank[8]: Access = 211444, Miss = 11921, Miss_rate = 0.056, Pending_hits = 1198, Reservation_fails = 12
L2_cache_bank[9]: Access = 211073, Miss = 11790, Miss_rate = 0.056, Pending_hits = 1153, Reservation_fails = 15
L2_cache_bank[10]: Access = 211384, Miss = 11895, Miss_rate = 0.056, Pending_hits = 1172, Reservation_fails = 19
L2_cache_bank[11]: Access = 211175, Miss = 11842, Miss_rate = 0.056, Pending_hits = 1155, Reservation_fails = 19
L2_cache_bank[12]: Access = 211585, Miss = 11994, Miss_rate = 0.057, Pending_hits = 1235, Reservation_fails = 9
L2_cache_bank[13]: Access = 211988, Miss = 12022, Miss_rate = 0.057, Pending_hits = 1170, Reservation_fails = 17
L2_cache_bank[14]: Access = 211059, Miss = 11805, Miss_rate = 0.056, Pending_hits = 1097, Reservation_fails = 11
L2_cache_bank[15]: Access = 211734, Miss = 11894, Miss_rate = 0.056, Pending_hits = 1176, Reservation_fails = 9
L2_cache_bank[16]: Access = 245750, Miss = 11813, Miss_rate = 0.048, Pending_hits = 1450, Reservation_fails = 11
L2_cache_bank[17]: Access = 210842, Miss = 11800, Miss_rate = 0.056, Pending_hits = 1141, Reservation_fails = 12
L2_cache_bank[18]: Access = 209670, Miss = 11821, Miss_rate = 0.056, Pending_hits = 1180, Reservation_fails = 12
L2_cache_bank[19]: Access = 209380, Miss = 11720, Miss_rate = 0.056, Pending_hits = 1129, Reservation_fails = 20
L2_cache_bank[20]: Access = 209183, Miss = 11867, Miss_rate = 0.057, Pending_hits = 1200, Reservation_fails = 18
L2_cache_bank[21]: Access = 210121, Miss = 11763, Miss_rate = 0.056, Pending_hits = 1113, Reservation_fails = 10
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 260615
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 25875
L2_total_cache_reservation_fails = 309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3269959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.74654
	minimum = 6
	maximum = 52
Network latency average = 8.63022
	minimum = 6
	maximum = 39
Slowest packet = 9338318
Flit latency average = 8.47795
	minimum = 6
	maximum = 38
Slowest flit = 16076706
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0514547
	minimum = 0.0453401 (at node 0)
	maximum = 0.0585642 (at node 28)
Accepted packet rate average = 0.0514547
	minimum = 0.0453401 (at node 0)
	maximum = 0.0585642 (at node 28)
Injected flit rate average = 0.077182
	minimum = 0.0453401 (at node 0)
	maximum = 0.117128 (at node 28)
Accepted flit rate average= 0.077182
	minimum = 0.0579345 (at node 45)
	maximum = 0.0957179 (at node 6)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.2893 (22 samples)
	minimum = 6 (22 samples)
	maximum = 418.273 (22 samples)
Network latency average = 20.933 (22 samples)
	minimum = 6 (22 samples)
	maximum = 320 (22 samples)
Flit latency average = 21.2979 (22 samples)
	minimum = 6 (22 samples)
	maximum = 319.409 (22 samples)
Fragmentation average = 0.00774981 (22 samples)
	minimum = 0 (22 samples)
	maximum = 95.5 (22 samples)
Injected packet rate average = 0.0543661 (22 samples)
	minimum = 0.044976 (22 samples)
	maximum = 0.125997 (22 samples)
Accepted packet rate average = 0.0543661 (22 samples)
	minimum = 0.044976 (22 samples)
	maximum = 0.125997 (22 samples)
Injected flit rate average = 0.0863026 (22 samples)
	minimum = 0.0553823 (22 samples)
	maximum = 0.181159 (22 samples)
Accepted flit rate average = 0.0863026 (22 samples)
	minimum = 0.0657998 (22 samples)
	maximum = 0.232439 (22 samples)
Injected packet size average = 1.58743 (22 samples)
Accepted packet size average = 1.58743 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 30 sec (4650 sec)
gpgpu_simulation_rate = 29088 (inst/sec)
gpgpu_simulation_rate = 1581 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 163991 Tlb_hit: 158785 Tlb_miss: 5206 Tlb_hit_rate: 0.968254
Shader1: Tlb_access: 168125 Tlb_hit: 163114 Tlb_miss: 5011 Tlb_hit_rate: 0.970195
Shader2: Tlb_access: 164417 Tlb_hit: 159503 Tlb_miss: 4914 Tlb_hit_rate: 0.970113
Shader3: Tlb_access: 164927 Tlb_hit: 160095 Tlb_miss: 4832 Tlb_hit_rate: 0.970702
Shader4: Tlb_access: 166981 Tlb_hit: 162129 Tlb_miss: 4852 Tlb_hit_rate: 0.970943
Shader5: Tlb_access: 166470 Tlb_hit: 161262 Tlb_miss: 5208 Tlb_hit_rate: 0.968715
Shader6: Tlb_access: 163649 Tlb_hit: 158612 Tlb_miss: 5037 Tlb_hit_rate: 0.969221
Shader7: Tlb_access: 163323 Tlb_hit: 158280 Tlb_miss: 5043 Tlb_hit_rate: 0.969123
Shader8: Tlb_access: 166190 Tlb_hit: 161232 Tlb_miss: 4958 Tlb_hit_rate: 0.970167
Shader9: Tlb_access: 166555 Tlb_hit: 161421 Tlb_miss: 5134 Tlb_hit_rate: 0.969175
Shader10: Tlb_access: 162414 Tlb_hit: 157371 Tlb_miss: 5043 Tlb_hit_rate: 0.968950
Shader11: Tlb_access: 166199 Tlb_hit: 161427 Tlb_miss: 4772 Tlb_hit_rate: 0.971287
Shader12: Tlb_access: 164163 Tlb_hit: 159332 Tlb_miss: 4831 Tlb_hit_rate: 0.970572
Shader13: Tlb_access: 165366 Tlb_hit: 159844 Tlb_miss: 5522 Tlb_hit_rate: 0.966607
Shader14: Tlb_access: 168406 Tlb_hit: 163503 Tlb_miss: 4903 Tlb_hit_rate: 0.970886
Shader15: Tlb_access: 167164 Tlb_hit: 162126 Tlb_miss: 5038 Tlb_hit_rate: 0.969862
Shader16: Tlb_access: 161893 Tlb_hit: 156612 Tlb_miss: 5281 Tlb_hit_rate: 0.967380
Shader17: Tlb_access: 164831 Tlb_hit: 159887 Tlb_miss: 4944 Tlb_hit_rate: 0.970006
Shader18: Tlb_access: 172006 Tlb_hit: 167024 Tlb_miss: 4982 Tlb_hit_rate: 0.971036
Shader19: Tlb_access: 164805 Tlb_hit: 159732 Tlb_miss: 5073 Tlb_hit_rate: 0.969218
Shader20: Tlb_access: 163073 Tlb_hit: 157883 Tlb_miss: 5190 Tlb_hit_rate: 0.968174
Shader21: Tlb_access: 167213 Tlb_hit: 162126 Tlb_miss: 5087 Tlb_hit_rate: 0.969578
Shader22: Tlb_access: 166388 Tlb_hit: 161341 Tlb_miss: 5047 Tlb_hit_rate: 0.969667
Shader23: Tlb_access: 166768 Tlb_hit: 161809 Tlb_miss: 4959 Tlb_hit_rate: 0.970264
Shader24: Tlb_access: 162341 Tlb_hit: 157579 Tlb_miss: 4762 Tlb_hit_rate: 0.970667
Shader25: Tlb_access: 165779 Tlb_hit: 160853 Tlb_miss: 4926 Tlb_hit_rate: 0.970286
Shader26: Tlb_access: 166369 Tlb_hit: 161494 Tlb_miss: 4875 Tlb_hit_rate: 0.970698
Shader27: Tlb_access: 169365 Tlb_hit: 164305 Tlb_miss: 5060 Tlb_hit_rate: 0.970124
Tlb_tot_access: 4639171 Tlb_tot_hit: 4498681, Tlb_tot_miss: 140490, Tlb_tot_hit_rate: 0.969717
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 919 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader1: Tlb_validate: 902 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader2: Tlb_validate: 901 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader3: Tlb_validate: 903 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader4: Tlb_validate: 892 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader5: Tlb_validate: 911 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader6: Tlb_validate: 889 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader7: Tlb_validate: 902 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader8: Tlb_validate: 896 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader9: Tlb_validate: 904 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader10: Tlb_validate: 909 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader11: Tlb_validate: 882 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader12: Tlb_validate: 884 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader13: Tlb_validate: 904 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader14: Tlb_validate: 894 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader15: Tlb_validate: 921 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader16: Tlb_validate: 889 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader17: Tlb_validate: 901 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader18: Tlb_validate: 903 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader19: Tlb_validate: 901 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader20: Tlb_validate: 900 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader21: Tlb_validate: 900 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader22: Tlb_validate: 895 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader23: Tlb_validate: 899 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader24: Tlb_validate: 886 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader25: Tlb_validate: 888 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader26: Tlb_validate: 894 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader27: Tlb_validate: 920 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Tlb_tot_valiate: 25189 Tlb_invalidate: 12540, Tlb_tot_evict: 0, Tlb_tot_evict page: 12540
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:5206 Page_hit: 4920 Page_miss: 286 Page_hit_rate: 0.945063
Shader1: Page_table_access:5011 Page_hit: 4757 Page_miss: 254 Page_hit_rate: 0.949311
Shader2: Page_table_access:4914 Page_hit: 4696 Page_miss: 218 Page_hit_rate: 0.955637
Shader3: Page_table_access:4832 Page_hit: 4644 Page_miss: 188 Page_hit_rate: 0.961093
Shader4: Page_table_access:4852 Page_hit: 4624 Page_miss: 228 Page_hit_rate: 0.953009
Shader5: Page_table_access:5208 Page_hit: 4930 Page_miss: 278 Page_hit_rate: 0.946621
Shader6: Page_table_access:5037 Page_hit: 4744 Page_miss: 293 Page_hit_rate: 0.941830
Shader7: Page_table_access:5043 Page_hit: 4766 Page_miss: 277 Page_hit_rate: 0.945072
Shader8: Page_table_access:4958 Page_hit: 4692 Page_miss: 266 Page_hit_rate: 0.946349
Shader9: Page_table_access:5134 Page_hit: 4891 Page_miss: 243 Page_hit_rate: 0.952668
Shader10: Page_table_access:5043 Page_hit: 4759 Page_miss: 284 Page_hit_rate: 0.943684
Shader11: Page_table_access:4772 Page_hit: 4490 Page_miss: 282 Page_hit_rate: 0.940905
Shader12: Page_table_access:4831 Page_hit: 4571 Page_miss: 260 Page_hit_rate: 0.946181
Shader13: Page_table_access:5522 Page_hit: 5245 Page_miss: 277 Page_hit_rate: 0.949837
Shader14: Page_table_access:4903 Page_hit: 4654 Page_miss: 249 Page_hit_rate: 0.949215
Shader15: Page_table_access:5038 Page_hit: 4748 Page_miss: 290 Page_hit_rate: 0.942437
Shader16: Page_table_access:5281 Page_hit: 5007 Page_miss: 274 Page_hit_rate: 0.948116
Shader17: Page_table_access:4944 Page_hit: 4646 Page_miss: 298 Page_hit_rate: 0.939725
Shader18: Page_table_access:4982 Page_hit: 4740 Page_miss: 242 Page_hit_rate: 0.951425
Shader19: Page_table_access:5073 Page_hit: 4744 Page_miss: 329 Page_hit_rate: 0.935147
Shader20: Page_table_access:5190 Page_hit: 4938 Page_miss: 252 Page_hit_rate: 0.951445
Shader21: Page_table_access:5087 Page_hit: 4786 Page_miss: 301 Page_hit_rate: 0.940830
Shader22: Page_table_access:5047 Page_hit: 4747 Page_miss: 300 Page_hit_rate: 0.940559
Shader23: Page_table_access:4959 Page_hit: 4657 Page_miss: 302 Page_hit_rate: 0.939101
Shader24: Page_table_access:4762 Page_hit: 4466 Page_miss: 296 Page_hit_rate: 0.937841
Shader25: Page_table_access:4926 Page_hit: 4636 Page_miss: 290 Page_hit_rate: 0.941129
Shader26: Page_table_access:4875 Page_hit: 4578 Page_miss: 297 Page_hit_rate: 0.939077
Shader27: Page_table_access:5060 Page_hit: 4767 Page_miss: 293 Page_hit_rate: 0.942095
Page_table_tot_access: 140490 Page_tot_hit: 132843, Page_tot_miss 7647, Page_tot_hit_rate: 0.945569 Page_tot_fault: 162 Page_tot_pending: 7485
Total_memory_access_page_fault: 162, Average_latency: 2037718.000000
========================================Page thrashing statistics==============================
Page_validate: 2496 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.545468
[0-25]: 0.035546, [26-50]: 0.176173, [51-75]: 0.788281, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   399297 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(117.900742)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   341874 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   341874----T:   347835 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   347835----T:   352054 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   352054----T:   360294 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   360294----T:   362899 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   363191----T:   365796 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   365796----T:   368401 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   368401----T:   376181 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   376775----T:   379575 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   379575----T:   387355 	 St: c0222000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   387934----T:   390734 	 St: c0230000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   390734----T:   398514 	 St: c0232000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   621447----T:   635997 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(9.824443)
F:   623855----T:   626655 	 St: c0260000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   626655----T:   634435 	 St: c0262000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   635997----T:   638532 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638533----T:   641068 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863219----T:  1115035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(170.031067)
F:   863855----T:   866941 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866941----T:   874263 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874263----T:   882043 	 St: c0060000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   882043----T:   884843 	 St: c006e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   884843----T:   889917 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889917----T:   894991 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894991----T:   897596 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897596----T:   905836 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905836----T:   910910 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910910----T:   915984 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915984----T:   921058 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   921058----T:   926132 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   926132----T:   930773 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   930773----T:   936288 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   936288----T:   943610 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   943610----T:   946696 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   946696----T:   951770 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   951770----T:   956844 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   956844----T:   961485 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   961485----T:   967000 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   967000----T:   971219 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   971219----T:   977180 	 St: c08d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   977180----T:   982254 	 St: c0920000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   982254----T:   987328 	 St: c0928000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   987328----T:   994650 	 St: c02a0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   994650----T:   997736 	 St: c02ad000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   997736----T:  1000822 	 St: c08e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1000822----T:  1008144 	 St: c08e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1008144----T:  1016384 	 St: c0980000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1016384----T:  1018989 	 St: c098f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1018989----T:  1021789 	 St: c0940000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1021789----T:  1029569 	 St: c0942000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1029569----T:  1032369 	 St: c0970000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1032369----T:  1040149 	 St: c0972000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1040149----T:  1044790 	 St: c0900000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1044790----T:  1050305 	 St: c0907000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1050305----T:  1057627 	 St: c0960000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1057627----T:  1060713 	 St: c096d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1061673----T:  1064759 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1064759----T:  1072081 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1072081----T:  1078042 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1078042----T:  1082261 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1082261----T:  1085061 	 St: c0950000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1085061----T:  1092841 	 St: c0952000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1094011----T:  1097441 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1097441----T:  1104306 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1104306----T:  1111628 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1111628----T:  1114714 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1337185----T:  1340659 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.345712)
F:  1340659----T:  1343194 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1343195----T:  1345730 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1567881----T:  2013787 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(301.084412)
F:  1568552----T:  1574964 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1574964----T:  1578776 	 St: c002b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1578776----T:  1582588 	 St: c0040000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1582588----T:  1589000 	 St: c0045000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1589000----T:  1595412 	 St: c0030000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1595412----T:  1599224 	 St: c003b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1599224----T:  1604298 	 St: c02e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1604298----T:  1609372 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1609372----T:  1615333 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1615333----T:  1619552 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1619552----T:  1622352 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1622352----T:  1630132 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1630132----T:  1638834 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1638834----T:  1641634 	 St: c0370000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1641634----T:  1649414 	 St: c0372000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1649956----T:  1657278 	 St: c0080000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1657278----T:  1660364 	 St: c008d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1660364----T:  1667229 	 St: c00c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1667229----T:  1670659 	 St: c00cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1670659----T:  1678899 	 St: c00a0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1678899----T:  1681504 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1681504----T:  1688369 	 St: c00e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1688369----T:  1691799 	 St: c00ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1691799----T:  1694885 	 St: c00d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1694885----T:  1702207 	 St: c00d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1702207----T:  1705637 	 St: c0100000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1705637----T:  1712502 	 St: c0104000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1712502----T:  1717143 	 St: c0460000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1717143----T:  1722658 	 St: c0467000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1722658----T:  1726088 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1726088----T:  1732953 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1732953----T:  1740275 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1740275----T:  1743361 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1743361----T:  1747173 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1747173----T:  1753585 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1753585----T:  1759546 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1759546----T:  1763765 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1763765----T:  1770630 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1770630----T:  1774060 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1774724----T:  1781136 	 St: c0110000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1781136----T:  1784948 	 St: c011b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1784948----T:  1788378 	 St: c0120000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1788378----T:  1795243 	 St: c0124000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1795243----T:  1797848 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1797848----T:  1806088 	 St: c0171000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1806088----T:  1811603 	 St: c0150000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1811603----T:  1816244 	 St: c0159000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1816244----T:  1821759 	 St: c0160000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1821759----T:  1826400 	 St: c0169000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1826400----T:  1829200 	 St: c0180000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1829200----T:  1836980 	 St: c0182000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1836980----T:  1845682 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1845682----T:  1853004 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1853004----T:  1856090 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1856090----T:  1859520 	 St: c0710000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1859520----T:  1866385 	 St: c0714000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1866385----T:  1872346 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1872346----T:  1876565 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1876565----T:  1882080 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1882080----T:  1891707 	 St: c06e9000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1891707----T:  1895519 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1895519----T:  1900160 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1900160----T:  1905675 	 St: c0747000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1906147----T:  1913012 	 St: c01a0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1913012----T:  1916442 	 St: c01ac000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1916442----T:  1924222 	 St: c0190000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1924222----T:  1927022 	 St: c019e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1927022----T:  1929627 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1929627----T:  1937867 	 St: c01c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1937867----T:  1945647 	 St: c01e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1945647----T:  1948447 	 St: c01ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1948447----T:  1954859 	 St: c01f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1954859----T:  1958671 	 St: c01fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1958671----T:  1962101 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1962101----T:  1968966 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1968966----T:  1974927 	 St: c0790000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1974927----T:  1979146 	 St: c079a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1979146----T:  1982232 	 St: c0800000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1982232----T:  1989554 	 St: c0803000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1989554----T:  1994628 	 St: c0880000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1994628----T:  1999702 	 St: c0888000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1999702----T:  2007942 	 St: c08a0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2007942----T:  2010547 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2235937----T:  2239588 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.465226)
F:  2239588----T:  2242123 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2242124----T:  2244659 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2466810----T:  3108824 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(433.500336)
F:  2467585----T:  2470190 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2470190----T:  2478430 	 St: c0051000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2478430----T:  2487132 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2487132----T:  2493997 	 St: c0330000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2493997----T:  2497427 	 St: c033c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2497427----T:  2504749 	 St: c0310000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2504749----T:  2507835 	 St: c031d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2507835----T:  2510635 	 St: c0320000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2510635----T:  2518415 	 St: c0322000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2518415----T:  2522634 	 St: c0350000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2522634----T:  2528595 	 St: c0356000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2528595----T:  2535460 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2535460----T:  2538890 	 St: c030c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2538890----T:  2541690 	 St: c0360000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2541690----T:  2549470 	 St: c0362000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2549470----T:  2552075 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552075----T:  2560315 	 St: c03a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2560315----T:  2563745 	 St: c0090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2563745----T:  2570610 	 St: c0094000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2570610----T:  2578850 	 St: c03f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2578850----T:  2581455 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2581455----T:  2584541 	 St: c0390000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2584541----T:  2591863 	 St: c0393000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2591863----T:  2597824 	 St: c0430000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2597824----T:  2602043 	 St: c043a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2602043----T:  2604843 	 St: c0440000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2604843----T:  2612623 	 St: c0442000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2612623----T:  2616435 	 St: c0450000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2616435----T:  2622847 	 St: c0455000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2622847----T:  2626277 	 St: c03b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2626277----T:  2633142 	 St: c03b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2633142----T:  2636572 	 St: c03c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2636572----T:  2643437 	 St: c03c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2643437----T:  2650759 	 St: c03d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2650759----T:  2653845 	 St: c03dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2653845----T:  2660710 	 St: c0470000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2660710----T:  2664140 	 St: c047c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2664829----T:  2671241 	 St: c00b0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2671241----T:  2675053 	 St: c00bb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2675053----T:  2683755 	 St: c0490000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2683755----T:  2687974 	 St: c04a0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2687974----T:  2693935 	 St: c04a6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2693935----T:  2701257 	 St: c04b0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2701257----T:  2704343 	 St: c04bd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2704343----T:  2707143 	 St: c0480000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2707143----T:  2714923 	 St: c0482000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2714923----T:  2718353 	 St: c0500000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2718353----T:  2725218 	 St: c0504000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2725218----T:  2729437 	 St: c0560000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2729437----T:  2735398 	 St: c0566000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2735398----T:  2742263 	 St: c05b0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2742263----T:  2745693 	 St: c05bc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2745693----T:  2753473 	 St: c0550000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2753473----T:  2756273 	 St: c055e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2756273----T:  2761347 	 St: c0570000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2761347----T:  2766421 	 St: c0578000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2766421----T:  2774201 	 St: c05d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2774201----T:  2777001 	 St: c05de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2777001----T:  2782962 	 St: c05f0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2782962----T:  2787181 	 St: c05fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2787181----T:  2789981 	 St: c0610000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2789981----T:  2797761 	 St: c0612000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2797761----T:  2801191 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2801191----T:  2805832 	 St: c04d4000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2805832----T:  2816854 	 St: c04db000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  2817402----T:  2821214 	 St: c0130000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2821214----T:  2827626 	 St: c0135000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2827626----T:  2830712 	 St: c0140000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2830712----T:  2838034 	 St: c0143000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2838034----T:  2842253 	 St: c0630000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2842253----T:  2848214 	 St: c0636000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2848214----T:  2852026 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2852026----T:  2858438 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2858438----T:  2861524 	 St: c0730000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2861524----T:  2868846 	 St: c0733000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2868846----T:  2875258 	 St: c0700000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2875258----T:  2879070 	 St: c070b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2879070----T:  2886850 	 St: c0720000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2886850----T:  2889650 	 St: c072e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2889650----T:  2895165 	 St: c0760000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2895165----T:  2899806 	 St: c0769000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2899806----T:  2904025 	 St: c0770000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2904025----T:  2909986 	 St: c0776000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2909986----T:  2917766 	 St: c0650000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2917766----T:  2920566 	 St: c065e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2920566----T:  2923366 	 St: c0660000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2923366----T:  2931146 	 St: c0662000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2931146----T:  2934958 	 St: c0670000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2934958----T:  2940919 	 St: c0675000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2940919----T:  2943524 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2943524----T:  2946324 	 St: c0680000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2946324----T:  2949754 	 St: c0682000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2949754----T:  2955715 	 St: c0686000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2955715----T:  2960356 	 St: c0690000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2960356----T:  2969520 	 St: c0697000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  2969520----T:  2974594 	 St: c06a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2975292----T:  2983072 	 St: c01d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2983072----T:  2985872 	 St: c01de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2985872----T:  2988958 	 St: c0820000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2988958----T:  2996280 	 St: c0823000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2996280----T:  3004060 	 St: c07a0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3004060----T:  3006860 	 St: c07ae000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3006860----T:  3009660 	 St: c07e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3009660----T:  3017440 	 St: c07e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3017440----T:  3025680 	 St: c0780000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3025680----T:  3028285 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3028285----T:  3036987 	 St: c07b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3036987----T:  3039592 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3039592----T:  3047832 	 St: c0831000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3047832----T:  3052906 	 St: c0860000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3052906----T:  3057980 	 St: c0868000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3057980----T:  3062621 	 St: c0870000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3062621----T:  3068136 	 St: c0877000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3068136----T:  3073651 	 St: c0890000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3073651----T:  3078292 	 St: c0899000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3078292----T:  3082933 	 St: c08b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3082933----T:  3088448 	 St: c08b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3088448----T:  3094409 	 St: c0840000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3094409----T:  3100370 	 St: c084a000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3100370----T:  3104182 	 St: c0854000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3104182----T:  3108823 	 St: c0859000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3330974----T:  3334786 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.573936)
F:  3334786----T:  3337321 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3337322----T:  3339857 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3562008----T:  3682930 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(81.648888)
F:  3569623----T:  3572709 	 St: c04f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3572709----T:  3580031 	 St: c04f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3580031----T:  3582636 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3582636----T:  3590876 	 St: c0511000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3590876----T:  3594306 	 St: c0540000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3594306----T:  3601171 	 St: c0544000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3602275----T:  3606087 	 St: c05a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3606087----T:  3612499 	 St: c05a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3612499----T:  3618911 	 St: c05e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3618911----T:  3622723 	 St: c05eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3622723----T:  3625809 	 St: c0640000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3625809----T:  3633131 	 St: c0643000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3633131----T:  3641833 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3642992----T:  3647211 	 St: c0750000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3647211----T:  3653172 	 St: c0756000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3653172----T:  3656984 	 St: c07f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3656984----T:  3663396 	 St: c07f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3663396----T:  3666482 	 St: c0810000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3666482----T:  3673804 	 St: c0813000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3905080----T:  3912808 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.218096)
F:  3912808----T:  3915343 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3915344----T:  3917879 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4140030----T:  4179342 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.544228)
F:  4401492----T:  4416234 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.954085)
F:  4416234----T:  4418769 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4418770----T:  4421305 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4643456----T:  4770407 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(85.719788)
F:  4992557----T:  5007739 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.251182)
F:  5007739----T:  5010274 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5010275----T:  5012810 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5234961----T:  5539223 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(205.443619)
F:  5761373----T:  5776473 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.195813)
F:  5776473----T:  5779008 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5779009----T:  5781544 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6003695----T:  6191275 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(126.657661)
F:  6413425----T:  6423719 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.950709)
F:  6423719----T:  6426254 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6426255----T:  6428790 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6650941----T:  6670903 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(13.478730)
F:  6893053----T:  6896295 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.189061)
F:  6896295----T:  6898830 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6898831----T:  6901366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7123517----T:  7128488 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(3.356516)
F:  7350638----T:  7353815 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.145172)
F:  7353815----T:  7356350 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7356351----T:  7358956 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7356351----T:  7364591 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7367196----T:  7369801 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7367196----T:  7375436 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7378041----T:  7380646 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7378041----T:  7393736 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7396341----T:  7398946 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7396341----T:  7427064 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7429669----T:  7432274 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7429669----T:  7490505 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7493110----T:  7495715 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7493110----T:  7584071 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2413259(cycle), 1629.479370(us)
Tot_kernel_exec_time_and_fault_time: 13209749(cycle), 8919.479492(us)
Tot_memcpy_h2d_time: 1640172(cycle), 1107.476074(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 1668057(cycle), 1126.304565(us)
Tot_devicesync_time: 230325(cycle), 155.519913(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 258210(cycle), 174.348419(us)
GPGPU-Sim: *** exit detected ***
