
LM35.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000262e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  0000262e  000026c2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000a  00800068  00800068  000026ca  2**0
                  ALLOC
  3 .stab         000021cc  00000000  00000000  000026cc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000f80  00000000  00000000  00004898  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00005818  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00005958  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00005ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007711  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000085fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000093ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000950c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009799  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009f67  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 a7 07 	jmp	0xf4e	; 0xf4e <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	a2 37       	cpi	r26, 0x72	; 114
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	ee e2       	ldi	r30, 0x2E	; 46
      78:	f6 e2       	ldi	r31, 0x26	; 38
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 4f 12 	call	0x249e	; 0x249e <main>
      8a:	0c 94 15 13 	jmp	0x262a	; 0x262a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 de 12 	jmp	0x25bc	; 0x25bc <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 fa 12 	jmp	0x25f4	; 0x25f4 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 ea 12 	jmp	0x25d4	; 0x25d4 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 06 13 	jmp	0x260c	; 0x260c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 ea 12 	jmp	0x25d4	; 0x25d4 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 06 13 	jmp	0x260c	; 0x260c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 de 12 	jmp	0x25bc	; 0x25bc <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 fa 12 	jmp	0x25f4	; 0x25f4 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 ea 12 	jmp	0x25d4	; 0x25d4 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 06 13 	jmp	0x260c	; 0x260c <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 ea 12 	jmp	0x25d4	; 0x25d4 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 06 13 	jmp	0x260c	; 0x260c <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 ea 12 	jmp	0x25d4	; 0x25d4 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 06 13 	jmp	0x260c	; 0x260c <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 ee 12 	jmp	0x25dc	; 0x25dc <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 0a 13 	jmp	0x2614	; 0x2614 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <ADC_voidInit>:
static u8 ADC_u8State= IDLE ;

//=====================================================================================================================

void ADC_voidInit(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	#if ADC_VREF == AREF
		CLR_BIT(ADMUX , ADMUX_REFS0) ;
		CLR_BIT(ADMUX , ADMUX_REFS1) ;

	#elif ADC_VREF == AVCC
		SET_BIT(ADMUX , ADMUX_REFS0) ;
     b4e:	a7 e2       	ldi	r26, 0x27	; 39
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e7 e2       	ldi	r30, 0x27	; 39
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	80 64       	ori	r24, 0x40	; 64
     b5a:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , ADMUX_REFS1) ;
     b5c:	a7 e2       	ldi	r26, 0x27	; 39
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	e7 e2       	ldi	r30, 0x27	; 39
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	8f 77       	andi	r24, 0x7F	; 127
     b68:	8c 93       	st	X, r24
	#endif


	/*Set Left Adjust Result*/
	#if ADC_ADJUSTMENT == RIGHT_ADJUSTMENT
			CLR_BIT(ADMUX , ADMUX_ADLAR) ;
     b6a:	a7 e2       	ldi	r26, 0x27	; 39
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e7 e2       	ldi	r30, 0x27	; 39
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	8f 7d       	andi	r24, 0xDF	; 223
     b76:	8c 93       	st	X, r24
		#error "Wrong ADC_ADJUSTMENT config"

	#endif

	/*Set Prescaler Value*/
	ADSAR &= ADC_PRE_MASK ;
     b78:	a6 e2       	ldi	r26, 0x26	; 38
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	e6 e2       	ldi	r30, 0x26	; 38
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	88 7f       	andi	r24, 0xF8	; 248
     b84:	8c 93       	st	X, r24
	ADSAR |= ADC_PRESCALLER ;
     b86:	a6 e2       	ldi	r26, 0x26	; 38
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	e6 e2       	ldi	r30, 0x26	; 38
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	87 60       	ori	r24, 0x07	; 7
     b92:	8c 93       	st	X, r24

	/*Enable ADC Peripheral*/
	#if ADC_STATUS == ADC_DISABLE
		CLR_BIT(ADSAR , ADSAR_ADEN) ;
	#elif ADC_STATUS == ADC_ENABLE
		SET_BIT(ADSAR , ADSAR_ADEN) ;
     b94:	a6 e2       	ldi	r26, 0x26	; 38
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	e6 e2       	ldi	r30, 0x26	; 38
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	80 68       	ori	r24, 0x80	; 128
     ba0:	8c 93       	st	X, r24

	/*Enable ADC Interrupt*/
	#if INT_STATUS == INT_DISABLE
		CLR_BIT(ADSAR , ADSAR_ADIE) ;
	#elif INT_STATUS == INT_ENABLE
		SET_BIT(ADSAR , ADSAR_ADIE) ;
     ba2:	a6 e2       	ldi	r26, 0x26	; 38
     ba4:	b0 e0       	ldi	r27, 0x00	; 0
     ba6:	e6 e2       	ldi	r30, 0x26	; 38
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	80 81       	ld	r24, Z
     bac:	88 60       	ori	r24, 0x08	; 8
     bae:	8c 93       	st	X, r24
	#else
	#error "Wrong INT_STATUS config"
	#endif

}
     bb0:	cf 91       	pop	r28
     bb2:	df 91       	pop	r29
     bb4:	08 95       	ret

00000bb6 <ADC_voidEnable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void ADC_voidEnable (void)
{
     bb6:	df 93       	push	r29
     bb8:	cf 93       	push	r28
     bba:	cd b7       	in	r28, 0x3d	; 61
     bbc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADSAR , ADSAR_ADEN) ;
     bbe:	a6 e2       	ldi	r26, 0x26	; 38
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e6 e2       	ldi	r30, 0x26	; 38
     bc4:	f0 e0       	ldi	r31, 0x00	; 0
     bc6:	80 81       	ld	r24, Z
     bc8:	80 68       	ori	r24, 0x80	; 128
     bca:	8c 93       	st	X, r24
}
     bcc:	cf 91       	pop	r28
     bce:	df 91       	pop	r29
     bd0:	08 95       	ret

00000bd2 <ADC_voidDisable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void ADC_voidDisable (void)
{
     bd2:	df 93       	push	r29
     bd4:	cf 93       	push	r28
     bd6:	cd b7       	in	r28, 0x3d	; 61
     bd8:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADSAR , ADSAR_ADEN) ;
     bda:	a6 e2       	ldi	r26, 0x26	; 38
     bdc:	b0 e0       	ldi	r27, 0x00	; 0
     bde:	e6 e2       	ldi	r30, 0x26	; 38
     be0:	f0 e0       	ldi	r31, 0x00	; 0
     be2:	80 81       	ld	r24, Z
     be4:	8f 77       	andi	r24, 0x7F	; 127
     be6:	8c 93       	st	X, r24
}
     be8:	cf 91       	pop	r28
     bea:	df 91       	pop	r29
     bec:	08 95       	ret

00000bee <ADC_voidInterruptEnable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void ADC_voidInterruptEnable (void)
{
     bee:	df 93       	push	r29
     bf0:	cf 93       	push	r28
     bf2:	cd b7       	in	r28, 0x3d	; 61
     bf4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADSAR , ADSAR_ADIE) ;
     bf6:	a6 e2       	ldi	r26, 0x26	; 38
     bf8:	b0 e0       	ldi	r27, 0x00	; 0
     bfa:	e6 e2       	ldi	r30, 0x26	; 38
     bfc:	f0 e0       	ldi	r31, 0x00	; 0
     bfe:	80 81       	ld	r24, Z
     c00:	88 60       	ori	r24, 0x08	; 8
     c02:	8c 93       	st	X, r24
}
     c04:	cf 91       	pop	r28
     c06:	df 91       	pop	r29
     c08:	08 95       	ret

00000c0a <ADC_voidInterruptDisable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void ADC_voidInterruptDisable (void)
{
     c0a:	df 93       	push	r29
     c0c:	cf 93       	push	r28
     c0e:	cd b7       	in	r28, 0x3d	; 61
     c10:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADSAR , ADSAR_ADIE) ;
     c12:	a6 e2       	ldi	r26, 0x26	; 38
     c14:	b0 e0       	ldi	r27, 0x00	; 0
     c16:	e6 e2       	ldi	r30, 0x26	; 38
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	80 81       	ld	r24, Z
     c1c:	87 7f       	andi	r24, 0xF7	; 247
     c1e:	8c 93       	st	X, r24
}
     c20:	cf 91       	pop	r28
     c22:	df 91       	pop	r29
     c24:	08 95       	ret

00000c26 <ADC_u8SetPrescaler>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

ES_t ADC_u8SetPrescaler (u8 Copy_u8Prescaler)
{
     c26:	df 93       	push	r29
     c28:	cf 93       	push	r28
     c2a:	00 d0       	rcall	.+0      	; 0xc2c <ADC_u8SetPrescaler+0x6>
     c2c:	cd b7       	in	r28, 0x3d	; 61
     c2e:	de b7       	in	r29, 0x3e	; 62
     c30:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_u8ErrorState = ES_OK ;
     c32:	81 e0       	ldi	r24, 0x01	; 1
     c34:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8Prescaler < 8)
     c36:	8a 81       	ldd	r24, Y+2	; 0x02
     c38:	88 30       	cpi	r24, 0x08	; 8
     c3a:	78 f4       	brcc	.+30     	; 0xc5a <ADC_u8SetPrescaler+0x34>
	{
		/*Set Prescaler Value*/
		ADSAR &= ADC_PRE_MASK ;
     c3c:	a6 e2       	ldi	r26, 0x26	; 38
     c3e:	b0 e0       	ldi	r27, 0x00	; 0
     c40:	e6 e2       	ldi	r30, 0x26	; 38
     c42:	f0 e0       	ldi	r31, 0x00	; 0
     c44:	80 81       	ld	r24, Z
     c46:	88 7f       	andi	r24, 0xF8	; 248
     c48:	8c 93       	st	X, r24
		ADSAR |= Copy_u8Prescaler ;
     c4a:	a6 e2       	ldi	r26, 0x26	; 38
     c4c:	b0 e0       	ldi	r27, 0x00	; 0
     c4e:	e6 e2       	ldi	r30, 0x26	; 38
     c50:	f0 e0       	ldi	r31, 0x00	; 0
     c52:	90 81       	ld	r25, Z
     c54:	8a 81       	ldd	r24, Y+2	; 0x02
     c56:	89 2b       	or	r24, r25
     c58:	8c 93       	st	X, r24
	}

	return Local_u8ErrorState ;
     c5a:	89 81       	ldd	r24, Y+1	; 0x01
}
     c5c:	0f 90       	pop	r0
     c5e:	0f 90       	pop	r0
     c60:	cf 91       	pop	r28
     c62:	df 91       	pop	r29
     c64:	08 95       	ret

00000c66 <ADC_u8GetResultSync>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

ES_t ADC_u8GetResultSync(u8 Copy_u8Channel,u16 *Copy_pu16Result )
{
     c66:	df 93       	push	r29
     c68:	cf 93       	push	r28
     c6a:	cd b7       	in	r28, 0x3d	; 61
     c6c:	de b7       	in	r29, 0x3e	; 62
     c6e:	28 97       	sbiw	r28, 0x08	; 8
     c70:	0f b6       	in	r0, 0x3f	; 63
     c72:	f8 94       	cli
     c74:	de bf       	out	0x3e, r29	; 62
     c76:	0f be       	out	0x3f, r0	; 63
     c78:	cd bf       	out	0x3d, r28	; 61
     c7a:	8e 83       	std	Y+6, r24	; 0x06
     c7c:	78 87       	std	Y+8, r23	; 0x08
     c7e:	6f 83       	std	Y+7, r22	; 0x07
	ES_t Local_u8ErrorState = ES_OK ;
     c80:	81 e0       	ldi	r24, 0x01	; 1
     c82:	8d 83       	std	Y+5, r24	; 0x05
	u32 Local_u32TimeoutCounter = 0 ;
     c84:	19 82       	std	Y+1, r1	; 0x01
     c86:	1a 82       	std	Y+2, r1	; 0x02
     c88:	1b 82       	std	Y+3, r1	; 0x03
     c8a:	1c 82       	std	Y+4, r1	; 0x04
	if (Copy_pu16Result != NULL)
     c8c:	8f 81       	ldd	r24, Y+7	; 0x07
     c8e:	98 85       	ldd	r25, Y+8	; 0x08
     c90:	00 97       	sbiw	r24, 0x00	; 0
     c92:	09 f4       	brne	.+2      	; 0xc96 <ADC_u8GetResultSync+0x30>
     c94:	75 c0       	rjmp	.+234    	; 0xd80 <ADC_u8GetResultSync+0x11a>
	{
		if (ADC_u8State == IDLE)
     c96:	80 91 6c 00 	lds	r24, 0x006C
     c9a:	88 23       	and	r24, r24
     c9c:	09 f0       	breq	.+2      	; 0xca0 <ADC_u8GetResultSync+0x3a>
     c9e:	6d c0       	rjmp	.+218    	; 0xd7a <ADC_u8GetResultSync+0x114>
		{
			/*ADC is now Busy*/
			ADC_u8State = BUSY ;
     ca0:	81 e0       	ldi	r24, 0x01	; 1
     ca2:	80 93 6c 00 	sts	0x006C, r24

			/*Set required channel*/
			ADMUX &= ADC_CH_MASK ;
     ca6:	a7 e2       	ldi	r26, 0x27	; 39
     ca8:	b0 e0       	ldi	r27, 0x00	; 0
     caa:	e7 e2       	ldi	r30, 0x27	; 39
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 81       	ld	r24, Z
     cb0:	80 7e       	andi	r24, 0xE0	; 224
     cb2:	8c 93       	st	X, r24
			ADMUX |= Copy_u8Channel ;
     cb4:	a7 e2       	ldi	r26, 0x27	; 39
     cb6:	b0 e0       	ldi	r27, 0x00	; 0
     cb8:	e7 e2       	ldi	r30, 0x27	; 39
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	90 81       	ld	r25, Z
     cbe:	8e 81       	ldd	r24, Y+6	; 0x06
     cc0:	89 2b       	or	r24, r25
     cc2:	8c 93       	st	X, r24

			/*Start Conversion*/
			SET_BIT(ADSAR , ADSAR_ADSC) ;
     cc4:	a6 e2       	ldi	r26, 0x26	; 38
     cc6:	b0 e0       	ldi	r27, 0x00	; 0
     cc8:	e6 e2       	ldi	r30, 0x26	; 38
     cca:	f0 e0       	ldi	r31, 0x00	; 0
     ccc:	80 81       	ld	r24, Z
     cce:	80 64       	ori	r24, 0x40	; 64
     cd0:	8c 93       	st	X, r24
     cd2:	0b c0       	rjmp	.+22     	; 0xcea <ADC_u8GetResultSync+0x84>

			/*Waiting until the conversion is complete*/
			while (((GET_BIT(ADSAR , ADSAR_ADIF)) == 0) && (Local_u32TimeoutCounter < ADC_TIMEOUT))
			{
				Local_u32TimeoutCounter++ ;
     cd4:	89 81       	ldd	r24, Y+1	; 0x01
     cd6:	9a 81       	ldd	r25, Y+2	; 0x02
     cd8:	ab 81       	ldd	r26, Y+3	; 0x03
     cda:	bc 81       	ldd	r27, Y+4	; 0x04
     cdc:	01 96       	adiw	r24, 0x01	; 1
     cde:	a1 1d       	adc	r26, r1
     ce0:	b1 1d       	adc	r27, r1
     ce2:	89 83       	std	Y+1, r24	; 0x01
     ce4:	9a 83       	std	Y+2, r25	; 0x02
     ce6:	ab 83       	std	Y+3, r26	; 0x03
     ce8:	bc 83       	std	Y+4, r27	; 0x04

			/*Start Conversion*/
			SET_BIT(ADSAR , ADSAR_ADSC) ;

			/*Waiting until the conversion is complete*/
			while (((GET_BIT(ADSAR , ADSAR_ADIF)) == 0) && (Local_u32TimeoutCounter < ADC_TIMEOUT))
     cea:	e6 e2       	ldi	r30, 0x26	; 38
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	80 81       	ld	r24, Z
     cf0:	88 2f       	mov	r24, r24
     cf2:	90 e0       	ldi	r25, 0x00	; 0
     cf4:	80 71       	andi	r24, 0x10	; 16
     cf6:	90 70       	andi	r25, 0x00	; 0
     cf8:	95 95       	asr	r25
     cfa:	87 95       	ror	r24
     cfc:	95 95       	asr	r25
     cfe:	87 95       	ror	r24
     d00:	95 95       	asr	r25
     d02:	87 95       	ror	r24
     d04:	95 95       	asr	r25
     d06:	87 95       	ror	r24
     d08:	00 97       	sbiw	r24, 0x00	; 0
     d0a:	61 f4       	brne	.+24     	; 0xd24 <ADC_u8GetResultSync+0xbe>
     d0c:	89 81       	ldd	r24, Y+1	; 0x01
     d0e:	9a 81       	ldd	r25, Y+2	; 0x02
     d10:	ab 81       	ldd	r26, Y+3	; 0x03
     d12:	bc 81       	ldd	r27, Y+4	; 0x04
     d14:	80 35       	cpi	r24, 0x50	; 80
     d16:	23 ec       	ldi	r18, 0xC3	; 195
     d18:	92 07       	cpc	r25, r18
     d1a:	20 e0       	ldi	r18, 0x00	; 0
     d1c:	a2 07       	cpc	r26, r18
     d1e:	20 e0       	ldi	r18, 0x00	; 0
     d20:	b2 07       	cpc	r27, r18
     d22:	c0 f2       	brcs	.-80     	; 0xcd4 <ADC_u8GetResultSync+0x6e>
			{
				Local_u32TimeoutCounter++ ;
			}
			if (Local_u32TimeoutCounter == ADC_TIMEOUT)
     d24:	89 81       	ldd	r24, Y+1	; 0x01
     d26:	9a 81       	ldd	r25, Y+2	; 0x02
     d28:	ab 81       	ldd	r26, Y+3	; 0x03
     d2a:	bc 81       	ldd	r27, Y+4	; 0x04
     d2c:	80 35       	cpi	r24, 0x50	; 80
     d2e:	23 ec       	ldi	r18, 0xC3	; 195
     d30:	92 07       	cpc	r25, r18
     d32:	20 e0       	ldi	r18, 0x00	; 0
     d34:	a2 07       	cpc	r26, r18
     d36:	20 e0       	ldi	r18, 0x00	; 0
     d38:	b2 07       	cpc	r27, r18
     d3a:	19 f4       	brne	.+6      	; 0xd42 <ADC_u8GetResultSync+0xdc>
			{
				Local_u8ErrorState = ES_OUT_OF_RANGE ;
     d3c:	83 e0       	ldi	r24, 0x03	; 3
     d3e:	8d 83       	std	Y+5, r24	; 0x05
     d40:	19 c0       	rjmp	.+50     	; 0xd74 <ADC_u8GetResultSync+0x10e>
			}
			else
			{
				/*Clear the interrupt flag*/
				SET_BIT(ADSAR , ADSAR_ADIF) ;
     d42:	a6 e2       	ldi	r26, 0x26	; 38
     d44:	b0 e0       	ldi	r27, 0x00	; 0
     d46:	e6 e2       	ldi	r30, 0x26	; 38
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	80 81       	ld	r24, Z
     d4c:	80 61       	ori	r24, 0x10	; 16
     d4e:	8c 93       	st	X, r24

				/*Return Conversion Result*/
				#if ADC_ADJUSTMENT == RIGHT_ADJUSTMENT
					*Copy_pu16Result = (ADCL|(ADCH << 8))  ;
     d50:	e4 e2       	ldi	r30, 0x24	; 36
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	80 81       	ld	r24, Z
     d56:	28 2f       	mov	r18, r24
     d58:	30 e0       	ldi	r19, 0x00	; 0
     d5a:	e5 e2       	ldi	r30, 0x25	; 37
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	80 81       	ld	r24, Z
     d60:	88 2f       	mov	r24, r24
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	98 2f       	mov	r25, r24
     d66:	88 27       	eor	r24, r24
     d68:	82 2b       	or	r24, r18
     d6a:	93 2b       	or	r25, r19
     d6c:	ef 81       	ldd	r30, Y+7	; 0x07
     d6e:	f8 85       	ldd	r31, Y+8	; 0x08
     d70:	91 83       	std	Z+1, r25	; 0x01
     d72:	80 83       	st	Z, r24

				#endif
			}

			/*ADC is IDLE*/
			ADC_u8State = IDLE ;
     d74:	10 92 6c 00 	sts	0x006C, r1
     d78:	05 c0       	rjmp	.+10     	; 0xd84 <ADC_u8GetResultSync+0x11e>
		}
		else
		{
			Local_u8ErrorState = ES_OUT_OF_RANGE ;
     d7a:	83 e0       	ldi	r24, 0x03	; 3
     d7c:	8d 83       	std	Y+5, r24	; 0x05
     d7e:	02 c0       	rjmp	.+4      	; 0xd84 <ADC_u8GetResultSync+0x11e>


	}
	else
	{
		Local_u8ErrorState = ES_NULL_POINTER ;
     d80:	82 e0       	ldi	r24, 0x02	; 2
     d82:	8d 83       	std	Y+5, r24	; 0x05
	}
	return Local_u8ErrorState ;
     d84:	8d 81       	ldd	r24, Y+5	; 0x05
}
     d86:	28 96       	adiw	r28, 0x08	; 8
     d88:	0f b6       	in	r0, 0x3f	; 63
     d8a:	f8 94       	cli
     d8c:	de bf       	out	0x3e, r29	; 62
     d8e:	0f be       	out	0x3f, r0	; 63
     d90:	cd bf       	out	0x3d, r28	; 61
     d92:	cf 91       	pop	r28
     d94:	df 91       	pop	r29
     d96:	08 95       	ret

00000d98 <ADC_u8StartConversionAsynch>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

ES_t ADC_u8StartConversionAsynch (u8 Copy_u8Channel , u16 *Copy_pu16Result , void (*Copy_pvNotificationFunc)(void))
{
     d98:	df 93       	push	r29
     d9a:	cf 93       	push	r28
     d9c:	00 d0       	rcall	.+0      	; 0xd9e <ADC_u8StartConversionAsynch+0x6>
     d9e:	00 d0       	rcall	.+0      	; 0xda0 <ADC_u8StartConversionAsynch+0x8>
     da0:	00 d0       	rcall	.+0      	; 0xda2 <ADC_u8StartConversionAsynch+0xa>
     da2:	cd b7       	in	r28, 0x3d	; 61
     da4:	de b7       	in	r29, 0x3e	; 62
     da6:	8a 83       	std	Y+2, r24	; 0x02
     da8:	7c 83       	std	Y+4, r23	; 0x04
     daa:	6b 83       	std	Y+3, r22	; 0x03
     dac:	5e 83       	std	Y+6, r21	; 0x06
     dae:	4d 83       	std	Y+5, r20	; 0x05
	ES_t Local_u8ErrorState = ES_OK ;
     db0:	81 e0       	ldi	r24, 0x01	; 1
     db2:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_pu16Result != NULL) && (Copy_pvNotificationFunc != NULL))
     db4:	8b 81       	ldd	r24, Y+3	; 0x03
     db6:	9c 81       	ldd	r25, Y+4	; 0x04
     db8:	00 97       	sbiw	r24, 0x00	; 0
     dba:	d1 f1       	breq	.+116    	; 0xe30 <ADC_u8StartConversionAsynch+0x98>
     dbc:	8d 81       	ldd	r24, Y+5	; 0x05
     dbe:	9e 81       	ldd	r25, Y+6	; 0x06
     dc0:	00 97       	sbiw	r24, 0x00	; 0
     dc2:	b1 f1       	breq	.+108    	; 0xe30 <ADC_u8StartConversionAsynch+0x98>
	{
		if (ADC_u8State == IDLE)
     dc4:	80 91 6c 00 	lds	r24, 0x006C
     dc8:	88 23       	and	r24, r24
     dca:	79 f5       	brne	.+94     	; 0xe2a <ADC_u8StartConversionAsynch+0x92>
		{
			/*ADC is now Busy*/
			ADC_u8State = BUSY ;
     dcc:	81 e0       	ldi	r24, 0x01	; 1
     dce:	80 93 6c 00 	sts	0x006C, r24

			/*Set ISR State*/
			ADC_u8ISRState = SINGLE_CHANNEL_ASYNCH ;
     dd2:	10 92 6d 00 	sts	0x006D, r1

			/*Initialize the global result pointer*/
			ADC_pu16AsynchConversionResult = Copy_pu16Result;
     dd6:	8b 81       	ldd	r24, Y+3	; 0x03
     dd8:	9c 81       	ldd	r25, Y+4	; 0x04
     dda:	90 93 69 00 	sts	0x0069, r25
     dde:	80 93 68 00 	sts	0x0068, r24

			/*Initialize the global notification function pointer*/
			ADC_pvNotificationFunc= Copy_pvNotificationFunc;
     de2:	8d 81       	ldd	r24, Y+5	; 0x05
     de4:	9e 81       	ldd	r25, Y+6	; 0x06
     de6:	90 93 6b 00 	sts	0x006B, r25
     dea:	80 93 6a 00 	sts	0x006A, r24

			/*Set required channel*/
			ADMUX &= ADC_CH_MASK ;
     dee:	a7 e2       	ldi	r26, 0x27	; 39
     df0:	b0 e0       	ldi	r27, 0x00	; 0
     df2:	e7 e2       	ldi	r30, 0x27	; 39
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	80 7e       	andi	r24, 0xE0	; 224
     dfa:	8c 93       	st	X, r24
			ADMUX |= Copy_u8Channel ;
     dfc:	a7 e2       	ldi	r26, 0x27	; 39
     dfe:	b0 e0       	ldi	r27, 0x00	; 0
     e00:	e7 e2       	ldi	r30, 0x27	; 39
     e02:	f0 e0       	ldi	r31, 0x00	; 0
     e04:	90 81       	ld	r25, Z
     e06:	8a 81       	ldd	r24, Y+2	; 0x02
     e08:	89 2b       	or	r24, r25
     e0a:	8c 93       	st	X, r24

			/*Start Conversion*/
			SET_BIT(ADSAR , ADSAR_ADSC) ;
     e0c:	a6 e2       	ldi	r26, 0x26	; 38
     e0e:	b0 e0       	ldi	r27, 0x00	; 0
     e10:	e6 e2       	ldi	r30, 0x26	; 38
     e12:	f0 e0       	ldi	r31, 0x00	; 0
     e14:	80 81       	ld	r24, Z
     e16:	80 64       	ori	r24, 0x40	; 64
     e18:	8c 93       	st	X, r24

			/*ADC Conversion Complete Interrupt Enable*/
			SET_BIT(ADSAR , ADSAR_ADIE) ;
     e1a:	a6 e2       	ldi	r26, 0x26	; 38
     e1c:	b0 e0       	ldi	r27, 0x00	; 0
     e1e:	e6 e2       	ldi	r30, 0x26	; 38
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	80 81       	ld	r24, Z
     e24:	88 60       	ori	r24, 0x08	; 8
     e26:	8c 93       	st	X, r24
     e28:	05 c0       	rjmp	.+10     	; 0xe34 <ADC_u8StartConversionAsynch+0x9c>
		}
		else
		{
			Local_u8ErrorState = ES_OUT_OF_RANGE ;
     e2a:	83 e0       	ldi	r24, 0x03	; 3
     e2c:	89 83       	std	Y+1, r24	; 0x01
     e2e:	02 c0       	rjmp	.+4      	; 0xe34 <ADC_u8StartConversionAsynch+0x9c>
		}
	}
	else
	{
		Local_u8ErrorState = ES_NULL_POINTER ;
     e30:	82 e0       	ldi	r24, 0x02	; 2
     e32:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
     e34:	89 81       	ldd	r24, Y+1	; 0x01
}
     e36:	26 96       	adiw	r28, 0x06	; 6
     e38:	0f b6       	in	r0, 0x3f	; 63
     e3a:	f8 94       	cli
     e3c:	de bf       	out	0x3e, r29	; 62
     e3e:	0f be       	out	0x3f, r0	; 63
     e40:	cd bf       	out	0x3d, r28	; 61
     e42:	cf 91       	pop	r28
     e44:	df 91       	pop	r29
     e46:	08 95       	ret

00000e48 <ADC_u8StartChainAsynch>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

ES_t ADC_u8StartChainAsynch(Chain_t *Copy_Chain)
{
     e48:	df 93       	push	r29
     e4a:	cf 93       	push	r28
     e4c:	00 d0       	rcall	.+0      	; 0xe4e <ADC_u8StartChainAsynch+0x6>
     e4e:	0f 92       	push	r0
     e50:	cd b7       	in	r28, 0x3d	; 61
     e52:	de b7       	in	r29, 0x3e	; 62
     e54:	9b 83       	std	Y+3, r25	; 0x03
     e56:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_u8ErrorState = ES_OK ;
     e58:	81 e0       	ldi	r24, 0x01	; 1
     e5a:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_Chain != NULL) && (Copy_Chain->Channel != NULL) && (Copy_Chain->NotificationFunc != NULL) && (Copy_Chain->Result))
     e5c:	8a 81       	ldd	r24, Y+2	; 0x02
     e5e:	9b 81       	ldd	r25, Y+3	; 0x03
     e60:	00 97       	sbiw	r24, 0x00	; 0
     e62:	09 f4       	brne	.+2      	; 0xe66 <ADC_u8StartChainAsynch+0x1e>
     e64:	6b c0       	rjmp	.+214    	; 0xf3c <ADC_u8StartChainAsynch+0xf4>
     e66:	ea 81       	ldd	r30, Y+2	; 0x02
     e68:	fb 81       	ldd	r31, Y+3	; 0x03
     e6a:	80 81       	ld	r24, Z
     e6c:	91 81       	ldd	r25, Z+1	; 0x01
     e6e:	00 97       	sbiw	r24, 0x00	; 0
     e70:	09 f4       	brne	.+2      	; 0xe74 <ADC_u8StartChainAsynch+0x2c>
     e72:	64 c0       	rjmp	.+200    	; 0xf3c <ADC_u8StartChainAsynch+0xf4>
     e74:	ea 81       	ldd	r30, Y+2	; 0x02
     e76:	fb 81       	ldd	r31, Y+3	; 0x03
     e78:	85 81       	ldd	r24, Z+5	; 0x05
     e7a:	96 81       	ldd	r25, Z+6	; 0x06
     e7c:	00 97       	sbiw	r24, 0x00	; 0
     e7e:	09 f4       	brne	.+2      	; 0xe82 <ADC_u8StartChainAsynch+0x3a>
     e80:	5d c0       	rjmp	.+186    	; 0xf3c <ADC_u8StartChainAsynch+0xf4>
     e82:	ea 81       	ldd	r30, Y+2	; 0x02
     e84:	fb 81       	ldd	r31, Y+3	; 0x03
     e86:	82 81       	ldd	r24, Z+2	; 0x02
     e88:	93 81       	ldd	r25, Z+3	; 0x03
     e8a:	00 97       	sbiw	r24, 0x00	; 0
     e8c:	09 f4       	brne	.+2      	; 0xe90 <ADC_u8StartChainAsynch+0x48>
     e8e:	56 c0       	rjmp	.+172    	; 0xf3c <ADC_u8StartChainAsynch+0xf4>
	{
		if (ADC_u8State == IDLE)
     e90:	80 91 6c 00 	lds	r24, 0x006C
     e94:	88 23       	and	r24, r24
     e96:	09 f0       	breq	.+2      	; 0xe9a <ADC_u8StartChainAsynch+0x52>
     e98:	4e c0       	rjmp	.+156    	; 0xf36 <ADC_u8StartChainAsynch+0xee>
		{
			/*ADC is now Busy*/
			ADC_u8State = BUSY ;
     e9a:	81 e0       	ldi	r24, 0x01	; 1
     e9c:	80 93 6c 00 	sts	0x006C, r24

			/*Set ISR State*/
			ADC_u8ISRState = CHAIN_CHANNEL_ASYNCH ;
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	80 93 6d 00 	sts	0x006D, r24

			/*Assign the ADC data globally*/
			ADC_pu16AsynchConversionResult = Copy_Chain->Result ;
     ea6:	ea 81       	ldd	r30, Y+2	; 0x02
     ea8:	fb 81       	ldd	r31, Y+3	; 0x03
     eaa:	82 81       	ldd	r24, Z+2	; 0x02
     eac:	93 81       	ldd	r25, Z+3	; 0x03
     eae:	90 93 69 00 	sts	0x0069, r25
     eb2:	80 93 68 00 	sts	0x0068, r24
			ADC_pu8ChainChannel = Copy_Chain->Channel ;
     eb6:	ea 81       	ldd	r30, Y+2	; 0x02
     eb8:	fb 81       	ldd	r31, Y+3	; 0x03
     eba:	80 81       	ld	r24, Z
     ebc:	91 81       	ldd	r25, Z+1	; 0x01
     ebe:	90 93 6f 00 	sts	0x006F, r25
     ec2:	80 93 6e 00 	sts	0x006E, r24
			ADC_u8ChainSize = Copy_Chain->Size ;
     ec6:	ea 81       	ldd	r30, Y+2	; 0x02
     ec8:	fb 81       	ldd	r31, Y+3	; 0x03
     eca:	84 81       	ldd	r24, Z+4	; 0x04
     ecc:	80 93 70 00 	sts	0x0070, r24
			ADC_pvNotificationFunc = Copy_Chain->NotificationFunc ;
     ed0:	ea 81       	ldd	r30, Y+2	; 0x02
     ed2:	fb 81       	ldd	r31, Y+3	; 0x03
     ed4:	85 81       	ldd	r24, Z+5	; 0x05
     ed6:	96 81       	ldd	r25, Z+6	; 0x06
     ed8:	90 93 6b 00 	sts	0x006B, r25
     edc:	80 93 6a 00 	sts	0x006A, r24

			/*Set Index to first element*/
			ADC_u8Index = 0 ;
     ee0:	10 92 71 00 	sts	0x0071, r1

			/*Set required channel*/
			ADMUX &= ADC_CH_MASK ;
     ee4:	a7 e2       	ldi	r26, 0x27	; 39
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	e7 e2       	ldi	r30, 0x27	; 39
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	80 7e       	andi	r24, 0xE0	; 224
     ef0:	8c 93       	st	X, r24
			ADMUX |= ADC_pu8ChainChannel[ADC_u8Index] ;
     ef2:	a7 e2       	ldi	r26, 0x27	; 39
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	e7 e2       	ldi	r30, 0x27	; 39
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	40 81       	ld	r20, Z
     efc:	20 91 6e 00 	lds	r18, 0x006E
     f00:	30 91 6f 00 	lds	r19, 0x006F
     f04:	80 91 71 00 	lds	r24, 0x0071
     f08:	88 2f       	mov	r24, r24
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	f9 01       	movw	r30, r18
     f0e:	e8 0f       	add	r30, r24
     f10:	f9 1f       	adc	r31, r25
     f12:	80 81       	ld	r24, Z
     f14:	84 2b       	or	r24, r20
     f16:	8c 93       	st	X, r24

			/*Start Conversion*/
			SET_BIT(ADSAR , ADSAR_ADSC) ;
     f18:	a6 e2       	ldi	r26, 0x26	; 38
     f1a:	b0 e0       	ldi	r27, 0x00	; 0
     f1c:	e6 e2       	ldi	r30, 0x26	; 38
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 81       	ld	r24, Z
     f22:	80 64       	ori	r24, 0x40	; 64
     f24:	8c 93       	st	X, r24

			/*ADC Conversion Complete Interrupt Enable*/
			SET_BIT(ADSAR , ADSAR_ADIE) ;
     f26:	a6 e2       	ldi	r26, 0x26	; 38
     f28:	b0 e0       	ldi	r27, 0x00	; 0
     f2a:	e6 e2       	ldi	r30, 0x26	; 38
     f2c:	f0 e0       	ldi	r31, 0x00	; 0
     f2e:	80 81       	ld	r24, Z
     f30:	88 60       	ori	r24, 0x08	; 8
     f32:	8c 93       	st	X, r24
     f34:	05 c0       	rjmp	.+10     	; 0xf40 <ADC_u8StartChainAsynch+0xf8>
		}
		else
		{
			Local_u8ErrorState = ES_OUT_OF_RANGE ;
     f36:	83 e0       	ldi	r24, 0x03	; 3
     f38:	89 83       	std	Y+1, r24	; 0x01
     f3a:	02 c0       	rjmp	.+4      	; 0xf40 <ADC_u8StartChainAsynch+0xf8>
		}

	}
	else
	{
		Local_u8ErrorState = ES_NULL_POINTER ;
     f3c:	82 e0       	ldi	r24, 0x02	; 2
     f3e:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState ;
     f40:	89 81       	ldd	r24, Y+1	; 0x01
}
     f42:	0f 90       	pop	r0
     f44:	0f 90       	pop	r0
     f46:	0f 90       	pop	r0
     f48:	cf 91       	pop	r28
     f4a:	df 91       	pop	r29
     f4c:	08 95       	ret

00000f4e <__vector_16>:
//----------------------------------------------------------------------------------------------------------------------------------------------------

/* ISR for ADC conversion complete */
void __vector_16 (void)  __attribute__((signal)) ;
void __vector_16 (void)
{
     f4e:	1f 92       	push	r1
     f50:	0f 92       	push	r0
     f52:	0f b6       	in	r0, 0x3f	; 63
     f54:	0f 92       	push	r0
     f56:	11 24       	eor	r1, r1
     f58:	2f 93       	push	r18
     f5a:	3f 93       	push	r19
     f5c:	4f 93       	push	r20
     f5e:	5f 93       	push	r21
     f60:	6f 93       	push	r22
     f62:	7f 93       	push	r23
     f64:	8f 93       	push	r24
     f66:	9f 93       	push	r25
     f68:	af 93       	push	r26
     f6a:	bf 93       	push	r27
     f6c:	ef 93       	push	r30
     f6e:	ff 93       	push	r31
     f70:	df 93       	push	r29
     f72:	cf 93       	push	r28
     f74:	cd b7       	in	r28, 0x3d	; 61
     f76:	de b7       	in	r29, 0x3e	; 62
	if (ADC_u8ISRState == SINGLE_CHANNEL_ASYNCH)
     f78:	80 91 6d 00 	lds	r24, 0x006D
     f7c:	88 23       	and	r24, r24
     f7e:	19 f5       	brne	.+70     	; 0xfc6 <__vector_16+0x78>
	{
		/*Return Conversion Result*/
				#if ADC_ADJUSTMENT == RIGHT_ADJUSTMENT
					* ADC_pu16AsynchConversionResult = (ADCL|(ADCH << 8))  ;
     f80:	a0 91 68 00 	lds	r26, 0x0068
     f84:	b0 91 69 00 	lds	r27, 0x0069
     f88:	e4 e2       	ldi	r30, 0x24	; 36
     f8a:	f0 e0       	ldi	r31, 0x00	; 0
     f8c:	80 81       	ld	r24, Z
     f8e:	28 2f       	mov	r18, r24
     f90:	30 e0       	ldi	r19, 0x00	; 0
     f92:	e5 e2       	ldi	r30, 0x25	; 37
     f94:	f0 e0       	ldi	r31, 0x00	; 0
     f96:	80 81       	ld	r24, Z
     f98:	88 2f       	mov	r24, r24
     f9a:	90 e0       	ldi	r25, 0x00	; 0
     f9c:	98 2f       	mov	r25, r24
     f9e:	88 27       	eor	r24, r24
     fa0:	82 2b       	or	r24, r18
     fa2:	93 2b       	or	r25, r19
     fa4:	8d 93       	st	X+, r24
     fa6:	9c 93       	st	X, r25
					#error "Wrong ADC_ADJUSTMENT config"

				#endif

		/*ADC is IDLE*/
		ADC_u8State = IDLE ;
     fa8:	10 92 6c 00 	sts	0x006C, r1

		/*Call Notification Function*/
		ADC_pvNotificationFunc() ;
     fac:	e0 91 6a 00 	lds	r30, 0x006A
     fb0:	f0 91 6b 00 	lds	r31, 0x006B
     fb4:	09 95       	icall

		/*Disable the Conversion Complete Interrupt*/
		CLR_BIT(ADSAR , ADSAR_ADIE) ;
     fb6:	a6 e2       	ldi	r26, 0x26	; 38
     fb8:	b0 e0       	ldi	r27, 0x00	; 0
     fba:	e6 e2       	ldi	r30, 0x26	; 38
     fbc:	f0 e0       	ldi	r31, 0x00	; 0
     fbe:	80 81       	ld	r24, Z
     fc0:	87 7f       	andi	r24, 0xF7	; 247
     fc2:	8c 93       	st	X, r24
     fc4:	50 c0       	rjmp	.+160    	; 0x1066 <__vector_16+0x118>
	}
	else
	{
		/*Return Conversion Result*/
		#if ADC_ADJUSTMENT == RIGHT_ADJUSTMENT
			*ADC_pu16AsynchConversionResult = (ADCL|(ADCH << 8))  ;
     fc6:	a0 91 68 00 	lds	r26, 0x0068
     fca:	b0 91 69 00 	lds	r27, 0x0069
     fce:	e4 e2       	ldi	r30, 0x24	; 36
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	28 2f       	mov	r18, r24
     fd6:	30 e0       	ldi	r19, 0x00	; 0
     fd8:	e5 e2       	ldi	r30, 0x25	; 37
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	80 81       	ld	r24, Z
     fde:	88 2f       	mov	r24, r24
     fe0:	90 e0       	ldi	r25, 0x00	; 0
     fe2:	98 2f       	mov	r25, r24
     fe4:	88 27       	eor	r24, r24
     fe6:	82 2b       	or	r24, r18
     fe8:	93 2b       	or	r25, r19
     fea:	11 96       	adiw	r26, 0x01	; 1
     fec:	9c 93       	st	X, r25
     fee:	8e 93       	st	-X, r24
			#error "Wrong ADC_ADJUSTMENT config"

		#endif

		/*Increment Data index of the chain*/
		ADC_u8Index++ ;
     ff0:	80 91 71 00 	lds	r24, 0x0071
     ff4:	8f 5f       	subi	r24, 0xFF	; 255
     ff6:	80 93 71 00 	sts	0x0071, r24

		if (ADC_u8Index == ADC_u8ChainSize)
     ffa:	90 91 71 00 	lds	r25, 0x0071
     ffe:	80 91 70 00 	lds	r24, 0x0070
    1002:	98 17       	cp	r25, r24
    1004:	79 f4       	brne	.+30     	; 0x1024 <__vector_16+0xd6>
		{
			/*ADC is IDLE*/
			ADC_u8State = IDLE ;
    1006:	10 92 6c 00 	sts	0x006C, r1

			/*Call Notification Function*/
			ADC_pvNotificationFunc() ;
    100a:	e0 91 6a 00 	lds	r30, 0x006A
    100e:	f0 91 6b 00 	lds	r31, 0x006B
    1012:	09 95       	icall

			/*Disable the Conversion Complete Interrupt*/
			CLR_BIT(ADSAR , ADSAR_ADIE) ;
    1014:	a6 e2       	ldi	r26, 0x26	; 38
    1016:	b0 e0       	ldi	r27, 0x00	; 0
    1018:	e6 e2       	ldi	r30, 0x26	; 38
    101a:	f0 e0       	ldi	r31, 0x00	; 0
    101c:	80 81       	ld	r24, Z
    101e:	87 7f       	andi	r24, 0xF7	; 247
    1020:	8c 93       	st	X, r24
    1022:	21 c0       	rjmp	.+66     	; 0x1066 <__vector_16+0x118>
		}
		else
		{
			/*Set required channel*/
			ADMUX &= ADC_CH_MASK ;
    1024:	a7 e2       	ldi	r26, 0x27	; 39
    1026:	b0 e0       	ldi	r27, 0x00	; 0
    1028:	e7 e2       	ldi	r30, 0x27	; 39
    102a:	f0 e0       	ldi	r31, 0x00	; 0
    102c:	80 81       	ld	r24, Z
    102e:	80 7e       	andi	r24, 0xE0	; 224
    1030:	8c 93       	st	X, r24
			ADMUX |= ADC_pu8ChainChannel[ADC_u8Index] ;
    1032:	a7 e2       	ldi	r26, 0x27	; 39
    1034:	b0 e0       	ldi	r27, 0x00	; 0
    1036:	e7 e2       	ldi	r30, 0x27	; 39
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	40 81       	ld	r20, Z
    103c:	20 91 6e 00 	lds	r18, 0x006E
    1040:	30 91 6f 00 	lds	r19, 0x006F
    1044:	80 91 71 00 	lds	r24, 0x0071
    1048:	88 2f       	mov	r24, r24
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	f9 01       	movw	r30, r18
    104e:	e8 0f       	add	r30, r24
    1050:	f9 1f       	adc	r31, r25
    1052:	80 81       	ld	r24, Z
    1054:	84 2b       	or	r24, r20
    1056:	8c 93       	st	X, r24

			/*Start Conversion*/
			SET_BIT(ADSAR , ADSAR_ADSC) ;
    1058:	a6 e2       	ldi	r26, 0x26	; 38
    105a:	b0 e0       	ldi	r27, 0x00	; 0
    105c:	e6 e2       	ldi	r30, 0x26	; 38
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	80 81       	ld	r24, Z
    1062:	80 64       	ori	r24, 0x40	; 64
    1064:	8c 93       	st	X, r24
		}
	}
}
    1066:	cf 91       	pop	r28
    1068:	df 91       	pop	r29
    106a:	ff 91       	pop	r31
    106c:	ef 91       	pop	r30
    106e:	bf 91       	pop	r27
    1070:	af 91       	pop	r26
    1072:	9f 91       	pop	r25
    1074:	8f 91       	pop	r24
    1076:	7f 91       	pop	r23
    1078:	6f 91       	pop	r22
    107a:	5f 91       	pop	r21
    107c:	4f 91       	pop	r20
    107e:	3f 91       	pop	r19
    1080:	2f 91       	pop	r18
    1082:	0f 90       	pop	r0
    1084:	0f be       	out	0x3f, r0	; 63
    1086:	0f 90       	pop	r0
    1088:	1f 90       	pop	r1
    108a:	18 95       	reti

0000108c <DIO_enuInit>:
 */

#include "DIO_int.h"

ES_t DIO_enuInit(void)
{
    108c:	df 93       	push	r29
    108e:	cf 93       	push	r28
    1090:	0f 92       	push	r0
    1092:	cd b7       	in	r28, 0x3d	; 61
    1094:	de b7       	in	r29, 0x3e	; 62
		ES_t Local_enuErrorstate = ES_NOK;
    1096:	19 82       	std	Y+1, r1	; 0x01
		DDRA = CONC(PA_PIN7_DIR,PA_PIN6_DIR,PA_PIN5_DIR,PA_PIN4_DIR,PA_PIN3_DIR,PA_PIN2_DIR,PA_PIN1_DIR,PA_PIN0_DIR);
    1098:	ea e3       	ldi	r30, 0x3A	; 58
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	8f ef       	ldi	r24, 0xFF	; 255
    109e:	80 83       	st	Z, r24
		DDRB = CONC(PB_PIN7_DIR,PB_PIN6_DIR,PB_PIN5_DIR,PB_PIN4_DIR,PB_PIN3_DIR,PB_PIN2_DIR,PB_PIN1_DIR,PB_PIN0_DIR);
    10a0:	e7 e3       	ldi	r30, 0x37	; 55
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	8f ef       	ldi	r24, 0xFF	; 255
    10a6:	80 83       	st	Z, r24
		DDRC = CONC(PC_PIN7_DIR,PC_PIN6_DIR,PC_PIN5_DIR,PC_PIN4_DIR,PC_PIN3_DIR,PC_PIN2_DIR,PC_PIN1_DIR,PC_PIN0_DIR);
    10a8:	e4 e3       	ldi	r30, 0x34	; 52
    10aa:	f0 e0       	ldi	r31, 0x00	; 0
    10ac:	8f ef       	ldi	r24, 0xFF	; 255
    10ae:	80 83       	st	Z, r24
		DDRD = CONC(PD_PIN7_DIR,PD_PIN6_DIR,PD_PIN5_DIR,PD_PIN4_DIR,PD_PIN3_DIR,PD_PIN2_DIR,PD_PIN1_DIR,PD_PIN0_DIR);
    10b0:	e1 e3       	ldi	r30, 0x31	; 49
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	8f ef       	ldi	r24, 0xFF	; 255
    10b6:	80 83       	st	Z, r24

		PORTA = CONC(PA_PIN7_VAL,PA_PIN6_VAL,PA_PIN5_VAL,PA_PIN4_VAL,PA_PIN3_VAL,PA_PIN2_VAL,PA_PIN1_VAL,PA_PIN0_VAL);
    10b8:	eb e3       	ldi	r30, 0x3B	; 59
    10ba:	f0 e0       	ldi	r31, 0x00	; 0
    10bc:	10 82       	st	Z, r1
		PORTB = CONC(PB_PIN7_VAL,PB_PIN6_VAL,PB_PIN5_VAL,PB_PIN4_VAL,PB_PIN3_VAL,PB_PIN2_VAL,PB_PIN1_VAL,PB_PIN0_VAL);
    10be:	e8 e3       	ldi	r30, 0x38	; 56
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	10 82       	st	Z, r1
		PORTC = CONC(PC_PIN7_VAL,PC_PIN6_VAL,PC_PIN5_VAL,PC_PIN4_VAL,PC_PIN3_VAL,PC_PIN2_VAL,PC_PIN1_VAL,PC_PIN0_VAL);
    10c4:	e5 e3       	ldi	r30, 0x35	; 53
    10c6:	f0 e0       	ldi	r31, 0x00	; 0
    10c8:	10 82       	st	Z, r1
		PORTD = CONC(PD_PIN7_VAL,PD_PIN6_VAL,PD_PIN5_VAL,PD_PIN4_VAL,PD_PIN3_VAL,PD_PIN2_VAL,PD_PIN1_VAL,PD_PIN0_VAL);
    10ca:	e2 e3       	ldi	r30, 0x32	; 50
    10cc:	f0 e0       	ldi	r31, 0x00	; 0
    10ce:	10 82       	st	Z, r1

		Local_enuErrorstate = ES_OK;
    10d0:	81 e0       	ldi	r24, 0x01	; 1
    10d2:	89 83       	std	Y+1, r24	; 0x01

		return Local_enuErrorstate;
    10d4:	89 81       	ldd	r24, Y+1	; 0x01
}
    10d6:	0f 90       	pop	r0
    10d8:	cf 91       	pop	r28
    10da:	df 91       	pop	r29
    10dc:	08 95       	ret

000010de <DIO_enuSetPortDirection>:

ES_t DIO_enuSetPortDirection(u8 Copy_u8PortID , u8 Copy_u8Value)
{
    10de:	df 93       	push	r29
    10e0:	cf 93       	push	r28
    10e2:	00 d0       	rcall	.+0      	; 0x10e4 <DIO_enuSetPortDirection+0x6>
    10e4:	00 d0       	rcall	.+0      	; 0x10e6 <DIO_enuSetPortDirection+0x8>
    10e6:	0f 92       	push	r0
    10e8:	cd b7       	in	r28, 0x3d	; 61
    10ea:	de b7       	in	r29, 0x3e	; 62
    10ec:	8a 83       	std	Y+2, r24	; 0x02
    10ee:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    10f0:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8PortID <= DIO_PORTD)
    10f2:	8a 81       	ldd	r24, Y+2	; 0x02
    10f4:	84 30       	cpi	r24, 0x04	; 4
    10f6:	a8 f5       	brcc	.+106    	; 0x1162 <DIO_enuSetPortDirection+0x84>
	{
		switch(Copy_u8PortID)
    10f8:	8a 81       	ldd	r24, Y+2	; 0x02
    10fa:	28 2f       	mov	r18, r24
    10fc:	30 e0       	ldi	r19, 0x00	; 0
    10fe:	3d 83       	std	Y+5, r19	; 0x05
    1100:	2c 83       	std	Y+4, r18	; 0x04
    1102:	8c 81       	ldd	r24, Y+4	; 0x04
    1104:	9d 81       	ldd	r25, Y+5	; 0x05
    1106:	81 30       	cpi	r24, 0x01	; 1
    1108:	91 05       	cpc	r25, r1
    110a:	d1 f0       	breq	.+52     	; 0x1140 <DIO_enuSetPortDirection+0x62>
    110c:	2c 81       	ldd	r18, Y+4	; 0x04
    110e:	3d 81       	ldd	r19, Y+5	; 0x05
    1110:	22 30       	cpi	r18, 0x02	; 2
    1112:	31 05       	cpc	r19, r1
    1114:	2c f4       	brge	.+10     	; 0x1120 <DIO_enuSetPortDirection+0x42>
    1116:	8c 81       	ldd	r24, Y+4	; 0x04
    1118:	9d 81       	ldd	r25, Y+5	; 0x05
    111a:	00 97       	sbiw	r24, 0x00	; 0
    111c:	61 f0       	breq	.+24     	; 0x1136 <DIO_enuSetPortDirection+0x58>
    111e:	1e c0       	rjmp	.+60     	; 0x115c <DIO_enuSetPortDirection+0x7e>
    1120:	2c 81       	ldd	r18, Y+4	; 0x04
    1122:	3d 81       	ldd	r19, Y+5	; 0x05
    1124:	22 30       	cpi	r18, 0x02	; 2
    1126:	31 05       	cpc	r19, r1
    1128:	81 f0       	breq	.+32     	; 0x114a <DIO_enuSetPortDirection+0x6c>
    112a:	8c 81       	ldd	r24, Y+4	; 0x04
    112c:	9d 81       	ldd	r25, Y+5	; 0x05
    112e:	83 30       	cpi	r24, 0x03	; 3
    1130:	91 05       	cpc	r25, r1
    1132:	81 f0       	breq	.+32     	; 0x1154 <DIO_enuSetPortDirection+0x76>
    1134:	13 c0       	rjmp	.+38     	; 0x115c <DIO_enuSetPortDirection+0x7e>
		{
		case DIO_PORTA:
			DDRA = Copy_u8Value;
    1136:	ea e3       	ldi	r30, 0x3A	; 58
    1138:	f0 e0       	ldi	r31, 0x00	; 0
    113a:	8b 81       	ldd	r24, Y+3	; 0x03
    113c:	80 83       	st	Z, r24
    113e:	0e c0       	rjmp	.+28     	; 0x115c <DIO_enuSetPortDirection+0x7e>
			break;
		case DIO_PORTB:
			DDRB = Copy_u8Value;
    1140:	e7 e3       	ldi	r30, 0x37	; 55
    1142:	f0 e0       	ldi	r31, 0x00	; 0
    1144:	8b 81       	ldd	r24, Y+3	; 0x03
    1146:	80 83       	st	Z, r24
    1148:	09 c0       	rjmp	.+18     	; 0x115c <DIO_enuSetPortDirection+0x7e>
			break;
		case DIO_PORTC:
			DDRC = Copy_u8Value;
    114a:	e4 e3       	ldi	r30, 0x34	; 52
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	8b 81       	ldd	r24, Y+3	; 0x03
    1150:	80 83       	st	Z, r24
    1152:	04 c0       	rjmp	.+8      	; 0x115c <DIO_enuSetPortDirection+0x7e>
			break;
		case DIO_PORTD:
			DDRD = Copy_u8Value;
    1154:	e1 e3       	ldi	r30, 0x31	; 49
    1156:	f0 e0       	ldi	r31, 0x00	; 0
    1158:	8b 81       	ldd	r24, Y+3	; 0x03
    115a:	80 83       	st	Z, r24
			break;
		}
		Local_enuErrorState = ES_OK;
    115c:	81 e0       	ldi	r24, 0x01	; 1
    115e:	89 83       	std	Y+1, r24	; 0x01
    1160:	02 c0       	rjmp	.+4      	; 0x1166 <DIO_enuSetPortDirection+0x88>
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    1162:	83 e0       	ldi	r24, 0x03	; 3
    1164:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    1166:	89 81       	ldd	r24, Y+1	; 0x01
}
    1168:	0f 90       	pop	r0
    116a:	0f 90       	pop	r0
    116c:	0f 90       	pop	r0
    116e:	0f 90       	pop	r0
    1170:	0f 90       	pop	r0
    1172:	cf 91       	pop	r28
    1174:	df 91       	pop	r29
    1176:	08 95       	ret

00001178 <DIO_enuSetPortValue>:

ES_t DIO_enuSetPortValue(u8 Copy_u8PortID , u8 Copy_u8Value)
{
    1178:	df 93       	push	r29
    117a:	cf 93       	push	r28
    117c:	00 d0       	rcall	.+0      	; 0x117e <DIO_enuSetPortValue+0x6>
    117e:	00 d0       	rcall	.+0      	; 0x1180 <DIO_enuSetPortValue+0x8>
    1180:	0f 92       	push	r0
    1182:	cd b7       	in	r28, 0x3d	; 61
    1184:	de b7       	in	r29, 0x3e	; 62
    1186:	8a 83       	std	Y+2, r24	; 0x02
    1188:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    118a:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8PortID <= DIO_PORTD)
    118c:	8a 81       	ldd	r24, Y+2	; 0x02
    118e:	84 30       	cpi	r24, 0x04	; 4
    1190:	a8 f5       	brcc	.+106    	; 0x11fc <DIO_enuSetPortValue+0x84>
		{
			switch(Copy_u8PortID)
    1192:	8a 81       	ldd	r24, Y+2	; 0x02
    1194:	28 2f       	mov	r18, r24
    1196:	30 e0       	ldi	r19, 0x00	; 0
    1198:	3d 83       	std	Y+5, r19	; 0x05
    119a:	2c 83       	std	Y+4, r18	; 0x04
    119c:	8c 81       	ldd	r24, Y+4	; 0x04
    119e:	9d 81       	ldd	r25, Y+5	; 0x05
    11a0:	81 30       	cpi	r24, 0x01	; 1
    11a2:	91 05       	cpc	r25, r1
    11a4:	d1 f0       	breq	.+52     	; 0x11da <DIO_enuSetPortValue+0x62>
    11a6:	2c 81       	ldd	r18, Y+4	; 0x04
    11a8:	3d 81       	ldd	r19, Y+5	; 0x05
    11aa:	22 30       	cpi	r18, 0x02	; 2
    11ac:	31 05       	cpc	r19, r1
    11ae:	2c f4       	brge	.+10     	; 0x11ba <DIO_enuSetPortValue+0x42>
    11b0:	8c 81       	ldd	r24, Y+4	; 0x04
    11b2:	9d 81       	ldd	r25, Y+5	; 0x05
    11b4:	00 97       	sbiw	r24, 0x00	; 0
    11b6:	61 f0       	breq	.+24     	; 0x11d0 <DIO_enuSetPortValue+0x58>
    11b8:	1e c0       	rjmp	.+60     	; 0x11f6 <DIO_enuSetPortValue+0x7e>
    11ba:	2c 81       	ldd	r18, Y+4	; 0x04
    11bc:	3d 81       	ldd	r19, Y+5	; 0x05
    11be:	22 30       	cpi	r18, 0x02	; 2
    11c0:	31 05       	cpc	r19, r1
    11c2:	81 f0       	breq	.+32     	; 0x11e4 <DIO_enuSetPortValue+0x6c>
    11c4:	8c 81       	ldd	r24, Y+4	; 0x04
    11c6:	9d 81       	ldd	r25, Y+5	; 0x05
    11c8:	83 30       	cpi	r24, 0x03	; 3
    11ca:	91 05       	cpc	r25, r1
    11cc:	81 f0       	breq	.+32     	; 0x11ee <DIO_enuSetPortValue+0x76>
    11ce:	13 c0       	rjmp	.+38     	; 0x11f6 <DIO_enuSetPortValue+0x7e>
			{
			case DIO_PORTA:
				PORTA = Copy_u8Value;
    11d0:	eb e3       	ldi	r30, 0x3B	; 59
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	8b 81       	ldd	r24, Y+3	; 0x03
    11d6:	80 83       	st	Z, r24
    11d8:	0e c0       	rjmp	.+28     	; 0x11f6 <DIO_enuSetPortValue+0x7e>
				break;
			case DIO_PORTB:
				PORTB = Copy_u8Value;
    11da:	e8 e3       	ldi	r30, 0x38	; 56
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
    11de:	8b 81       	ldd	r24, Y+3	; 0x03
    11e0:	80 83       	st	Z, r24
    11e2:	09 c0       	rjmp	.+18     	; 0x11f6 <DIO_enuSetPortValue+0x7e>
				break;
			case DIO_PORTC:
				PORTC = Copy_u8Value;
    11e4:	e5 e3       	ldi	r30, 0x35	; 53
    11e6:	f0 e0       	ldi	r31, 0x00	; 0
    11e8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ea:	80 83       	st	Z, r24
    11ec:	04 c0       	rjmp	.+8      	; 0x11f6 <DIO_enuSetPortValue+0x7e>
				break;
			case DIO_PORTD:
				PORTD = Copy_u8Value;
    11ee:	e2 e3       	ldi	r30, 0x32	; 50
    11f0:	f0 e0       	ldi	r31, 0x00	; 0
    11f2:	8b 81       	ldd	r24, Y+3	; 0x03
    11f4:	80 83       	st	Z, r24
				break;
			}
			Local_enuErrorState = ES_OK;
    11f6:	81 e0       	ldi	r24, 0x01	; 1
    11f8:	89 83       	std	Y+1, r24	; 0x01
    11fa:	02 c0       	rjmp	.+4      	; 0x1200 <DIO_enuSetPortValue+0x88>
		}
		else
		{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    11fc:	83 e0       	ldi	r24, 0x03	; 3
    11fe:	89 83       	std	Y+1, r24	; 0x01
		}
		return Local_enuErrorState;
    1200:	89 81       	ldd	r24, Y+1	; 0x01
}
    1202:	0f 90       	pop	r0
    1204:	0f 90       	pop	r0
    1206:	0f 90       	pop	r0
    1208:	0f 90       	pop	r0
    120a:	0f 90       	pop	r0
    120c:	cf 91       	pop	r28
    120e:	df 91       	pop	r29
    1210:	08 95       	ret

00001212 <DIO_enuTogPort>:

ES_t DIO_enuTogPort(u8 Copy_u8PortID)
{
    1212:	df 93       	push	r29
    1214:	cf 93       	push	r28
    1216:	00 d0       	rcall	.+0      	; 0x1218 <DIO_enuTogPort+0x6>
    1218:	00 d0       	rcall	.+0      	; 0x121a <DIO_enuTogPort+0x8>
    121a:	cd b7       	in	r28, 0x3d	; 61
    121c:	de b7       	in	r29, 0x3e	; 62
    121e:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    1220:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8PortID <= DIO_PORTD)
    1222:	8a 81       	ldd	r24, Y+2	; 0x02
    1224:	84 30       	cpi	r24, 0x04	; 4
    1226:	08 f0       	brcs	.+2      	; 0x122a <DIO_enuTogPort+0x18>
    1228:	41 c0       	rjmp	.+130    	; 0x12ac <DIO_enuTogPort+0x9a>
		{
			switch(Copy_u8PortID)
    122a:	8a 81       	ldd	r24, Y+2	; 0x02
    122c:	28 2f       	mov	r18, r24
    122e:	30 e0       	ldi	r19, 0x00	; 0
    1230:	3c 83       	std	Y+4, r19	; 0x04
    1232:	2b 83       	std	Y+3, r18	; 0x03
    1234:	8b 81       	ldd	r24, Y+3	; 0x03
    1236:	9c 81       	ldd	r25, Y+4	; 0x04
    1238:	81 30       	cpi	r24, 0x01	; 1
    123a:	91 05       	cpc	r25, r1
    123c:	e9 f0       	breq	.+58     	; 0x1278 <DIO_enuTogPort+0x66>
    123e:	2b 81       	ldd	r18, Y+3	; 0x03
    1240:	3c 81       	ldd	r19, Y+4	; 0x04
    1242:	22 30       	cpi	r18, 0x02	; 2
    1244:	31 05       	cpc	r19, r1
    1246:	2c f4       	brge	.+10     	; 0x1252 <DIO_enuTogPort+0x40>
    1248:	8b 81       	ldd	r24, Y+3	; 0x03
    124a:	9c 81       	ldd	r25, Y+4	; 0x04
    124c:	00 97       	sbiw	r24, 0x00	; 0
    124e:	61 f0       	breq	.+24     	; 0x1268 <DIO_enuTogPort+0x56>
    1250:	2a c0       	rjmp	.+84     	; 0x12a6 <DIO_enuTogPort+0x94>
    1252:	2b 81       	ldd	r18, Y+3	; 0x03
    1254:	3c 81       	ldd	r19, Y+4	; 0x04
    1256:	22 30       	cpi	r18, 0x02	; 2
    1258:	31 05       	cpc	r19, r1
    125a:	b1 f0       	breq	.+44     	; 0x1288 <DIO_enuTogPort+0x76>
    125c:	8b 81       	ldd	r24, Y+3	; 0x03
    125e:	9c 81       	ldd	r25, Y+4	; 0x04
    1260:	83 30       	cpi	r24, 0x03	; 3
    1262:	91 05       	cpc	r25, r1
    1264:	c9 f0       	breq	.+50     	; 0x1298 <DIO_enuTogPort+0x86>
    1266:	1f c0       	rjmp	.+62     	; 0x12a6 <DIO_enuTogPort+0x94>
			{
			case DIO_PORTA:
				PORTA = ~PORTA;
    1268:	ab e3       	ldi	r26, 0x3B	; 59
    126a:	b0 e0       	ldi	r27, 0x00	; 0
    126c:	eb e3       	ldi	r30, 0x3B	; 59
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	80 81       	ld	r24, Z
    1272:	80 95       	com	r24
    1274:	8c 93       	st	X, r24
    1276:	17 c0       	rjmp	.+46     	; 0x12a6 <DIO_enuTogPort+0x94>
				break;
			case DIO_PORTB:
				PORTB = ~PORTB;
    1278:	a8 e3       	ldi	r26, 0x38	; 56
    127a:	b0 e0       	ldi	r27, 0x00	; 0
    127c:	e8 e3       	ldi	r30, 0x38	; 56
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	80 81       	ld	r24, Z
    1282:	80 95       	com	r24
    1284:	8c 93       	st	X, r24
    1286:	0f c0       	rjmp	.+30     	; 0x12a6 <DIO_enuTogPort+0x94>
				break;
			case DIO_PORTC:
				PORTC = ~PORTC;
    1288:	a5 e3       	ldi	r26, 0x35	; 53
    128a:	b0 e0       	ldi	r27, 0x00	; 0
    128c:	e5 e3       	ldi	r30, 0x35	; 53
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	80 81       	ld	r24, Z
    1292:	80 95       	com	r24
    1294:	8c 93       	st	X, r24
    1296:	07 c0       	rjmp	.+14     	; 0x12a6 <DIO_enuTogPort+0x94>
				break;
			case DIO_PORTD:
				PORTD = ~PORTD;
    1298:	a2 e3       	ldi	r26, 0x32	; 50
    129a:	b0 e0       	ldi	r27, 0x00	; 0
    129c:	e2 e3       	ldi	r30, 0x32	; 50
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	80 81       	ld	r24, Z
    12a2:	80 95       	com	r24
    12a4:	8c 93       	st	X, r24
				break;
			}
			Local_enuErrorState = ES_OK;
    12a6:	81 e0       	ldi	r24, 0x01	; 1
    12a8:	89 83       	std	Y+1, r24	; 0x01
    12aa:	02 c0       	rjmp	.+4      	; 0x12b0 <DIO_enuTogPort+0x9e>
		}
		else
		{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    12ac:	83 e0       	ldi	r24, 0x03	; 3
    12ae:	89 83       	std	Y+1, r24	; 0x01
		}
		return Local_enuErrorState;
    12b0:	89 81       	ldd	r24, Y+1	; 0x01
}
    12b2:	0f 90       	pop	r0
    12b4:	0f 90       	pop	r0
    12b6:	0f 90       	pop	r0
    12b8:	0f 90       	pop	r0
    12ba:	cf 91       	pop	r28
    12bc:	df 91       	pop	r29
    12be:	08 95       	ret

000012c0 <DIO_enuGetPortValue>:

ES_t DIO_enuGetPortValue(u8 Copy_u8PortID , u8 *Copy_u8Value)
{
    12c0:	df 93       	push	r29
    12c2:	cf 93       	push	r28
    12c4:	00 d0       	rcall	.+0      	; 0x12c6 <DIO_enuGetPortValue+0x6>
    12c6:	00 d0       	rcall	.+0      	; 0x12c8 <DIO_enuGetPortValue+0x8>
    12c8:	00 d0       	rcall	.+0      	; 0x12ca <DIO_enuGetPortValue+0xa>
    12ca:	cd b7       	in	r28, 0x3d	; 61
    12cc:	de b7       	in	r29, 0x3e	; 62
    12ce:	8a 83       	std	Y+2, r24	; 0x02
    12d0:	7c 83       	std	Y+4, r23	; 0x04
    12d2:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    12d4:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8Value != NULL)
    12d6:	8b 81       	ldd	r24, Y+3	; 0x03
    12d8:	9c 81       	ldd	r25, Y+4	; 0x04
    12da:	00 97       	sbiw	r24, 0x00	; 0
    12dc:	09 f4       	brne	.+2      	; 0x12e0 <DIO_enuGetPortValue+0x20>
    12de:	43 c0       	rjmp	.+134    	; 0x1366 <DIO_enuGetPortValue+0xa6>
	{
		if(Copy_u8PortID <= DIO_PORTD)
    12e0:	8a 81       	ldd	r24, Y+2	; 0x02
    12e2:	84 30       	cpi	r24, 0x04	; 4
    12e4:	e8 f5       	brcc	.+122    	; 0x1360 <DIO_enuGetPortValue+0xa0>
			{
				switch(Copy_u8PortID)
    12e6:	8a 81       	ldd	r24, Y+2	; 0x02
    12e8:	28 2f       	mov	r18, r24
    12ea:	30 e0       	ldi	r19, 0x00	; 0
    12ec:	3e 83       	std	Y+6, r19	; 0x06
    12ee:	2d 83       	std	Y+5, r18	; 0x05
    12f0:	8d 81       	ldd	r24, Y+5	; 0x05
    12f2:	9e 81       	ldd	r25, Y+6	; 0x06
    12f4:	81 30       	cpi	r24, 0x01	; 1
    12f6:	91 05       	cpc	r25, r1
    12f8:	e1 f0       	breq	.+56     	; 0x1332 <DIO_enuGetPortValue+0x72>
    12fa:	2d 81       	ldd	r18, Y+5	; 0x05
    12fc:	3e 81       	ldd	r19, Y+6	; 0x06
    12fe:	22 30       	cpi	r18, 0x02	; 2
    1300:	31 05       	cpc	r19, r1
    1302:	2c f4       	brge	.+10     	; 0x130e <DIO_enuGetPortValue+0x4e>
    1304:	8d 81       	ldd	r24, Y+5	; 0x05
    1306:	9e 81       	ldd	r25, Y+6	; 0x06
    1308:	00 97       	sbiw	r24, 0x00	; 0
    130a:	61 f0       	breq	.+24     	; 0x1324 <DIO_enuGetPortValue+0x64>
    130c:	26 c0       	rjmp	.+76     	; 0x135a <DIO_enuGetPortValue+0x9a>
    130e:	2d 81       	ldd	r18, Y+5	; 0x05
    1310:	3e 81       	ldd	r19, Y+6	; 0x06
    1312:	22 30       	cpi	r18, 0x02	; 2
    1314:	31 05       	cpc	r19, r1
    1316:	a1 f0       	breq	.+40     	; 0x1340 <DIO_enuGetPortValue+0x80>
    1318:	8d 81       	ldd	r24, Y+5	; 0x05
    131a:	9e 81       	ldd	r25, Y+6	; 0x06
    131c:	83 30       	cpi	r24, 0x03	; 3
    131e:	91 05       	cpc	r25, r1
    1320:	b1 f0       	breq	.+44     	; 0x134e <DIO_enuGetPortValue+0x8e>
    1322:	1b c0       	rjmp	.+54     	; 0x135a <DIO_enuGetPortValue+0x9a>
				{
				case DIO_PORTA:
					*Copy_u8Value = PINA;
    1324:	e9 e3       	ldi	r30, 0x39	; 57
    1326:	f0 e0       	ldi	r31, 0x00	; 0
    1328:	80 81       	ld	r24, Z
    132a:	eb 81       	ldd	r30, Y+3	; 0x03
    132c:	fc 81       	ldd	r31, Y+4	; 0x04
    132e:	80 83       	st	Z, r24
    1330:	14 c0       	rjmp	.+40     	; 0x135a <DIO_enuGetPortValue+0x9a>
					break;
				case DIO_PORTB:
					*Copy_u8Value = PINB;
    1332:	e6 e3       	ldi	r30, 0x36	; 54
    1334:	f0 e0       	ldi	r31, 0x00	; 0
    1336:	80 81       	ld	r24, Z
    1338:	eb 81       	ldd	r30, Y+3	; 0x03
    133a:	fc 81       	ldd	r31, Y+4	; 0x04
    133c:	80 83       	st	Z, r24
    133e:	0d c0       	rjmp	.+26     	; 0x135a <DIO_enuGetPortValue+0x9a>
					break;
				case DIO_PORTC:
					*Copy_u8Value = PINC;
    1340:	e3 e3       	ldi	r30, 0x33	; 51
    1342:	f0 e0       	ldi	r31, 0x00	; 0
    1344:	80 81       	ld	r24, Z
    1346:	eb 81       	ldd	r30, Y+3	; 0x03
    1348:	fc 81       	ldd	r31, Y+4	; 0x04
    134a:	80 83       	st	Z, r24
    134c:	06 c0       	rjmp	.+12     	; 0x135a <DIO_enuGetPortValue+0x9a>
					break;
				case DIO_PORTD:
					*Copy_u8Value = PIND;
    134e:	e0 e3       	ldi	r30, 0x30	; 48
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	80 81       	ld	r24, Z
    1354:	eb 81       	ldd	r30, Y+3	; 0x03
    1356:	fc 81       	ldd	r31, Y+4	; 0x04
    1358:	80 83       	st	Z, r24
					break;
				}
				Local_enuErrorState = ES_OK;
    135a:	81 e0       	ldi	r24, 0x01	; 1
    135c:	89 83       	std	Y+1, r24	; 0x01
    135e:	05 c0       	rjmp	.+10     	; 0x136a <DIO_enuGetPortValue+0xaa>
			}
			else
			{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    1360:	83 e0       	ldi	r24, 0x03	; 3
    1362:	89 83       	std	Y+1, r24	; 0x01
    1364:	02 c0       	rjmp	.+4      	; 0x136a <DIO_enuGetPortValue+0xaa>
			}

	}
	else
	{
		Local_enuErrorState = ES_NULL_POINTER;
    1366:	82 e0       	ldi	r24, 0x02	; 2
    1368:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    136a:	89 81       	ldd	r24, Y+1	; 0x01
}
    136c:	26 96       	adiw	r28, 0x06	; 6
    136e:	0f b6       	in	r0, 0x3f	; 63
    1370:	f8 94       	cli
    1372:	de bf       	out	0x3e, r29	; 62
    1374:	0f be       	out	0x3f, r0	; 63
    1376:	cd bf       	out	0x3d, r28	; 61
    1378:	cf 91       	pop	r28
    137a:	df 91       	pop	r29
    137c:	08 95       	ret

0000137e <DIO_enuSetPinDirection>:

ES_t DIO_enuSetPinDirection(u8 Copy_u8PortID , u8 Copy_u8PinID ,u8 Copy_u8Value)
{
    137e:	df 93       	push	r29
    1380:	cf 93       	push	r28
    1382:	00 d0       	rcall	.+0      	; 0x1384 <DIO_enuSetPinDirection+0x6>
    1384:	00 d0       	rcall	.+0      	; 0x1386 <DIO_enuSetPinDirection+0x8>
    1386:	00 d0       	rcall	.+0      	; 0x1388 <DIO_enuSetPinDirection+0xa>
    1388:	cd b7       	in	r28, 0x3d	; 61
    138a:	de b7       	in	r29, 0x3e	; 62
    138c:	8a 83       	std	Y+2, r24	; 0x02
    138e:	6b 83       	std	Y+3, r22	; 0x03
    1390:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
    1392:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8PortID <= DIO_PORTD && Copy_u8PinID <= DIO_PIN7 && Copy_u8Value <= OUTPUT)
    1394:	8a 81       	ldd	r24, Y+2	; 0x02
    1396:	84 30       	cpi	r24, 0x04	; 4
    1398:	08 f0       	brcs	.+2      	; 0x139c <DIO_enuSetPinDirection+0x1e>
    139a:	d1 c0       	rjmp	.+418    	; 0x153e <DIO_enuSetPinDirection+0x1c0>
    139c:	8b 81       	ldd	r24, Y+3	; 0x03
    139e:	88 30       	cpi	r24, 0x08	; 8
    13a0:	08 f0       	brcs	.+2      	; 0x13a4 <DIO_enuSetPinDirection+0x26>
    13a2:	cd c0       	rjmp	.+410    	; 0x153e <DIO_enuSetPinDirection+0x1c0>
    13a4:	8c 81       	ldd	r24, Y+4	; 0x04
    13a6:	82 30       	cpi	r24, 0x02	; 2
    13a8:	08 f0       	brcs	.+2      	; 0x13ac <DIO_enuSetPinDirection+0x2e>
    13aa:	c9 c0       	rjmp	.+402    	; 0x153e <DIO_enuSetPinDirection+0x1c0>
	{
		switch(Copy_u8PortID)
    13ac:	8a 81       	ldd	r24, Y+2	; 0x02
    13ae:	28 2f       	mov	r18, r24
    13b0:	30 e0       	ldi	r19, 0x00	; 0
    13b2:	3e 83       	std	Y+6, r19	; 0x06
    13b4:	2d 83       	std	Y+5, r18	; 0x05
    13b6:	6d 81       	ldd	r22, Y+5	; 0x05
    13b8:	7e 81       	ldd	r23, Y+6	; 0x06
    13ba:	61 30       	cpi	r22, 0x01	; 1
    13bc:	71 05       	cpc	r23, r1
    13be:	09 f4       	brne	.+2      	; 0x13c2 <DIO_enuSetPinDirection+0x44>
    13c0:	41 c0       	rjmp	.+130    	; 0x1444 <DIO_enuSetPinDirection+0xc6>
    13c2:	8d 81       	ldd	r24, Y+5	; 0x05
    13c4:	9e 81       	ldd	r25, Y+6	; 0x06
    13c6:	82 30       	cpi	r24, 0x02	; 2
    13c8:	91 05       	cpc	r25, r1
    13ca:	34 f4       	brge	.+12     	; 0x13d8 <DIO_enuSetPinDirection+0x5a>
    13cc:	2d 81       	ldd	r18, Y+5	; 0x05
    13ce:	3e 81       	ldd	r19, Y+6	; 0x06
    13d0:	21 15       	cp	r18, r1
    13d2:	31 05       	cpc	r19, r1
    13d4:	71 f0       	breq	.+28     	; 0x13f2 <DIO_enuSetPinDirection+0x74>
    13d6:	b0 c0       	rjmp	.+352    	; 0x1538 <DIO_enuSetPinDirection+0x1ba>
    13d8:	6d 81       	ldd	r22, Y+5	; 0x05
    13da:	7e 81       	ldd	r23, Y+6	; 0x06
    13dc:	62 30       	cpi	r22, 0x02	; 2
    13de:	71 05       	cpc	r23, r1
    13e0:	09 f4       	brne	.+2      	; 0x13e4 <DIO_enuSetPinDirection+0x66>
    13e2:	59 c0       	rjmp	.+178    	; 0x1496 <DIO_enuSetPinDirection+0x118>
    13e4:	8d 81       	ldd	r24, Y+5	; 0x05
    13e6:	9e 81       	ldd	r25, Y+6	; 0x06
    13e8:	83 30       	cpi	r24, 0x03	; 3
    13ea:	91 05       	cpc	r25, r1
    13ec:	09 f4       	brne	.+2      	; 0x13f0 <DIO_enuSetPinDirection+0x72>
    13ee:	7c c0       	rjmp	.+248    	; 0x14e8 <DIO_enuSetPinDirection+0x16a>
    13f0:	a3 c0       	rjmp	.+326    	; 0x1538 <DIO_enuSetPinDirection+0x1ba>
		{
		case DIO_PORTA:
			DDRA &= ~(DIO_MASK_BIT<<Copy_u8PinID);
    13f2:	aa e3       	ldi	r26, 0x3A	; 58
    13f4:	b0 e0       	ldi	r27, 0x00	; 0
    13f6:	ea e3       	ldi	r30, 0x3A	; 58
    13f8:	f0 e0       	ldi	r31, 0x00	; 0
    13fa:	80 81       	ld	r24, Z
    13fc:	48 2f       	mov	r20, r24
    13fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1400:	28 2f       	mov	r18, r24
    1402:	30 e0       	ldi	r19, 0x00	; 0
    1404:	81 e0       	ldi	r24, 0x01	; 1
    1406:	90 e0       	ldi	r25, 0x00	; 0
    1408:	02 c0       	rjmp	.+4      	; 0x140e <DIO_enuSetPinDirection+0x90>
    140a:	88 0f       	add	r24, r24
    140c:	99 1f       	adc	r25, r25
    140e:	2a 95       	dec	r18
    1410:	e2 f7       	brpl	.-8      	; 0x140a <DIO_enuSetPinDirection+0x8c>
    1412:	80 95       	com	r24
    1414:	84 23       	and	r24, r20
    1416:	8c 93       	st	X, r24
			DDRA |= (Copy_u8Value<<Copy_u8PinID);
    1418:	aa e3       	ldi	r26, 0x3A	; 58
    141a:	b0 e0       	ldi	r27, 0x00	; 0
    141c:	ea e3       	ldi	r30, 0x3A	; 58
    141e:	f0 e0       	ldi	r31, 0x00	; 0
    1420:	80 81       	ld	r24, Z
    1422:	48 2f       	mov	r20, r24
    1424:	8c 81       	ldd	r24, Y+4	; 0x04
    1426:	28 2f       	mov	r18, r24
    1428:	30 e0       	ldi	r19, 0x00	; 0
    142a:	8b 81       	ldd	r24, Y+3	; 0x03
    142c:	88 2f       	mov	r24, r24
    142e:	90 e0       	ldi	r25, 0x00	; 0
    1430:	b9 01       	movw	r22, r18
    1432:	02 c0       	rjmp	.+4      	; 0x1438 <DIO_enuSetPinDirection+0xba>
    1434:	66 0f       	add	r22, r22
    1436:	77 1f       	adc	r23, r23
    1438:	8a 95       	dec	r24
    143a:	e2 f7       	brpl	.-8      	; 0x1434 <DIO_enuSetPinDirection+0xb6>
    143c:	cb 01       	movw	r24, r22
    143e:	84 2b       	or	r24, r20
    1440:	8c 93       	st	X, r24
    1442:	7a c0       	rjmp	.+244    	; 0x1538 <DIO_enuSetPinDirection+0x1ba>
			break;
		case DIO_PORTB:
			DDRB &= ~(DIO_MASK_BIT<<Copy_u8PinID);
    1444:	a7 e3       	ldi	r26, 0x37	; 55
    1446:	b0 e0       	ldi	r27, 0x00	; 0
    1448:	e7 e3       	ldi	r30, 0x37	; 55
    144a:	f0 e0       	ldi	r31, 0x00	; 0
    144c:	80 81       	ld	r24, Z
    144e:	48 2f       	mov	r20, r24
    1450:	8b 81       	ldd	r24, Y+3	; 0x03
    1452:	28 2f       	mov	r18, r24
    1454:	30 e0       	ldi	r19, 0x00	; 0
    1456:	81 e0       	ldi	r24, 0x01	; 1
    1458:	90 e0       	ldi	r25, 0x00	; 0
    145a:	02 c0       	rjmp	.+4      	; 0x1460 <DIO_enuSetPinDirection+0xe2>
    145c:	88 0f       	add	r24, r24
    145e:	99 1f       	adc	r25, r25
    1460:	2a 95       	dec	r18
    1462:	e2 f7       	brpl	.-8      	; 0x145c <DIO_enuSetPinDirection+0xde>
    1464:	80 95       	com	r24
    1466:	84 23       	and	r24, r20
    1468:	8c 93       	st	X, r24
			DDRB |= (Copy_u8Value<<Copy_u8PinID);
    146a:	a7 e3       	ldi	r26, 0x37	; 55
    146c:	b0 e0       	ldi	r27, 0x00	; 0
    146e:	e7 e3       	ldi	r30, 0x37	; 55
    1470:	f0 e0       	ldi	r31, 0x00	; 0
    1472:	80 81       	ld	r24, Z
    1474:	48 2f       	mov	r20, r24
    1476:	8c 81       	ldd	r24, Y+4	; 0x04
    1478:	28 2f       	mov	r18, r24
    147a:	30 e0       	ldi	r19, 0x00	; 0
    147c:	8b 81       	ldd	r24, Y+3	; 0x03
    147e:	88 2f       	mov	r24, r24
    1480:	90 e0       	ldi	r25, 0x00	; 0
    1482:	b9 01       	movw	r22, r18
    1484:	02 c0       	rjmp	.+4      	; 0x148a <DIO_enuSetPinDirection+0x10c>
    1486:	66 0f       	add	r22, r22
    1488:	77 1f       	adc	r23, r23
    148a:	8a 95       	dec	r24
    148c:	e2 f7       	brpl	.-8      	; 0x1486 <DIO_enuSetPinDirection+0x108>
    148e:	cb 01       	movw	r24, r22
    1490:	84 2b       	or	r24, r20
    1492:	8c 93       	st	X, r24
    1494:	51 c0       	rjmp	.+162    	; 0x1538 <DIO_enuSetPinDirection+0x1ba>
			break;
		case DIO_PORTC:
			DDRC &= ~(DIO_MASK_BIT<<Copy_u8PinID);
    1496:	a4 e3       	ldi	r26, 0x34	; 52
    1498:	b0 e0       	ldi	r27, 0x00	; 0
    149a:	e4 e3       	ldi	r30, 0x34	; 52
    149c:	f0 e0       	ldi	r31, 0x00	; 0
    149e:	80 81       	ld	r24, Z
    14a0:	48 2f       	mov	r20, r24
    14a2:	8b 81       	ldd	r24, Y+3	; 0x03
    14a4:	28 2f       	mov	r18, r24
    14a6:	30 e0       	ldi	r19, 0x00	; 0
    14a8:	81 e0       	ldi	r24, 0x01	; 1
    14aa:	90 e0       	ldi	r25, 0x00	; 0
    14ac:	02 c0       	rjmp	.+4      	; 0x14b2 <DIO_enuSetPinDirection+0x134>
    14ae:	88 0f       	add	r24, r24
    14b0:	99 1f       	adc	r25, r25
    14b2:	2a 95       	dec	r18
    14b4:	e2 f7       	brpl	.-8      	; 0x14ae <DIO_enuSetPinDirection+0x130>
    14b6:	80 95       	com	r24
    14b8:	84 23       	and	r24, r20
    14ba:	8c 93       	st	X, r24
			DDRC |= (Copy_u8Value<<Copy_u8PinID);
    14bc:	a4 e3       	ldi	r26, 0x34	; 52
    14be:	b0 e0       	ldi	r27, 0x00	; 0
    14c0:	e4 e3       	ldi	r30, 0x34	; 52
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	48 2f       	mov	r20, r24
    14c8:	8c 81       	ldd	r24, Y+4	; 0x04
    14ca:	28 2f       	mov	r18, r24
    14cc:	30 e0       	ldi	r19, 0x00	; 0
    14ce:	8b 81       	ldd	r24, Y+3	; 0x03
    14d0:	88 2f       	mov	r24, r24
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	b9 01       	movw	r22, r18
    14d6:	02 c0       	rjmp	.+4      	; 0x14dc <DIO_enuSetPinDirection+0x15e>
    14d8:	66 0f       	add	r22, r22
    14da:	77 1f       	adc	r23, r23
    14dc:	8a 95       	dec	r24
    14de:	e2 f7       	brpl	.-8      	; 0x14d8 <DIO_enuSetPinDirection+0x15a>
    14e0:	cb 01       	movw	r24, r22
    14e2:	84 2b       	or	r24, r20
    14e4:	8c 93       	st	X, r24
    14e6:	28 c0       	rjmp	.+80     	; 0x1538 <DIO_enuSetPinDirection+0x1ba>
			break;
		case DIO_PORTD:
			DDRD &= ~(DIO_MASK_BIT<<Copy_u8PinID);
    14e8:	a1 e3       	ldi	r26, 0x31	; 49
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	e1 e3       	ldi	r30, 0x31	; 49
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	48 2f       	mov	r20, r24
    14f4:	8b 81       	ldd	r24, Y+3	; 0x03
    14f6:	28 2f       	mov	r18, r24
    14f8:	30 e0       	ldi	r19, 0x00	; 0
    14fa:	81 e0       	ldi	r24, 0x01	; 1
    14fc:	90 e0       	ldi	r25, 0x00	; 0
    14fe:	02 c0       	rjmp	.+4      	; 0x1504 <DIO_enuSetPinDirection+0x186>
    1500:	88 0f       	add	r24, r24
    1502:	99 1f       	adc	r25, r25
    1504:	2a 95       	dec	r18
    1506:	e2 f7       	brpl	.-8      	; 0x1500 <DIO_enuSetPinDirection+0x182>
    1508:	80 95       	com	r24
    150a:	84 23       	and	r24, r20
    150c:	8c 93       	st	X, r24
			DDRD |= (Copy_u8Value<<Copy_u8PinID);
    150e:	a1 e3       	ldi	r26, 0x31	; 49
    1510:	b0 e0       	ldi	r27, 0x00	; 0
    1512:	e1 e3       	ldi	r30, 0x31	; 49
    1514:	f0 e0       	ldi	r31, 0x00	; 0
    1516:	80 81       	ld	r24, Z
    1518:	48 2f       	mov	r20, r24
    151a:	8c 81       	ldd	r24, Y+4	; 0x04
    151c:	28 2f       	mov	r18, r24
    151e:	30 e0       	ldi	r19, 0x00	; 0
    1520:	8b 81       	ldd	r24, Y+3	; 0x03
    1522:	88 2f       	mov	r24, r24
    1524:	90 e0       	ldi	r25, 0x00	; 0
    1526:	b9 01       	movw	r22, r18
    1528:	02 c0       	rjmp	.+4      	; 0x152e <DIO_enuSetPinDirection+0x1b0>
    152a:	66 0f       	add	r22, r22
    152c:	77 1f       	adc	r23, r23
    152e:	8a 95       	dec	r24
    1530:	e2 f7       	brpl	.-8      	; 0x152a <DIO_enuSetPinDirection+0x1ac>
    1532:	cb 01       	movw	r24, r22
    1534:	84 2b       	or	r24, r20
    1536:	8c 93       	st	X, r24
			break;
		}
		Local_enuErrorState = ES_OK;
    1538:	81 e0       	ldi	r24, 0x01	; 1
    153a:	89 83       	std	Y+1, r24	; 0x01
    153c:	02 c0       	rjmp	.+4      	; 0x1542 <DIO_enuSetPinDirection+0x1c4>
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    153e:	83 e0       	ldi	r24, 0x03	; 3
    1540:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    1542:	89 81       	ldd	r24, Y+1	; 0x01
}
    1544:	26 96       	adiw	r28, 0x06	; 6
    1546:	0f b6       	in	r0, 0x3f	; 63
    1548:	f8 94       	cli
    154a:	de bf       	out	0x3e, r29	; 62
    154c:	0f be       	out	0x3f, r0	; 63
    154e:	cd bf       	out	0x3d, r28	; 61
    1550:	cf 91       	pop	r28
    1552:	df 91       	pop	r29
    1554:	08 95       	ret

00001556 <DIO_enuSetPinValue>:

ES_t DIO_enuSetPinValue(u8 Copy_u8PortID , u8 Copy_u8PinID , u8 Copy_u8Value)
{
    1556:	df 93       	push	r29
    1558:	cf 93       	push	r28
    155a:	00 d0       	rcall	.+0      	; 0x155c <DIO_enuSetPinValue+0x6>
    155c:	00 d0       	rcall	.+0      	; 0x155e <DIO_enuSetPinValue+0x8>
    155e:	00 d0       	rcall	.+0      	; 0x1560 <DIO_enuSetPinValue+0xa>
    1560:	cd b7       	in	r28, 0x3d	; 61
    1562:	de b7       	in	r29, 0x3e	; 62
    1564:	8a 83       	std	Y+2, r24	; 0x02
    1566:	6b 83       	std	Y+3, r22	; 0x03
    1568:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
    156a:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8PortID <= DIO_PORTD && Copy_u8PinID <= DIO_PIN7 && Copy_u8Value <= OUTPUT)
    156c:	8a 81       	ldd	r24, Y+2	; 0x02
    156e:	84 30       	cpi	r24, 0x04	; 4
    1570:	08 f0       	brcs	.+2      	; 0x1574 <DIO_enuSetPinValue+0x1e>
    1572:	d1 c0       	rjmp	.+418    	; 0x1716 <DIO_enuSetPinValue+0x1c0>
    1574:	8b 81       	ldd	r24, Y+3	; 0x03
    1576:	88 30       	cpi	r24, 0x08	; 8
    1578:	08 f0       	brcs	.+2      	; 0x157c <DIO_enuSetPinValue+0x26>
    157a:	cd c0       	rjmp	.+410    	; 0x1716 <DIO_enuSetPinValue+0x1c0>
    157c:	8c 81       	ldd	r24, Y+4	; 0x04
    157e:	82 30       	cpi	r24, 0x02	; 2
    1580:	08 f0       	brcs	.+2      	; 0x1584 <DIO_enuSetPinValue+0x2e>
    1582:	c9 c0       	rjmp	.+402    	; 0x1716 <DIO_enuSetPinValue+0x1c0>
		{
			switch(Copy_u8PortID)
    1584:	8a 81       	ldd	r24, Y+2	; 0x02
    1586:	28 2f       	mov	r18, r24
    1588:	30 e0       	ldi	r19, 0x00	; 0
    158a:	3e 83       	std	Y+6, r19	; 0x06
    158c:	2d 83       	std	Y+5, r18	; 0x05
    158e:	6d 81       	ldd	r22, Y+5	; 0x05
    1590:	7e 81       	ldd	r23, Y+6	; 0x06
    1592:	61 30       	cpi	r22, 0x01	; 1
    1594:	71 05       	cpc	r23, r1
    1596:	09 f4       	brne	.+2      	; 0x159a <DIO_enuSetPinValue+0x44>
    1598:	41 c0       	rjmp	.+130    	; 0x161c <DIO_enuSetPinValue+0xc6>
    159a:	8d 81       	ldd	r24, Y+5	; 0x05
    159c:	9e 81       	ldd	r25, Y+6	; 0x06
    159e:	82 30       	cpi	r24, 0x02	; 2
    15a0:	91 05       	cpc	r25, r1
    15a2:	34 f4       	brge	.+12     	; 0x15b0 <DIO_enuSetPinValue+0x5a>
    15a4:	2d 81       	ldd	r18, Y+5	; 0x05
    15a6:	3e 81       	ldd	r19, Y+6	; 0x06
    15a8:	21 15       	cp	r18, r1
    15aa:	31 05       	cpc	r19, r1
    15ac:	71 f0       	breq	.+28     	; 0x15ca <DIO_enuSetPinValue+0x74>
    15ae:	b0 c0       	rjmp	.+352    	; 0x1710 <DIO_enuSetPinValue+0x1ba>
    15b0:	6d 81       	ldd	r22, Y+5	; 0x05
    15b2:	7e 81       	ldd	r23, Y+6	; 0x06
    15b4:	62 30       	cpi	r22, 0x02	; 2
    15b6:	71 05       	cpc	r23, r1
    15b8:	09 f4       	brne	.+2      	; 0x15bc <DIO_enuSetPinValue+0x66>
    15ba:	59 c0       	rjmp	.+178    	; 0x166e <DIO_enuSetPinValue+0x118>
    15bc:	8d 81       	ldd	r24, Y+5	; 0x05
    15be:	9e 81       	ldd	r25, Y+6	; 0x06
    15c0:	83 30       	cpi	r24, 0x03	; 3
    15c2:	91 05       	cpc	r25, r1
    15c4:	09 f4       	brne	.+2      	; 0x15c8 <DIO_enuSetPinValue+0x72>
    15c6:	7c c0       	rjmp	.+248    	; 0x16c0 <DIO_enuSetPinValue+0x16a>
    15c8:	a3 c0       	rjmp	.+326    	; 0x1710 <DIO_enuSetPinValue+0x1ba>
			{
			case DIO_PORTA:
				PORTA &= ~(DIO_MASK_BIT<<Copy_u8PinID);
    15ca:	ab e3       	ldi	r26, 0x3B	; 59
    15cc:	b0 e0       	ldi	r27, 0x00	; 0
    15ce:	eb e3       	ldi	r30, 0x3B	; 59
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	80 81       	ld	r24, Z
    15d4:	48 2f       	mov	r20, r24
    15d6:	8b 81       	ldd	r24, Y+3	; 0x03
    15d8:	28 2f       	mov	r18, r24
    15da:	30 e0       	ldi	r19, 0x00	; 0
    15dc:	81 e0       	ldi	r24, 0x01	; 1
    15de:	90 e0       	ldi	r25, 0x00	; 0
    15e0:	02 c0       	rjmp	.+4      	; 0x15e6 <DIO_enuSetPinValue+0x90>
    15e2:	88 0f       	add	r24, r24
    15e4:	99 1f       	adc	r25, r25
    15e6:	2a 95       	dec	r18
    15e8:	e2 f7       	brpl	.-8      	; 0x15e2 <DIO_enuSetPinValue+0x8c>
    15ea:	80 95       	com	r24
    15ec:	84 23       	and	r24, r20
    15ee:	8c 93       	st	X, r24
				PORTA |= (Copy_u8Value<<Copy_u8PinID);
    15f0:	ab e3       	ldi	r26, 0x3B	; 59
    15f2:	b0 e0       	ldi	r27, 0x00	; 0
    15f4:	eb e3       	ldi	r30, 0x3B	; 59
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	80 81       	ld	r24, Z
    15fa:	48 2f       	mov	r20, r24
    15fc:	8c 81       	ldd	r24, Y+4	; 0x04
    15fe:	28 2f       	mov	r18, r24
    1600:	30 e0       	ldi	r19, 0x00	; 0
    1602:	8b 81       	ldd	r24, Y+3	; 0x03
    1604:	88 2f       	mov	r24, r24
    1606:	90 e0       	ldi	r25, 0x00	; 0
    1608:	b9 01       	movw	r22, r18
    160a:	02 c0       	rjmp	.+4      	; 0x1610 <DIO_enuSetPinValue+0xba>
    160c:	66 0f       	add	r22, r22
    160e:	77 1f       	adc	r23, r23
    1610:	8a 95       	dec	r24
    1612:	e2 f7       	brpl	.-8      	; 0x160c <DIO_enuSetPinValue+0xb6>
    1614:	cb 01       	movw	r24, r22
    1616:	84 2b       	or	r24, r20
    1618:	8c 93       	st	X, r24
    161a:	7a c0       	rjmp	.+244    	; 0x1710 <DIO_enuSetPinValue+0x1ba>
				break;
			case DIO_PORTB:
				PORTB &= ~(DIO_MASK_BIT<<Copy_u8PinID);
    161c:	a8 e3       	ldi	r26, 0x38	; 56
    161e:	b0 e0       	ldi	r27, 0x00	; 0
    1620:	e8 e3       	ldi	r30, 0x38	; 56
    1622:	f0 e0       	ldi	r31, 0x00	; 0
    1624:	80 81       	ld	r24, Z
    1626:	48 2f       	mov	r20, r24
    1628:	8b 81       	ldd	r24, Y+3	; 0x03
    162a:	28 2f       	mov	r18, r24
    162c:	30 e0       	ldi	r19, 0x00	; 0
    162e:	81 e0       	ldi	r24, 0x01	; 1
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	02 c0       	rjmp	.+4      	; 0x1638 <DIO_enuSetPinValue+0xe2>
    1634:	88 0f       	add	r24, r24
    1636:	99 1f       	adc	r25, r25
    1638:	2a 95       	dec	r18
    163a:	e2 f7       	brpl	.-8      	; 0x1634 <DIO_enuSetPinValue+0xde>
    163c:	80 95       	com	r24
    163e:	84 23       	and	r24, r20
    1640:	8c 93       	st	X, r24
				PORTB |= (Copy_u8Value<<Copy_u8PinID);
    1642:	a8 e3       	ldi	r26, 0x38	; 56
    1644:	b0 e0       	ldi	r27, 0x00	; 0
    1646:	e8 e3       	ldi	r30, 0x38	; 56
    1648:	f0 e0       	ldi	r31, 0x00	; 0
    164a:	80 81       	ld	r24, Z
    164c:	48 2f       	mov	r20, r24
    164e:	8c 81       	ldd	r24, Y+4	; 0x04
    1650:	28 2f       	mov	r18, r24
    1652:	30 e0       	ldi	r19, 0x00	; 0
    1654:	8b 81       	ldd	r24, Y+3	; 0x03
    1656:	88 2f       	mov	r24, r24
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	b9 01       	movw	r22, r18
    165c:	02 c0       	rjmp	.+4      	; 0x1662 <DIO_enuSetPinValue+0x10c>
    165e:	66 0f       	add	r22, r22
    1660:	77 1f       	adc	r23, r23
    1662:	8a 95       	dec	r24
    1664:	e2 f7       	brpl	.-8      	; 0x165e <DIO_enuSetPinValue+0x108>
    1666:	cb 01       	movw	r24, r22
    1668:	84 2b       	or	r24, r20
    166a:	8c 93       	st	X, r24
    166c:	51 c0       	rjmp	.+162    	; 0x1710 <DIO_enuSetPinValue+0x1ba>
				break;
			case DIO_PORTC:
				PORTC &= ~(DIO_MASK_BIT<<Copy_u8PinID);
    166e:	a5 e3       	ldi	r26, 0x35	; 53
    1670:	b0 e0       	ldi	r27, 0x00	; 0
    1672:	e5 e3       	ldi	r30, 0x35	; 53
    1674:	f0 e0       	ldi	r31, 0x00	; 0
    1676:	80 81       	ld	r24, Z
    1678:	48 2f       	mov	r20, r24
    167a:	8b 81       	ldd	r24, Y+3	; 0x03
    167c:	28 2f       	mov	r18, r24
    167e:	30 e0       	ldi	r19, 0x00	; 0
    1680:	81 e0       	ldi	r24, 0x01	; 1
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	02 c0       	rjmp	.+4      	; 0x168a <DIO_enuSetPinValue+0x134>
    1686:	88 0f       	add	r24, r24
    1688:	99 1f       	adc	r25, r25
    168a:	2a 95       	dec	r18
    168c:	e2 f7       	brpl	.-8      	; 0x1686 <DIO_enuSetPinValue+0x130>
    168e:	80 95       	com	r24
    1690:	84 23       	and	r24, r20
    1692:	8c 93       	st	X, r24
				PORTC |= (Copy_u8Value<<Copy_u8PinID);
    1694:	a5 e3       	ldi	r26, 0x35	; 53
    1696:	b0 e0       	ldi	r27, 0x00	; 0
    1698:	e5 e3       	ldi	r30, 0x35	; 53
    169a:	f0 e0       	ldi	r31, 0x00	; 0
    169c:	80 81       	ld	r24, Z
    169e:	48 2f       	mov	r20, r24
    16a0:	8c 81       	ldd	r24, Y+4	; 0x04
    16a2:	28 2f       	mov	r18, r24
    16a4:	30 e0       	ldi	r19, 0x00	; 0
    16a6:	8b 81       	ldd	r24, Y+3	; 0x03
    16a8:	88 2f       	mov	r24, r24
    16aa:	90 e0       	ldi	r25, 0x00	; 0
    16ac:	b9 01       	movw	r22, r18
    16ae:	02 c0       	rjmp	.+4      	; 0x16b4 <DIO_enuSetPinValue+0x15e>
    16b0:	66 0f       	add	r22, r22
    16b2:	77 1f       	adc	r23, r23
    16b4:	8a 95       	dec	r24
    16b6:	e2 f7       	brpl	.-8      	; 0x16b0 <DIO_enuSetPinValue+0x15a>
    16b8:	cb 01       	movw	r24, r22
    16ba:	84 2b       	or	r24, r20
    16bc:	8c 93       	st	X, r24
    16be:	28 c0       	rjmp	.+80     	; 0x1710 <DIO_enuSetPinValue+0x1ba>
				break;
			case DIO_PORTD:
				PORTD &= ~(DIO_MASK_BIT<<Copy_u8PinID);
    16c0:	a2 e3       	ldi	r26, 0x32	; 50
    16c2:	b0 e0       	ldi	r27, 0x00	; 0
    16c4:	e2 e3       	ldi	r30, 0x32	; 50
    16c6:	f0 e0       	ldi	r31, 0x00	; 0
    16c8:	80 81       	ld	r24, Z
    16ca:	48 2f       	mov	r20, r24
    16cc:	8b 81       	ldd	r24, Y+3	; 0x03
    16ce:	28 2f       	mov	r18, r24
    16d0:	30 e0       	ldi	r19, 0x00	; 0
    16d2:	81 e0       	ldi	r24, 0x01	; 1
    16d4:	90 e0       	ldi	r25, 0x00	; 0
    16d6:	02 c0       	rjmp	.+4      	; 0x16dc <DIO_enuSetPinValue+0x186>
    16d8:	88 0f       	add	r24, r24
    16da:	99 1f       	adc	r25, r25
    16dc:	2a 95       	dec	r18
    16de:	e2 f7       	brpl	.-8      	; 0x16d8 <DIO_enuSetPinValue+0x182>
    16e0:	80 95       	com	r24
    16e2:	84 23       	and	r24, r20
    16e4:	8c 93       	st	X, r24
				PORTD |= (Copy_u8Value<<Copy_u8PinID);
    16e6:	a2 e3       	ldi	r26, 0x32	; 50
    16e8:	b0 e0       	ldi	r27, 0x00	; 0
    16ea:	e2 e3       	ldi	r30, 0x32	; 50
    16ec:	f0 e0       	ldi	r31, 0x00	; 0
    16ee:	80 81       	ld	r24, Z
    16f0:	48 2f       	mov	r20, r24
    16f2:	8c 81       	ldd	r24, Y+4	; 0x04
    16f4:	28 2f       	mov	r18, r24
    16f6:	30 e0       	ldi	r19, 0x00	; 0
    16f8:	8b 81       	ldd	r24, Y+3	; 0x03
    16fa:	88 2f       	mov	r24, r24
    16fc:	90 e0       	ldi	r25, 0x00	; 0
    16fe:	b9 01       	movw	r22, r18
    1700:	02 c0       	rjmp	.+4      	; 0x1706 <DIO_enuSetPinValue+0x1b0>
    1702:	66 0f       	add	r22, r22
    1704:	77 1f       	adc	r23, r23
    1706:	8a 95       	dec	r24
    1708:	e2 f7       	brpl	.-8      	; 0x1702 <DIO_enuSetPinValue+0x1ac>
    170a:	cb 01       	movw	r24, r22
    170c:	84 2b       	or	r24, r20
    170e:	8c 93       	st	X, r24
				break;
			}
			Local_enuErrorState = ES_OK;
    1710:	81 e0       	ldi	r24, 0x01	; 1
    1712:	89 83       	std	Y+1, r24	; 0x01
    1714:	02 c0       	rjmp	.+4      	; 0x171a <DIO_enuSetPinValue+0x1c4>
		}
		else
		{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    1716:	83 e0       	ldi	r24, 0x03	; 3
    1718:	89 83       	std	Y+1, r24	; 0x01
		}
	return Local_enuErrorState;
    171a:	89 81       	ldd	r24, Y+1	; 0x01
}
    171c:	26 96       	adiw	r28, 0x06	; 6
    171e:	0f b6       	in	r0, 0x3f	; 63
    1720:	f8 94       	cli
    1722:	de bf       	out	0x3e, r29	; 62
    1724:	0f be       	out	0x3f, r0	; 63
    1726:	cd bf       	out	0x3d, r28	; 61
    1728:	cf 91       	pop	r28
    172a:	df 91       	pop	r29
    172c:	08 95       	ret

0000172e <DIO_enuTogPin>:

ES_t DIO_enuTogPin(u8 Copy_u8PortID , u8 Copy_u8PinID)
{
    172e:	df 93       	push	r29
    1730:	cf 93       	push	r28
    1732:	00 d0       	rcall	.+0      	; 0x1734 <DIO_enuTogPin+0x6>
    1734:	00 d0       	rcall	.+0      	; 0x1736 <DIO_enuTogPin+0x8>
    1736:	0f 92       	push	r0
    1738:	cd b7       	in	r28, 0x3d	; 61
    173a:	de b7       	in	r29, 0x3e	; 62
    173c:	8a 83       	std	Y+2, r24	; 0x02
    173e:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    1740:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8PortID <= DIO_PORTD && Copy_u8PinID <= DIO_PIN7)
    1742:	8a 81       	ldd	r24, Y+2	; 0x02
    1744:	84 30       	cpi	r24, 0x04	; 4
    1746:	08 f0       	brcs	.+2      	; 0x174a <DIO_enuTogPin+0x1c>
    1748:	75 c0       	rjmp	.+234    	; 0x1834 <DIO_enuTogPin+0x106>
    174a:	8b 81       	ldd	r24, Y+3	; 0x03
    174c:	88 30       	cpi	r24, 0x08	; 8
    174e:	08 f0       	brcs	.+2      	; 0x1752 <DIO_enuTogPin+0x24>
    1750:	71 c0       	rjmp	.+226    	; 0x1834 <DIO_enuTogPin+0x106>
		{
			switch(Copy_u8PortID)
    1752:	8a 81       	ldd	r24, Y+2	; 0x02
    1754:	28 2f       	mov	r18, r24
    1756:	30 e0       	ldi	r19, 0x00	; 0
    1758:	3d 83       	std	Y+5, r19	; 0x05
    175a:	2c 83       	std	Y+4, r18	; 0x04
    175c:	8c 81       	ldd	r24, Y+4	; 0x04
    175e:	9d 81       	ldd	r25, Y+5	; 0x05
    1760:	81 30       	cpi	r24, 0x01	; 1
    1762:	91 05       	cpc	r25, r1
    1764:	49 f1       	breq	.+82     	; 0x17b8 <DIO_enuTogPin+0x8a>
    1766:	2c 81       	ldd	r18, Y+4	; 0x04
    1768:	3d 81       	ldd	r19, Y+5	; 0x05
    176a:	22 30       	cpi	r18, 0x02	; 2
    176c:	31 05       	cpc	r19, r1
    176e:	2c f4       	brge	.+10     	; 0x177a <DIO_enuTogPin+0x4c>
    1770:	8c 81       	ldd	r24, Y+4	; 0x04
    1772:	9d 81       	ldd	r25, Y+5	; 0x05
    1774:	00 97       	sbiw	r24, 0x00	; 0
    1776:	61 f0       	breq	.+24     	; 0x1790 <DIO_enuTogPin+0x62>
    1778:	5a c0       	rjmp	.+180    	; 0x182e <DIO_enuTogPin+0x100>
    177a:	2c 81       	ldd	r18, Y+4	; 0x04
    177c:	3d 81       	ldd	r19, Y+5	; 0x05
    177e:	22 30       	cpi	r18, 0x02	; 2
    1780:	31 05       	cpc	r19, r1
    1782:	71 f1       	breq	.+92     	; 0x17e0 <DIO_enuTogPin+0xb2>
    1784:	8c 81       	ldd	r24, Y+4	; 0x04
    1786:	9d 81       	ldd	r25, Y+5	; 0x05
    1788:	83 30       	cpi	r24, 0x03	; 3
    178a:	91 05       	cpc	r25, r1
    178c:	e9 f1       	breq	.+122    	; 0x1808 <DIO_enuTogPin+0xda>
    178e:	4f c0       	rjmp	.+158    	; 0x182e <DIO_enuTogPin+0x100>
			{
			case DIO_PORTA:
				DDRA ^= (DIO_MASK_BIT<<Copy_u8PinID);
    1790:	aa e3       	ldi	r26, 0x3A	; 58
    1792:	b0 e0       	ldi	r27, 0x00	; 0
    1794:	ea e3       	ldi	r30, 0x3A	; 58
    1796:	f0 e0       	ldi	r31, 0x00	; 0
    1798:	80 81       	ld	r24, Z
    179a:	48 2f       	mov	r20, r24
    179c:	8b 81       	ldd	r24, Y+3	; 0x03
    179e:	28 2f       	mov	r18, r24
    17a0:	30 e0       	ldi	r19, 0x00	; 0
    17a2:	81 e0       	ldi	r24, 0x01	; 1
    17a4:	90 e0       	ldi	r25, 0x00	; 0
    17a6:	02 2e       	mov	r0, r18
    17a8:	02 c0       	rjmp	.+4      	; 0x17ae <DIO_enuTogPin+0x80>
    17aa:	88 0f       	add	r24, r24
    17ac:	99 1f       	adc	r25, r25
    17ae:	0a 94       	dec	r0
    17b0:	e2 f7       	brpl	.-8      	; 0x17aa <DIO_enuTogPin+0x7c>
    17b2:	84 27       	eor	r24, r20
    17b4:	8c 93       	st	X, r24
    17b6:	3b c0       	rjmp	.+118    	; 0x182e <DIO_enuTogPin+0x100>
				break;
			case DIO_PORTB:
				DDRB ^= (DIO_MASK_BIT<<Copy_u8PinID);
    17b8:	a7 e3       	ldi	r26, 0x37	; 55
    17ba:	b0 e0       	ldi	r27, 0x00	; 0
    17bc:	e7 e3       	ldi	r30, 0x37	; 55
    17be:	f0 e0       	ldi	r31, 0x00	; 0
    17c0:	80 81       	ld	r24, Z
    17c2:	48 2f       	mov	r20, r24
    17c4:	8b 81       	ldd	r24, Y+3	; 0x03
    17c6:	28 2f       	mov	r18, r24
    17c8:	30 e0       	ldi	r19, 0x00	; 0
    17ca:	81 e0       	ldi	r24, 0x01	; 1
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	02 2e       	mov	r0, r18
    17d0:	02 c0       	rjmp	.+4      	; 0x17d6 <DIO_enuTogPin+0xa8>
    17d2:	88 0f       	add	r24, r24
    17d4:	99 1f       	adc	r25, r25
    17d6:	0a 94       	dec	r0
    17d8:	e2 f7       	brpl	.-8      	; 0x17d2 <DIO_enuTogPin+0xa4>
    17da:	84 27       	eor	r24, r20
    17dc:	8c 93       	st	X, r24
    17de:	27 c0       	rjmp	.+78     	; 0x182e <DIO_enuTogPin+0x100>
				break;
			case DIO_PORTC:
				DDRC ^= (DIO_MASK_BIT<<Copy_u8PinID);
    17e0:	a4 e3       	ldi	r26, 0x34	; 52
    17e2:	b0 e0       	ldi	r27, 0x00	; 0
    17e4:	e4 e3       	ldi	r30, 0x34	; 52
    17e6:	f0 e0       	ldi	r31, 0x00	; 0
    17e8:	80 81       	ld	r24, Z
    17ea:	48 2f       	mov	r20, r24
    17ec:	8b 81       	ldd	r24, Y+3	; 0x03
    17ee:	28 2f       	mov	r18, r24
    17f0:	30 e0       	ldi	r19, 0x00	; 0
    17f2:	81 e0       	ldi	r24, 0x01	; 1
    17f4:	90 e0       	ldi	r25, 0x00	; 0
    17f6:	02 2e       	mov	r0, r18
    17f8:	02 c0       	rjmp	.+4      	; 0x17fe <DIO_enuTogPin+0xd0>
    17fa:	88 0f       	add	r24, r24
    17fc:	99 1f       	adc	r25, r25
    17fe:	0a 94       	dec	r0
    1800:	e2 f7       	brpl	.-8      	; 0x17fa <DIO_enuTogPin+0xcc>
    1802:	84 27       	eor	r24, r20
    1804:	8c 93       	st	X, r24
    1806:	13 c0       	rjmp	.+38     	; 0x182e <DIO_enuTogPin+0x100>
				break;
			case DIO_PORTD:
				DDRD ^= (DIO_MASK_BIT<<Copy_u8PinID);
    1808:	a1 e3       	ldi	r26, 0x31	; 49
    180a:	b0 e0       	ldi	r27, 0x00	; 0
    180c:	e1 e3       	ldi	r30, 0x31	; 49
    180e:	f0 e0       	ldi	r31, 0x00	; 0
    1810:	80 81       	ld	r24, Z
    1812:	48 2f       	mov	r20, r24
    1814:	8b 81       	ldd	r24, Y+3	; 0x03
    1816:	28 2f       	mov	r18, r24
    1818:	30 e0       	ldi	r19, 0x00	; 0
    181a:	81 e0       	ldi	r24, 0x01	; 1
    181c:	90 e0       	ldi	r25, 0x00	; 0
    181e:	02 2e       	mov	r0, r18
    1820:	02 c0       	rjmp	.+4      	; 0x1826 <DIO_enuTogPin+0xf8>
    1822:	88 0f       	add	r24, r24
    1824:	99 1f       	adc	r25, r25
    1826:	0a 94       	dec	r0
    1828:	e2 f7       	brpl	.-8      	; 0x1822 <DIO_enuTogPin+0xf4>
    182a:	84 27       	eor	r24, r20
    182c:	8c 93       	st	X, r24
				break;
			}
			Local_enuErrorState = ES_OK;
    182e:	81 e0       	ldi	r24, 0x01	; 1
    1830:	89 83       	std	Y+1, r24	; 0x01
    1832:	02 c0       	rjmp	.+4      	; 0x1838 <DIO_enuTogPin+0x10a>
		}
		else
		{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    1834:	83 e0       	ldi	r24, 0x03	; 3
    1836:	89 83       	std	Y+1, r24	; 0x01
		}
	return Local_enuErrorState;
    1838:	89 81       	ldd	r24, Y+1	; 0x01
}
    183a:	0f 90       	pop	r0
    183c:	0f 90       	pop	r0
    183e:	0f 90       	pop	r0
    1840:	0f 90       	pop	r0
    1842:	0f 90       	pop	r0
    1844:	cf 91       	pop	r28
    1846:	df 91       	pop	r29
    1848:	08 95       	ret

0000184a <DIO_enuGetPinValue>:

ES_t DIO_enuGetPinValue(u8 Copy_u8PortID , u8 Copy_u8PinID , u8 *Copy_u8Value)
{
    184a:	df 93       	push	r29
    184c:	cf 93       	push	r28
    184e:	cd b7       	in	r28, 0x3d	; 61
    1850:	de b7       	in	r29, 0x3e	; 62
    1852:	27 97       	sbiw	r28, 0x07	; 7
    1854:	0f b6       	in	r0, 0x3f	; 63
    1856:	f8 94       	cli
    1858:	de bf       	out	0x3e, r29	; 62
    185a:	0f be       	out	0x3f, r0	; 63
    185c:	cd bf       	out	0x3d, r28	; 61
    185e:	8a 83       	std	Y+2, r24	; 0x02
    1860:	6b 83       	std	Y+3, r22	; 0x03
    1862:	5d 83       	std	Y+5, r21	; 0x05
    1864:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
    1866:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8Value != NULL)
    1868:	8c 81       	ldd	r24, Y+4	; 0x04
    186a:	9d 81       	ldd	r25, Y+5	; 0x05
    186c:	00 97       	sbiw	r24, 0x00	; 0
    186e:	09 f4       	brne	.+2      	; 0x1872 <DIO_enuGetPinValue+0x28>
    1870:	7e c0       	rjmp	.+252    	; 0x196e <DIO_enuGetPinValue+0x124>
	{
	if(Copy_u8PortID <= DIO_PORTD && Copy_u8PinID <= DIO_PIN7)
    1872:	8a 81       	ldd	r24, Y+2	; 0x02
    1874:	84 30       	cpi	r24, 0x04	; 4
    1876:	08 f0       	brcs	.+2      	; 0x187a <DIO_enuGetPinValue+0x30>
    1878:	77 c0       	rjmp	.+238    	; 0x1968 <DIO_enuGetPinValue+0x11e>
    187a:	8b 81       	ldd	r24, Y+3	; 0x03
    187c:	88 30       	cpi	r24, 0x08	; 8
    187e:	08 f0       	brcs	.+2      	; 0x1882 <DIO_enuGetPinValue+0x38>
    1880:	73 c0       	rjmp	.+230    	; 0x1968 <DIO_enuGetPinValue+0x11e>
			{
				switch(Copy_u8PortID)
    1882:	8a 81       	ldd	r24, Y+2	; 0x02
    1884:	28 2f       	mov	r18, r24
    1886:	30 e0       	ldi	r19, 0x00	; 0
    1888:	3f 83       	std	Y+7, r19	; 0x07
    188a:	2e 83       	std	Y+6, r18	; 0x06
    188c:	4e 81       	ldd	r20, Y+6	; 0x06
    188e:	5f 81       	ldd	r21, Y+7	; 0x07
    1890:	41 30       	cpi	r20, 0x01	; 1
    1892:	51 05       	cpc	r21, r1
    1894:	59 f1       	breq	.+86     	; 0x18ec <DIO_enuGetPinValue+0xa2>
    1896:	8e 81       	ldd	r24, Y+6	; 0x06
    1898:	9f 81       	ldd	r25, Y+7	; 0x07
    189a:	82 30       	cpi	r24, 0x02	; 2
    189c:	91 05       	cpc	r25, r1
    189e:	34 f4       	brge	.+12     	; 0x18ac <DIO_enuGetPinValue+0x62>
    18a0:	2e 81       	ldd	r18, Y+6	; 0x06
    18a2:	3f 81       	ldd	r19, Y+7	; 0x07
    18a4:	21 15       	cp	r18, r1
    18a6:	31 05       	cpc	r19, r1
    18a8:	69 f0       	breq	.+26     	; 0x18c4 <DIO_enuGetPinValue+0x7a>
    18aa:	5b c0       	rjmp	.+182    	; 0x1962 <DIO_enuGetPinValue+0x118>
    18ac:	4e 81       	ldd	r20, Y+6	; 0x06
    18ae:	5f 81       	ldd	r21, Y+7	; 0x07
    18b0:	42 30       	cpi	r20, 0x02	; 2
    18b2:	51 05       	cpc	r21, r1
    18b4:	79 f1       	breq	.+94     	; 0x1914 <DIO_enuGetPinValue+0xca>
    18b6:	8e 81       	ldd	r24, Y+6	; 0x06
    18b8:	9f 81       	ldd	r25, Y+7	; 0x07
    18ba:	83 30       	cpi	r24, 0x03	; 3
    18bc:	91 05       	cpc	r25, r1
    18be:	09 f4       	brne	.+2      	; 0x18c2 <DIO_enuGetPinValue+0x78>
    18c0:	3d c0       	rjmp	.+122    	; 0x193c <DIO_enuGetPinValue+0xf2>
    18c2:	4f c0       	rjmp	.+158    	; 0x1962 <DIO_enuGetPinValue+0x118>
				{
				case DIO_PORTA:
					*Copy_u8Value = ((PINA >> Copy_u8PinID) & DIO_MASK_BIT);
    18c4:	e9 e3       	ldi	r30, 0x39	; 57
    18c6:	f0 e0       	ldi	r31, 0x00	; 0
    18c8:	80 81       	ld	r24, Z
    18ca:	28 2f       	mov	r18, r24
    18cc:	30 e0       	ldi	r19, 0x00	; 0
    18ce:	8b 81       	ldd	r24, Y+3	; 0x03
    18d0:	88 2f       	mov	r24, r24
    18d2:	90 e0       	ldi	r25, 0x00	; 0
    18d4:	a9 01       	movw	r20, r18
    18d6:	02 c0       	rjmp	.+4      	; 0x18dc <DIO_enuGetPinValue+0x92>
    18d8:	55 95       	asr	r21
    18da:	47 95       	ror	r20
    18dc:	8a 95       	dec	r24
    18de:	e2 f7       	brpl	.-8      	; 0x18d8 <DIO_enuGetPinValue+0x8e>
    18e0:	ca 01       	movw	r24, r20
    18e2:	81 70       	andi	r24, 0x01	; 1
    18e4:	ec 81       	ldd	r30, Y+4	; 0x04
    18e6:	fd 81       	ldd	r31, Y+5	; 0x05
    18e8:	80 83       	st	Z, r24
    18ea:	3b c0       	rjmp	.+118    	; 0x1962 <DIO_enuGetPinValue+0x118>
					break;
				case DIO_PORTB:
					*Copy_u8Value = ((PINB >> Copy_u8PinID) & DIO_MASK_BIT);
    18ec:	e6 e3       	ldi	r30, 0x36	; 54
    18ee:	f0 e0       	ldi	r31, 0x00	; 0
    18f0:	80 81       	ld	r24, Z
    18f2:	28 2f       	mov	r18, r24
    18f4:	30 e0       	ldi	r19, 0x00	; 0
    18f6:	8b 81       	ldd	r24, Y+3	; 0x03
    18f8:	88 2f       	mov	r24, r24
    18fa:	90 e0       	ldi	r25, 0x00	; 0
    18fc:	a9 01       	movw	r20, r18
    18fe:	02 c0       	rjmp	.+4      	; 0x1904 <DIO_enuGetPinValue+0xba>
    1900:	55 95       	asr	r21
    1902:	47 95       	ror	r20
    1904:	8a 95       	dec	r24
    1906:	e2 f7       	brpl	.-8      	; 0x1900 <DIO_enuGetPinValue+0xb6>
    1908:	ca 01       	movw	r24, r20
    190a:	81 70       	andi	r24, 0x01	; 1
    190c:	ec 81       	ldd	r30, Y+4	; 0x04
    190e:	fd 81       	ldd	r31, Y+5	; 0x05
    1910:	80 83       	st	Z, r24
    1912:	27 c0       	rjmp	.+78     	; 0x1962 <DIO_enuGetPinValue+0x118>
					break;
				case DIO_PORTC:
					*Copy_u8Value = ((PINC >> Copy_u8PinID) & DIO_MASK_BIT);
    1914:	e3 e3       	ldi	r30, 0x33	; 51
    1916:	f0 e0       	ldi	r31, 0x00	; 0
    1918:	80 81       	ld	r24, Z
    191a:	28 2f       	mov	r18, r24
    191c:	30 e0       	ldi	r19, 0x00	; 0
    191e:	8b 81       	ldd	r24, Y+3	; 0x03
    1920:	88 2f       	mov	r24, r24
    1922:	90 e0       	ldi	r25, 0x00	; 0
    1924:	a9 01       	movw	r20, r18
    1926:	02 c0       	rjmp	.+4      	; 0x192c <DIO_enuGetPinValue+0xe2>
    1928:	55 95       	asr	r21
    192a:	47 95       	ror	r20
    192c:	8a 95       	dec	r24
    192e:	e2 f7       	brpl	.-8      	; 0x1928 <DIO_enuGetPinValue+0xde>
    1930:	ca 01       	movw	r24, r20
    1932:	81 70       	andi	r24, 0x01	; 1
    1934:	ec 81       	ldd	r30, Y+4	; 0x04
    1936:	fd 81       	ldd	r31, Y+5	; 0x05
    1938:	80 83       	st	Z, r24
    193a:	13 c0       	rjmp	.+38     	; 0x1962 <DIO_enuGetPinValue+0x118>
					break;
				case DIO_PORTD:
					*Copy_u8Value = ((PIND >> Copy_u8PinID) & DIO_MASK_BIT);
    193c:	e0 e3       	ldi	r30, 0x30	; 48
    193e:	f0 e0       	ldi	r31, 0x00	; 0
    1940:	80 81       	ld	r24, Z
    1942:	28 2f       	mov	r18, r24
    1944:	30 e0       	ldi	r19, 0x00	; 0
    1946:	8b 81       	ldd	r24, Y+3	; 0x03
    1948:	88 2f       	mov	r24, r24
    194a:	90 e0       	ldi	r25, 0x00	; 0
    194c:	a9 01       	movw	r20, r18
    194e:	02 c0       	rjmp	.+4      	; 0x1954 <DIO_enuGetPinValue+0x10a>
    1950:	55 95       	asr	r21
    1952:	47 95       	ror	r20
    1954:	8a 95       	dec	r24
    1956:	e2 f7       	brpl	.-8      	; 0x1950 <DIO_enuGetPinValue+0x106>
    1958:	ca 01       	movw	r24, r20
    195a:	81 70       	andi	r24, 0x01	; 1
    195c:	ec 81       	ldd	r30, Y+4	; 0x04
    195e:	fd 81       	ldd	r31, Y+5	; 0x05
    1960:	80 83       	st	Z, r24
					break;
				}
				Local_enuErrorState = ES_OK;
    1962:	81 e0       	ldi	r24, 0x01	; 1
    1964:	89 83       	std	Y+1, r24	; 0x01
    1966:	05 c0       	rjmp	.+10     	; 0x1972 <DIO_enuGetPinValue+0x128>
			}
			else
			{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    1968:	83 e0       	ldi	r24, 0x03	; 3
    196a:	89 83       	std	Y+1, r24	; 0x01
    196c:	02 c0       	rjmp	.+4      	; 0x1972 <DIO_enuGetPinValue+0x128>
			}
	}
	else
	{
		Local_enuErrorState = ES_NULL_POINTER ;
    196e:	82 e0       	ldi	r24, 0x02	; 2
    1970:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    1972:	89 81       	ldd	r24, Y+1	; 0x01
}
    1974:	27 96       	adiw	r28, 0x07	; 7
    1976:	0f b6       	in	r0, 0x3f	; 63
    1978:	f8 94       	cli
    197a:	de bf       	out	0x3e, r29	; 62
    197c:	0f be       	out	0x3f, r0	; 63
    197e:	cd bf       	out	0x3d, r28	; 61
    1980:	cf 91       	pop	r28
    1982:	df 91       	pop	r29
    1984:	08 95       	ret

00001986 <LCD_enuInit>:
#include "LCD_priv.h"

#include "util/delay.h"

ES_t LCD_enuInit(void)
{
    1986:	df 93       	push	r29
    1988:	cf 93       	push	r28
    198a:	cd b7       	in	r28, 0x3d	; 61
    198c:	de b7       	in	r29, 0x3e	; 62
    198e:	e9 97       	sbiw	r28, 0x39	; 57
    1990:	0f b6       	in	r0, 0x3f	; 63
    1992:	f8 94       	cli
    1994:	de bf       	out	0x3e, r29	; 62
    1996:	0f be       	out	0x3f, r0	; 63
    1998:	cd bf       	out	0x3d, r28	; 61
	u8 Local_u8ErrorState = ES_NOK;
    199a:	19 ae       	std	Y+57, r1	; 0x39
	DIO_enuSetPinDirection(RS_PORT, RS_PIN, DIO_u8OUTPUT);
    199c:	80 e0       	ldi	r24, 0x00	; 0
    199e:	61 e0       	ldi	r22, 0x01	; 1
    19a0:	41 e0       	ldi	r20, 0x01	; 1
    19a2:	0e 94 bf 09 	call	0x137e	; 0x137e <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(RW_PORT, RW_PIN, DIO_u8OUTPUT);
    19a6:	80 e0       	ldi	r24, 0x00	; 0
    19a8:	64 e0       	ldi	r22, 0x04	; 4
    19aa:	41 e0       	ldi	r20, 0x01	; 1
    19ac:	0e 94 bf 09 	call	0x137e	; 0x137e <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(EN_PORT, EN_PIN, DIO_u8OUTPUT);
    19b0:	80 e0       	ldi	r24, 0x00	; 0
    19b2:	67 e0       	ldi	r22, 0x07	; 7
    19b4:	41 e0       	ldi	r20, 0x01	; 1
    19b6:	0e 94 bf 09 	call	0x137e	; 0x137e <DIO_enuSetPinDirection>

	DIO_enuSetPinDirection(D7_PORT, D7_PIN, DIO_u8OUTPUT);
    19ba:	83 e0       	ldi	r24, 0x03	; 3
    19bc:	63 e0       	ldi	r22, 0x03	; 3
    19be:	41 e0       	ldi	r20, 0x01	; 1
    19c0:	0e 94 bf 09 	call	0x137e	; 0x137e <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D6_PORT, D6_PIN, DIO_u8OUTPUT);
    19c4:	83 e0       	ldi	r24, 0x03	; 3
    19c6:	60 e0       	ldi	r22, 0x00	; 0
    19c8:	41 e0       	ldi	r20, 0x01	; 1
    19ca:	0e 94 bf 09 	call	0x137e	; 0x137e <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D5_PORT, D5_PIN, DIO_u8OUTPUT);
    19ce:	82 e0       	ldi	r24, 0x02	; 2
    19d0:	67 e0       	ldi	r22, 0x07	; 7
    19d2:	41 e0       	ldi	r20, 0x01	; 1
    19d4:	0e 94 bf 09 	call	0x137e	; 0x137e <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D4_PORT, D4_PIN, DIO_u8OUTPUT);
    19d8:	82 e0       	ldi	r24, 0x02	; 2
    19da:	65 e0       	ldi	r22, 0x05	; 5
    19dc:	41 e0       	ldi	r20, 0x01	; 1
    19de:	0e 94 bf 09 	call	0x137e	; 0x137e <DIO_enuSetPinDirection>
    19e2:	80 e0       	ldi	r24, 0x00	; 0
    19e4:	90 e0       	ldi	r25, 0x00	; 0
    19e6:	ac e0       	ldi	r26, 0x0C	; 12
    19e8:	b2 e4       	ldi	r27, 0x42	; 66
    19ea:	8d ab       	std	Y+53, r24	; 0x35
    19ec:	9e ab       	std	Y+54, r25	; 0x36
    19ee:	af ab       	std	Y+55, r26	; 0x37
    19f0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19f2:	6d a9       	ldd	r22, Y+53	; 0x35
    19f4:	7e a9       	ldd	r23, Y+54	; 0x36
    19f6:	8f a9       	ldd	r24, Y+55	; 0x37
    19f8:	98 ad       	ldd	r25, Y+56	; 0x38
    19fa:	20 e0       	ldi	r18, 0x00	; 0
    19fc:	30 e0       	ldi	r19, 0x00	; 0
    19fe:	4a e7       	ldi	r20, 0x7A	; 122
    1a00:	53 e4       	ldi	r21, 0x43	; 67
    1a02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a06:	dc 01       	movw	r26, r24
    1a08:	cb 01       	movw	r24, r22
    1a0a:	89 ab       	std	Y+49, r24	; 0x31
    1a0c:	9a ab       	std	Y+50, r25	; 0x32
    1a0e:	ab ab       	std	Y+51, r26	; 0x33
    1a10:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1a12:	69 a9       	ldd	r22, Y+49	; 0x31
    1a14:	7a a9       	ldd	r23, Y+50	; 0x32
    1a16:	8b a9       	ldd	r24, Y+51	; 0x33
    1a18:	9c a9       	ldd	r25, Y+52	; 0x34
    1a1a:	20 e0       	ldi	r18, 0x00	; 0
    1a1c:	30 e0       	ldi	r19, 0x00	; 0
    1a1e:	40 e8       	ldi	r20, 0x80	; 128
    1a20:	5f e3       	ldi	r21, 0x3F	; 63
    1a22:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1a26:	88 23       	and	r24, r24
    1a28:	2c f4       	brge	.+10     	; 0x1a34 <LCD_enuInit+0xae>
		__ticks = 1;
    1a2a:	81 e0       	ldi	r24, 0x01	; 1
    1a2c:	90 e0       	ldi	r25, 0x00	; 0
    1a2e:	98 ab       	std	Y+48, r25	; 0x30
    1a30:	8f a7       	std	Y+47, r24	; 0x2f
    1a32:	3f c0       	rjmp	.+126    	; 0x1ab2 <LCD_enuInit+0x12c>
	else if (__tmp > 65535)
    1a34:	69 a9       	ldd	r22, Y+49	; 0x31
    1a36:	7a a9       	ldd	r23, Y+50	; 0x32
    1a38:	8b a9       	ldd	r24, Y+51	; 0x33
    1a3a:	9c a9       	ldd	r25, Y+52	; 0x34
    1a3c:	20 e0       	ldi	r18, 0x00	; 0
    1a3e:	3f ef       	ldi	r19, 0xFF	; 255
    1a40:	4f e7       	ldi	r20, 0x7F	; 127
    1a42:	57 e4       	ldi	r21, 0x47	; 71
    1a44:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1a48:	18 16       	cp	r1, r24
    1a4a:	4c f5       	brge	.+82     	; 0x1a9e <LCD_enuInit+0x118>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a4c:	6d a9       	ldd	r22, Y+53	; 0x35
    1a4e:	7e a9       	ldd	r23, Y+54	; 0x36
    1a50:	8f a9       	ldd	r24, Y+55	; 0x37
    1a52:	98 ad       	ldd	r25, Y+56	; 0x38
    1a54:	20 e0       	ldi	r18, 0x00	; 0
    1a56:	30 e0       	ldi	r19, 0x00	; 0
    1a58:	40 e2       	ldi	r20, 0x20	; 32
    1a5a:	51 e4       	ldi	r21, 0x41	; 65
    1a5c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a60:	dc 01       	movw	r26, r24
    1a62:	cb 01       	movw	r24, r22
    1a64:	bc 01       	movw	r22, r24
    1a66:	cd 01       	movw	r24, r26
    1a68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a6c:	dc 01       	movw	r26, r24
    1a6e:	cb 01       	movw	r24, r22
    1a70:	98 ab       	std	Y+48, r25	; 0x30
    1a72:	8f a7       	std	Y+47, r24	; 0x2f
    1a74:	0f c0       	rjmp	.+30     	; 0x1a94 <LCD_enuInit+0x10e>
    1a76:	89 e1       	ldi	r24, 0x19	; 25
    1a78:	90 e0       	ldi	r25, 0x00	; 0
    1a7a:	9e a7       	std	Y+46, r25	; 0x2e
    1a7c:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1a7e:	8d a5       	ldd	r24, Y+45	; 0x2d
    1a80:	9e a5       	ldd	r25, Y+46	; 0x2e
    1a82:	01 97       	sbiw	r24, 0x01	; 1
    1a84:	f1 f7       	brne	.-4      	; 0x1a82 <LCD_enuInit+0xfc>
    1a86:	9e a7       	std	Y+46, r25	; 0x2e
    1a88:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a8a:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a8c:	98 a9       	ldd	r25, Y+48	; 0x30
    1a8e:	01 97       	sbiw	r24, 0x01	; 1
    1a90:	98 ab       	std	Y+48, r25	; 0x30
    1a92:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a94:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a96:	98 a9       	ldd	r25, Y+48	; 0x30
    1a98:	00 97       	sbiw	r24, 0x00	; 0
    1a9a:	69 f7       	brne	.-38     	; 0x1a76 <LCD_enuInit+0xf0>
    1a9c:	14 c0       	rjmp	.+40     	; 0x1ac6 <LCD_enuInit+0x140>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a9e:	69 a9       	ldd	r22, Y+49	; 0x31
    1aa0:	7a a9       	ldd	r23, Y+50	; 0x32
    1aa2:	8b a9       	ldd	r24, Y+51	; 0x33
    1aa4:	9c a9       	ldd	r25, Y+52	; 0x34
    1aa6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1aaa:	dc 01       	movw	r26, r24
    1aac:	cb 01       	movw	r24, r22
    1aae:	98 ab       	std	Y+48, r25	; 0x30
    1ab0:	8f a7       	std	Y+47, r24	; 0x2f
    1ab2:	8f a5       	ldd	r24, Y+47	; 0x2f
    1ab4:	98 a9       	ldd	r25, Y+48	; 0x30
    1ab6:	9c a7       	std	Y+44, r25	; 0x2c
    1ab8:	8b a7       	std	Y+43, r24	; 0x2b
    1aba:	8b a5       	ldd	r24, Y+43	; 0x2b
    1abc:	9c a5       	ldd	r25, Y+44	; 0x2c
    1abe:	01 97       	sbiw	r24, 0x01	; 1
    1ac0:	f1 f7       	brne	.-4      	; 0x1abe <LCD_enuInit+0x138>
    1ac2:	9c a7       	std	Y+44, r25	; 0x2c
    1ac4:	8b a7       	std	Y+43, r24	; 0x2b

	_delay_ms(35);

#if LCD_MODE == EIGHT_BIT

	DIO_enuSetPinDirection(D3_PORT, D3_PIN, DIO_u8OUTPUT);
    1ac6:	82 e0       	ldi	r24, 0x02	; 2
    1ac8:	62 e0       	ldi	r22, 0x02	; 2
    1aca:	41 e0       	ldi	r20, 0x01	; 1
    1acc:	0e 94 bf 09 	call	0x137e	; 0x137e <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D2_PORT, D2_PIN, DIO_u8OUTPUT);
    1ad0:	81 e0       	ldi	r24, 0x01	; 1
    1ad2:	65 e0       	ldi	r22, 0x05	; 5
    1ad4:	41 e0       	ldi	r20, 0x01	; 1
    1ad6:	0e 94 bf 09 	call	0x137e	; 0x137e <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D1_PORT, D1_PIN, DIO_u8OUTPUT);
    1ada:	81 e0       	ldi	r24, 0x01	; 1
    1adc:	62 e0       	ldi	r22, 0x02	; 2
    1ade:	41 e0       	ldi	r20, 0x01	; 1
    1ae0:	0e 94 bf 09 	call	0x137e	; 0x137e <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D0_PORT, D0_PIN, DIO_u8OUTPUT);
    1ae4:	81 e0       	ldi	r24, 0x01	; 1
    1ae6:	60 e0       	ldi	r22, 0x00	; 0
    1ae8:	41 e0       	ldi	r20, 0x01	; 1
    1aea:	0e 94 bf 09 	call	0x137e	; 0x137e <DIO_enuSetPinDirection>

	//function set
	LCD_invidSendCommend(0x38);
    1aee:	88 e3       	ldi	r24, 0x38	; 56
    1af0:	0e 94 6e 10 	call	0x20dc	; 0x20dc <LCD_invidSendCommend>
    1af4:	80 e0       	ldi	r24, 0x00	; 0
    1af6:	90 e0       	ldi	r25, 0x00	; 0
    1af8:	a0 e8       	ldi	r26, 0x80	; 128
    1afa:	bf e3       	ldi	r27, 0x3F	; 63
    1afc:	8f a3       	std	Y+39, r24	; 0x27
    1afe:	98 a7       	std	Y+40, r25	; 0x28
    1b00:	a9 a7       	std	Y+41, r26	; 0x29
    1b02:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b04:	6f a1       	ldd	r22, Y+39	; 0x27
    1b06:	78 a5       	ldd	r23, Y+40	; 0x28
    1b08:	89 a5       	ldd	r24, Y+41	; 0x29
    1b0a:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b0c:	20 e0       	ldi	r18, 0x00	; 0
    1b0e:	30 e0       	ldi	r19, 0x00	; 0
    1b10:	4a e7       	ldi	r20, 0x7A	; 122
    1b12:	53 e4       	ldi	r21, 0x43	; 67
    1b14:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b18:	dc 01       	movw	r26, r24
    1b1a:	cb 01       	movw	r24, r22
    1b1c:	8b a3       	std	Y+35, r24	; 0x23
    1b1e:	9c a3       	std	Y+36, r25	; 0x24
    1b20:	ad a3       	std	Y+37, r26	; 0x25
    1b22:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1b24:	6b a1       	ldd	r22, Y+35	; 0x23
    1b26:	7c a1       	ldd	r23, Y+36	; 0x24
    1b28:	8d a1       	ldd	r24, Y+37	; 0x25
    1b2a:	9e a1       	ldd	r25, Y+38	; 0x26
    1b2c:	20 e0       	ldi	r18, 0x00	; 0
    1b2e:	30 e0       	ldi	r19, 0x00	; 0
    1b30:	40 e8       	ldi	r20, 0x80	; 128
    1b32:	5f e3       	ldi	r21, 0x3F	; 63
    1b34:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1b38:	88 23       	and	r24, r24
    1b3a:	2c f4       	brge	.+10     	; 0x1b46 <LCD_enuInit+0x1c0>
		__ticks = 1;
    1b3c:	81 e0       	ldi	r24, 0x01	; 1
    1b3e:	90 e0       	ldi	r25, 0x00	; 0
    1b40:	9a a3       	std	Y+34, r25	; 0x22
    1b42:	89 a3       	std	Y+33, r24	; 0x21
    1b44:	3f c0       	rjmp	.+126    	; 0x1bc4 <LCD_enuInit+0x23e>
	else if (__tmp > 65535)
    1b46:	6b a1       	ldd	r22, Y+35	; 0x23
    1b48:	7c a1       	ldd	r23, Y+36	; 0x24
    1b4a:	8d a1       	ldd	r24, Y+37	; 0x25
    1b4c:	9e a1       	ldd	r25, Y+38	; 0x26
    1b4e:	20 e0       	ldi	r18, 0x00	; 0
    1b50:	3f ef       	ldi	r19, 0xFF	; 255
    1b52:	4f e7       	ldi	r20, 0x7F	; 127
    1b54:	57 e4       	ldi	r21, 0x47	; 71
    1b56:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b5a:	18 16       	cp	r1, r24
    1b5c:	4c f5       	brge	.+82     	; 0x1bb0 <LCD_enuInit+0x22a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b5e:	6f a1       	ldd	r22, Y+39	; 0x27
    1b60:	78 a5       	ldd	r23, Y+40	; 0x28
    1b62:	89 a5       	ldd	r24, Y+41	; 0x29
    1b64:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b66:	20 e0       	ldi	r18, 0x00	; 0
    1b68:	30 e0       	ldi	r19, 0x00	; 0
    1b6a:	40 e2       	ldi	r20, 0x20	; 32
    1b6c:	51 e4       	ldi	r21, 0x41	; 65
    1b6e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b72:	dc 01       	movw	r26, r24
    1b74:	cb 01       	movw	r24, r22
    1b76:	bc 01       	movw	r22, r24
    1b78:	cd 01       	movw	r24, r26
    1b7a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b7e:	dc 01       	movw	r26, r24
    1b80:	cb 01       	movw	r24, r22
    1b82:	9a a3       	std	Y+34, r25	; 0x22
    1b84:	89 a3       	std	Y+33, r24	; 0x21
    1b86:	0f c0       	rjmp	.+30     	; 0x1ba6 <LCD_enuInit+0x220>
    1b88:	89 e1       	ldi	r24, 0x19	; 25
    1b8a:	90 e0       	ldi	r25, 0x00	; 0
    1b8c:	98 a3       	std	Y+32, r25	; 0x20
    1b8e:	8f 8f       	std	Y+31, r24	; 0x1f
    1b90:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b92:	98 a1       	ldd	r25, Y+32	; 0x20
    1b94:	01 97       	sbiw	r24, 0x01	; 1
    1b96:	f1 f7       	brne	.-4      	; 0x1b94 <LCD_enuInit+0x20e>
    1b98:	98 a3       	std	Y+32, r25	; 0x20
    1b9a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b9c:	89 a1       	ldd	r24, Y+33	; 0x21
    1b9e:	9a a1       	ldd	r25, Y+34	; 0x22
    1ba0:	01 97       	sbiw	r24, 0x01	; 1
    1ba2:	9a a3       	std	Y+34, r25	; 0x22
    1ba4:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ba6:	89 a1       	ldd	r24, Y+33	; 0x21
    1ba8:	9a a1       	ldd	r25, Y+34	; 0x22
    1baa:	00 97       	sbiw	r24, 0x00	; 0
    1bac:	69 f7       	brne	.-38     	; 0x1b88 <LCD_enuInit+0x202>
    1bae:	14 c0       	rjmp	.+40     	; 0x1bd8 <LCD_enuInit+0x252>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bb0:	6b a1       	ldd	r22, Y+35	; 0x23
    1bb2:	7c a1       	ldd	r23, Y+36	; 0x24
    1bb4:	8d a1       	ldd	r24, Y+37	; 0x25
    1bb6:	9e a1       	ldd	r25, Y+38	; 0x26
    1bb8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bbc:	dc 01       	movw	r26, r24
    1bbe:	cb 01       	movw	r24, r22
    1bc0:	9a a3       	std	Y+34, r25	; 0x22
    1bc2:	89 a3       	std	Y+33, r24	; 0x21
    1bc4:	89 a1       	ldd	r24, Y+33	; 0x21
    1bc6:	9a a1       	ldd	r25, Y+34	; 0x22
    1bc8:	9e 8f       	std	Y+30, r25	; 0x1e
    1bca:	8d 8f       	std	Y+29, r24	; 0x1d
    1bcc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1bce:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1bd0:	01 97       	sbiw	r24, 0x01	; 1
    1bd2:	f1 f7       	brne	.-4      	; 0x1bd0 <LCD_enuInit+0x24a>
    1bd4:	9e 8f       	std	Y+30, r25	; 0x1e
    1bd6:	8d 8f       	std	Y+29, r24	; 0x1d
#elif LCD_MODE == FOUR_BIT
	LCD_invidSendCommend(0x28);
#endif
	_delay_ms(1);
	LCD_invidSendCommend(0x0f);
    1bd8:	8f e0       	ldi	r24, 0x0F	; 15
    1bda:	0e 94 6e 10 	call	0x20dc	; 0x20dc <LCD_invidSendCommend>
    1bde:	80 e0       	ldi	r24, 0x00	; 0
    1be0:	90 e0       	ldi	r25, 0x00	; 0
    1be2:	a0 e8       	ldi	r26, 0x80	; 128
    1be4:	bf e3       	ldi	r27, 0x3F	; 63
    1be6:	89 8f       	std	Y+25, r24	; 0x19
    1be8:	9a 8f       	std	Y+26, r25	; 0x1a
    1bea:	ab 8f       	std	Y+27, r26	; 0x1b
    1bec:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1bee:	69 8d       	ldd	r22, Y+25	; 0x19
    1bf0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1bf2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1bf4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1bf6:	20 e0       	ldi	r18, 0x00	; 0
    1bf8:	30 e0       	ldi	r19, 0x00	; 0
    1bfa:	4a e7       	ldi	r20, 0x7A	; 122
    1bfc:	53 e4       	ldi	r21, 0x43	; 67
    1bfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c02:	dc 01       	movw	r26, r24
    1c04:	cb 01       	movw	r24, r22
    1c06:	8d 8b       	std	Y+21, r24	; 0x15
    1c08:	9e 8b       	std	Y+22, r25	; 0x16
    1c0a:	af 8b       	std	Y+23, r26	; 0x17
    1c0c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1c0e:	6d 89       	ldd	r22, Y+21	; 0x15
    1c10:	7e 89       	ldd	r23, Y+22	; 0x16
    1c12:	8f 89       	ldd	r24, Y+23	; 0x17
    1c14:	98 8d       	ldd	r25, Y+24	; 0x18
    1c16:	20 e0       	ldi	r18, 0x00	; 0
    1c18:	30 e0       	ldi	r19, 0x00	; 0
    1c1a:	40 e8       	ldi	r20, 0x80	; 128
    1c1c:	5f e3       	ldi	r21, 0x3F	; 63
    1c1e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c22:	88 23       	and	r24, r24
    1c24:	2c f4       	brge	.+10     	; 0x1c30 <LCD_enuInit+0x2aa>
		__ticks = 1;
    1c26:	81 e0       	ldi	r24, 0x01	; 1
    1c28:	90 e0       	ldi	r25, 0x00	; 0
    1c2a:	9c 8b       	std	Y+20, r25	; 0x14
    1c2c:	8b 8b       	std	Y+19, r24	; 0x13
    1c2e:	3f c0       	rjmp	.+126    	; 0x1cae <LCD_enuInit+0x328>
	else if (__tmp > 65535)
    1c30:	6d 89       	ldd	r22, Y+21	; 0x15
    1c32:	7e 89       	ldd	r23, Y+22	; 0x16
    1c34:	8f 89       	ldd	r24, Y+23	; 0x17
    1c36:	98 8d       	ldd	r25, Y+24	; 0x18
    1c38:	20 e0       	ldi	r18, 0x00	; 0
    1c3a:	3f ef       	ldi	r19, 0xFF	; 255
    1c3c:	4f e7       	ldi	r20, 0x7F	; 127
    1c3e:	57 e4       	ldi	r21, 0x47	; 71
    1c40:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c44:	18 16       	cp	r1, r24
    1c46:	4c f5       	brge	.+82     	; 0x1c9a <LCD_enuInit+0x314>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c48:	69 8d       	ldd	r22, Y+25	; 0x19
    1c4a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c4c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c4e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c50:	20 e0       	ldi	r18, 0x00	; 0
    1c52:	30 e0       	ldi	r19, 0x00	; 0
    1c54:	40 e2       	ldi	r20, 0x20	; 32
    1c56:	51 e4       	ldi	r21, 0x41	; 65
    1c58:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c5c:	dc 01       	movw	r26, r24
    1c5e:	cb 01       	movw	r24, r22
    1c60:	bc 01       	movw	r22, r24
    1c62:	cd 01       	movw	r24, r26
    1c64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c68:	dc 01       	movw	r26, r24
    1c6a:	cb 01       	movw	r24, r22
    1c6c:	9c 8b       	std	Y+20, r25	; 0x14
    1c6e:	8b 8b       	std	Y+19, r24	; 0x13
    1c70:	0f c0       	rjmp	.+30     	; 0x1c90 <LCD_enuInit+0x30a>
    1c72:	89 e1       	ldi	r24, 0x19	; 25
    1c74:	90 e0       	ldi	r25, 0x00	; 0
    1c76:	9a 8b       	std	Y+18, r25	; 0x12
    1c78:	89 8b       	std	Y+17, r24	; 0x11
    1c7a:	89 89       	ldd	r24, Y+17	; 0x11
    1c7c:	9a 89       	ldd	r25, Y+18	; 0x12
    1c7e:	01 97       	sbiw	r24, 0x01	; 1
    1c80:	f1 f7       	brne	.-4      	; 0x1c7e <LCD_enuInit+0x2f8>
    1c82:	9a 8b       	std	Y+18, r25	; 0x12
    1c84:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c86:	8b 89       	ldd	r24, Y+19	; 0x13
    1c88:	9c 89       	ldd	r25, Y+20	; 0x14
    1c8a:	01 97       	sbiw	r24, 0x01	; 1
    1c8c:	9c 8b       	std	Y+20, r25	; 0x14
    1c8e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c90:	8b 89       	ldd	r24, Y+19	; 0x13
    1c92:	9c 89       	ldd	r25, Y+20	; 0x14
    1c94:	00 97       	sbiw	r24, 0x00	; 0
    1c96:	69 f7       	brne	.-38     	; 0x1c72 <LCD_enuInit+0x2ec>
    1c98:	14 c0       	rjmp	.+40     	; 0x1cc2 <LCD_enuInit+0x33c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c9a:	6d 89       	ldd	r22, Y+21	; 0x15
    1c9c:	7e 89       	ldd	r23, Y+22	; 0x16
    1c9e:	8f 89       	ldd	r24, Y+23	; 0x17
    1ca0:	98 8d       	ldd	r25, Y+24	; 0x18
    1ca2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ca6:	dc 01       	movw	r26, r24
    1ca8:	cb 01       	movw	r24, r22
    1caa:	9c 8b       	std	Y+20, r25	; 0x14
    1cac:	8b 8b       	std	Y+19, r24	; 0x13
    1cae:	8b 89       	ldd	r24, Y+19	; 0x13
    1cb0:	9c 89       	ldd	r25, Y+20	; 0x14
    1cb2:	98 8b       	std	Y+16, r25	; 0x10
    1cb4:	8f 87       	std	Y+15, r24	; 0x0f
    1cb6:	8f 85       	ldd	r24, Y+15	; 0x0f
    1cb8:	98 89       	ldd	r25, Y+16	; 0x10
    1cba:	01 97       	sbiw	r24, 0x01	; 1
    1cbc:	f1 f7       	brne	.-4      	; 0x1cba <LCD_enuInit+0x334>
    1cbe:	98 8b       	std	Y+16, r25	; 0x10
    1cc0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	LCD_invidSendCommend(0x01);
    1cc2:	81 e0       	ldi	r24, 0x01	; 1
    1cc4:	0e 94 6e 10 	call	0x20dc	; 0x20dc <LCD_invidSendCommend>
    1cc8:	80 e0       	ldi	r24, 0x00	; 0
    1cca:	90 e0       	ldi	r25, 0x00	; 0
    1ccc:	a0 e0       	ldi	r26, 0x00	; 0
    1cce:	b0 e4       	ldi	r27, 0x40	; 64
    1cd0:	8b 87       	std	Y+11, r24	; 0x0b
    1cd2:	9c 87       	std	Y+12, r25	; 0x0c
    1cd4:	ad 87       	std	Y+13, r26	; 0x0d
    1cd6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cd8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cda:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cdc:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cde:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ce0:	20 e0       	ldi	r18, 0x00	; 0
    1ce2:	30 e0       	ldi	r19, 0x00	; 0
    1ce4:	4a e7       	ldi	r20, 0x7A	; 122
    1ce6:	53 e4       	ldi	r21, 0x43	; 67
    1ce8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cec:	dc 01       	movw	r26, r24
    1cee:	cb 01       	movw	r24, r22
    1cf0:	8f 83       	std	Y+7, r24	; 0x07
    1cf2:	98 87       	std	Y+8, r25	; 0x08
    1cf4:	a9 87       	std	Y+9, r26	; 0x09
    1cf6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1cf8:	6f 81       	ldd	r22, Y+7	; 0x07
    1cfa:	78 85       	ldd	r23, Y+8	; 0x08
    1cfc:	89 85       	ldd	r24, Y+9	; 0x09
    1cfe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d00:	20 e0       	ldi	r18, 0x00	; 0
    1d02:	30 e0       	ldi	r19, 0x00	; 0
    1d04:	40 e8       	ldi	r20, 0x80	; 128
    1d06:	5f e3       	ldi	r21, 0x3F	; 63
    1d08:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d0c:	88 23       	and	r24, r24
    1d0e:	2c f4       	brge	.+10     	; 0x1d1a <LCD_enuInit+0x394>
		__ticks = 1;
    1d10:	81 e0       	ldi	r24, 0x01	; 1
    1d12:	90 e0       	ldi	r25, 0x00	; 0
    1d14:	9e 83       	std	Y+6, r25	; 0x06
    1d16:	8d 83       	std	Y+5, r24	; 0x05
    1d18:	3f c0       	rjmp	.+126    	; 0x1d98 <LCD_enuInit+0x412>
	else if (__tmp > 65535)
    1d1a:	6f 81       	ldd	r22, Y+7	; 0x07
    1d1c:	78 85       	ldd	r23, Y+8	; 0x08
    1d1e:	89 85       	ldd	r24, Y+9	; 0x09
    1d20:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d22:	20 e0       	ldi	r18, 0x00	; 0
    1d24:	3f ef       	ldi	r19, 0xFF	; 255
    1d26:	4f e7       	ldi	r20, 0x7F	; 127
    1d28:	57 e4       	ldi	r21, 0x47	; 71
    1d2a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d2e:	18 16       	cp	r1, r24
    1d30:	4c f5       	brge	.+82     	; 0x1d84 <LCD_enuInit+0x3fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d32:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d34:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d36:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d38:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d3a:	20 e0       	ldi	r18, 0x00	; 0
    1d3c:	30 e0       	ldi	r19, 0x00	; 0
    1d3e:	40 e2       	ldi	r20, 0x20	; 32
    1d40:	51 e4       	ldi	r21, 0x41	; 65
    1d42:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d46:	dc 01       	movw	r26, r24
    1d48:	cb 01       	movw	r24, r22
    1d4a:	bc 01       	movw	r22, r24
    1d4c:	cd 01       	movw	r24, r26
    1d4e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d52:	dc 01       	movw	r26, r24
    1d54:	cb 01       	movw	r24, r22
    1d56:	9e 83       	std	Y+6, r25	; 0x06
    1d58:	8d 83       	std	Y+5, r24	; 0x05
    1d5a:	0f c0       	rjmp	.+30     	; 0x1d7a <LCD_enuInit+0x3f4>
    1d5c:	89 e1       	ldi	r24, 0x19	; 25
    1d5e:	90 e0       	ldi	r25, 0x00	; 0
    1d60:	9c 83       	std	Y+4, r25	; 0x04
    1d62:	8b 83       	std	Y+3, r24	; 0x03
    1d64:	8b 81       	ldd	r24, Y+3	; 0x03
    1d66:	9c 81       	ldd	r25, Y+4	; 0x04
    1d68:	01 97       	sbiw	r24, 0x01	; 1
    1d6a:	f1 f7       	brne	.-4      	; 0x1d68 <LCD_enuInit+0x3e2>
    1d6c:	9c 83       	std	Y+4, r25	; 0x04
    1d6e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d70:	8d 81       	ldd	r24, Y+5	; 0x05
    1d72:	9e 81       	ldd	r25, Y+6	; 0x06
    1d74:	01 97       	sbiw	r24, 0x01	; 1
    1d76:	9e 83       	std	Y+6, r25	; 0x06
    1d78:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d7a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d7c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d7e:	00 97       	sbiw	r24, 0x00	; 0
    1d80:	69 f7       	brne	.-38     	; 0x1d5c <LCD_enuInit+0x3d6>
    1d82:	14 c0       	rjmp	.+40     	; 0x1dac <LCD_enuInit+0x426>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d84:	6f 81       	ldd	r22, Y+7	; 0x07
    1d86:	78 85       	ldd	r23, Y+8	; 0x08
    1d88:	89 85       	ldd	r24, Y+9	; 0x09
    1d8a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d8c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d90:	dc 01       	movw	r26, r24
    1d92:	cb 01       	movw	r24, r22
    1d94:	9e 83       	std	Y+6, r25	; 0x06
    1d96:	8d 83       	std	Y+5, r24	; 0x05
    1d98:	8d 81       	ldd	r24, Y+5	; 0x05
    1d9a:	9e 81       	ldd	r25, Y+6	; 0x06
    1d9c:	9a 83       	std	Y+2, r25	; 0x02
    1d9e:	89 83       	std	Y+1, r24	; 0x01
    1da0:	89 81       	ldd	r24, Y+1	; 0x01
    1da2:	9a 81       	ldd	r25, Y+2	; 0x02
    1da4:	01 97       	sbiw	r24, 0x01	; 1
    1da6:	f1 f7       	brne	.-4      	; 0x1da4 <LCD_enuInit+0x41e>
    1da8:	9a 83       	std	Y+2, r25	; 0x02
    1daa:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	LCD_invidSendCommend(0x06);
    1dac:	86 e0       	ldi	r24, 0x06	; 6
    1dae:	0e 94 6e 10 	call	0x20dc	; 0x20dc <LCD_invidSendCommend>


	return Local_u8ErrorState;
    1db2:	89 ad       	ldd	r24, Y+57	; 0x39
}
    1db4:	e9 96       	adiw	r28, 0x39	; 57
    1db6:	0f b6       	in	r0, 0x3f	; 63
    1db8:	f8 94       	cli
    1dba:	de bf       	out	0x3e, r29	; 62
    1dbc:	0f be       	out	0x3f, r0	; 63
    1dbe:	cd bf       	out	0x3d, r28	; 61
    1dc0:	cf 91       	pop	r28
    1dc2:	df 91       	pop	r29
    1dc4:	08 95       	ret

00001dc6 <LCD_enuDisplayChar>:

ES_t LCD_enuDisplayChar(u8 Copy_u8Data)
{
    1dc6:	df 93       	push	r29
    1dc8:	cf 93       	push	r28
    1dca:	00 d0       	rcall	.+0      	; 0x1dcc <LCD_enuDisplayChar+0x6>
    1dcc:	cd b7       	in	r28, 0x3d	; 61
    1dce:	de b7       	in	r29, 0x3e	; 62
    1dd0:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = ES_NOK;
    1dd2:	19 82       	std	Y+1, r1	; 0x01
	DIO_enuSetPinValue(RS_PORT,RS_PIN , DIO_u8HIGH);
    1dd4:	80 e0       	ldi	r24, 0x00	; 0
    1dd6:	61 e0       	ldi	r22, 0x01	; 1
    1dd8:	41 e0       	ldi	r20, 0x01	; 1
    1dda:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	LCD_Latch(Copy_u8Data);
    1dde:	8a 81       	ldd	r24, Y+2	; 0x02
    1de0:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <LCD_Latch>
	Local_u8ErrorState = ES_OK;
    1de4:	81 e0       	ldi	r24, 0x01	; 1
    1de6:	89 83       	std	Y+1, r24	; 0x01

	return Local_u8ErrorState;
    1de8:	89 81       	ldd	r24, Y+1	; 0x01
}
    1dea:	0f 90       	pop	r0
    1dec:	0f 90       	pop	r0
    1dee:	cf 91       	pop	r28
    1df0:	df 91       	pop	r29
    1df2:	08 95       	ret

00001df4 <LCD_enuSendCommand>:

ES_t LCD_enuSendCommand(u8 Copy_u8Command)
{
    1df4:	df 93       	push	r29
    1df6:	cf 93       	push	r28
    1df8:	00 d0       	rcall	.+0      	; 0x1dfa <LCD_enuSendCommand+0x6>
    1dfa:	cd b7       	in	r28, 0x3d	; 61
    1dfc:	de b7       	in	r29, 0x3e	; 62
    1dfe:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = ES_NOK;
    1e00:	19 82       	std	Y+1, r1	; 0x01
	DIO_enuSetPinValue(RS_PORT , RS_PIN , DIO_u8LOW);
    1e02:	80 e0       	ldi	r24, 0x00	; 0
    1e04:	61 e0       	ldi	r22, 0x01	; 1
    1e06:	40 e0       	ldi	r20, 0x00	; 0
    1e08:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	LCD_Latch(Copy_u8Command);
    1e0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e0e:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <LCD_Latch>
	Local_u8ErrorState =ES_OK;
    1e12:	81 e0       	ldi	r24, 0x01	; 1
    1e14:	89 83       	std	Y+1, r24	; 0x01


	return Local_u8ErrorState;
    1e16:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e18:	0f 90       	pop	r0
    1e1a:	0f 90       	pop	r0
    1e1c:	cf 91       	pop	r28
    1e1e:	df 91       	pop	r29
    1e20:	08 95       	ret

00001e22 <LCD_Latch>:

static void LCD_Latch(u8 Copy_u8Data)
{
    1e22:	df 93       	push	r29
    1e24:	cf 93       	push	r28
    1e26:	cd b7       	in	r28, 0x3d	; 61
    1e28:	de b7       	in	r29, 0x3e	; 62
    1e2a:	6d 97       	sbiw	r28, 0x1d	; 29
    1e2c:	0f b6       	in	r0, 0x3f	; 63
    1e2e:	f8 94       	cli
    1e30:	de bf       	out	0x3e, r29	; 62
    1e32:	0f be       	out	0x3f, r0	; 63
    1e34:	cd bf       	out	0x3d, r28	; 61
    1e36:	8d 8f       	std	Y+29, r24	; 0x1d
	// set rw as write operation , EN is low
		DIO_enuSetPinValue(RW_PORT , RW_PIN , DIO_u8LOW);
    1e38:	80 e0       	ldi	r24, 0x00	; 0
    1e3a:	64 e0       	ldi	r22, 0x04	; 4
    1e3c:	40 e0       	ldi	r20, 0x00	; 0
    1e3e:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
		DIO_enuSetPinValue(EN_PORT , EN_PIN , DIO_u8LOW);
    1e42:	80 e0       	ldi	r24, 0x00	; 0
    1e44:	67 e0       	ldi	r22, 0x07	; 7
    1e46:	40 e0       	ldi	r20, 0x00	; 0
    1e48:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
		//write Data
		DIO_enuSetPinValue(D7_PORT , D7_PIN , ((Copy_u8Data>>7)&1));
    1e4c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1e4e:	98 2f       	mov	r25, r24
    1e50:	99 1f       	adc	r25, r25
    1e52:	99 27       	eor	r25, r25
    1e54:	99 1f       	adc	r25, r25
    1e56:	83 e0       	ldi	r24, 0x03	; 3
    1e58:	63 e0       	ldi	r22, 0x03	; 3
    1e5a:	49 2f       	mov	r20, r25
    1e5c:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
		DIO_enuSetPinValue(D6_PORT , D6_PIN , ((Copy_u8Data>>6)&1));
    1e60:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1e62:	82 95       	swap	r24
    1e64:	86 95       	lsr	r24
    1e66:	86 95       	lsr	r24
    1e68:	83 70       	andi	r24, 0x03	; 3
    1e6a:	98 2f       	mov	r25, r24
    1e6c:	91 70       	andi	r25, 0x01	; 1
    1e6e:	83 e0       	ldi	r24, 0x03	; 3
    1e70:	60 e0       	ldi	r22, 0x00	; 0
    1e72:	49 2f       	mov	r20, r25
    1e74:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
		DIO_enuSetPinValue(D5_PORT , D5_PIN , ((Copy_u8Data>>5)&1));
    1e78:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1e7a:	82 95       	swap	r24
    1e7c:	86 95       	lsr	r24
    1e7e:	87 70       	andi	r24, 0x07	; 7
    1e80:	98 2f       	mov	r25, r24
    1e82:	91 70       	andi	r25, 0x01	; 1
    1e84:	82 e0       	ldi	r24, 0x02	; 2
    1e86:	67 e0       	ldi	r22, 0x07	; 7
    1e88:	49 2f       	mov	r20, r25
    1e8a:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
		DIO_enuSetPinValue(D4_PORT , D4_PIN , ((Copy_u8Data>>4)&1));
    1e8e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1e90:	82 95       	swap	r24
    1e92:	8f 70       	andi	r24, 0x0F	; 15
    1e94:	98 2f       	mov	r25, r24
    1e96:	91 70       	andi	r25, 0x01	; 1
    1e98:	82 e0       	ldi	r24, 0x02	; 2
    1e9a:	65 e0       	ldi	r22, 0x05	; 5
    1e9c:	49 2f       	mov	r20, r25
    1e9e:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>

	#if LCD_MODE == EIGHT_BIT

		DIO_enuSetPinValue(D3_PORT , D3_PIN , ((Copy_u8Data>>3)&1));
    1ea2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1ea4:	86 95       	lsr	r24
    1ea6:	86 95       	lsr	r24
    1ea8:	86 95       	lsr	r24
    1eaa:	98 2f       	mov	r25, r24
    1eac:	91 70       	andi	r25, 0x01	; 1
    1eae:	82 e0       	ldi	r24, 0x02	; 2
    1eb0:	62 e0       	ldi	r22, 0x02	; 2
    1eb2:	49 2f       	mov	r20, r25
    1eb4:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
		DIO_enuSetPinValue(D2_PORT , D2_PIN , ((Copy_u8Data>>2)&1));
    1eb8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1eba:	86 95       	lsr	r24
    1ebc:	86 95       	lsr	r24
    1ebe:	98 2f       	mov	r25, r24
    1ec0:	91 70       	andi	r25, 0x01	; 1
    1ec2:	81 e0       	ldi	r24, 0x01	; 1
    1ec4:	65 e0       	ldi	r22, 0x05	; 5
    1ec6:	49 2f       	mov	r20, r25
    1ec8:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
		DIO_enuSetPinValue(D1_PORT , D1_PIN , ((Copy_u8Data>>1)&1));
    1ecc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1ece:	86 95       	lsr	r24
    1ed0:	98 2f       	mov	r25, r24
    1ed2:	91 70       	andi	r25, 0x01	; 1
    1ed4:	81 e0       	ldi	r24, 0x01	; 1
    1ed6:	62 e0       	ldi	r22, 0x02	; 2
    1ed8:	49 2f       	mov	r20, r25
    1eda:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
		DIO_enuSetPinValue(D0_PORT , D0_PIN , ((Copy_u8Data>>0)&1));
    1ede:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1ee0:	98 2f       	mov	r25, r24
    1ee2:	91 70       	andi	r25, 0x01	; 1
    1ee4:	81 e0       	ldi	r24, 0x01	; 1
    1ee6:	60 e0       	ldi	r22, 0x00	; 0
    1ee8:	49 2f       	mov	r20, r25
    1eea:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	#elif LCD_MODE == FOUR_BIT

	#endif

		// Enable latch
		DIO_enuSetPinValue(EN_PORT , EN_PIN , DIO_u8HIGH);
    1eee:	80 e0       	ldi	r24, 0x00	; 0
    1ef0:	67 e0       	ldi	r22, 0x07	; 7
    1ef2:	41 e0       	ldi	r20, 0x01	; 1
    1ef4:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
    1ef8:	80 e0       	ldi	r24, 0x00	; 0
    1efa:	90 e0       	ldi	r25, 0x00	; 0
    1efc:	a0 e2       	ldi	r26, 0x20	; 32
    1efe:	b1 e4       	ldi	r27, 0x41	; 65
    1f00:	89 8f       	std	Y+25, r24	; 0x19
    1f02:	9a 8f       	std	Y+26, r25	; 0x1a
    1f04:	ab 8f       	std	Y+27, r26	; 0x1b
    1f06:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f08:	69 8d       	ldd	r22, Y+25	; 0x19
    1f0a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f0c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f0e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f10:	20 e0       	ldi	r18, 0x00	; 0
    1f12:	30 e0       	ldi	r19, 0x00	; 0
    1f14:	4a e7       	ldi	r20, 0x7A	; 122
    1f16:	53 e4       	ldi	r21, 0x43	; 67
    1f18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f1c:	dc 01       	movw	r26, r24
    1f1e:	cb 01       	movw	r24, r22
    1f20:	8d 8b       	std	Y+21, r24	; 0x15
    1f22:	9e 8b       	std	Y+22, r25	; 0x16
    1f24:	af 8b       	std	Y+23, r26	; 0x17
    1f26:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1f28:	6d 89       	ldd	r22, Y+21	; 0x15
    1f2a:	7e 89       	ldd	r23, Y+22	; 0x16
    1f2c:	8f 89       	ldd	r24, Y+23	; 0x17
    1f2e:	98 8d       	ldd	r25, Y+24	; 0x18
    1f30:	20 e0       	ldi	r18, 0x00	; 0
    1f32:	30 e0       	ldi	r19, 0x00	; 0
    1f34:	40 e8       	ldi	r20, 0x80	; 128
    1f36:	5f e3       	ldi	r21, 0x3F	; 63
    1f38:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f3c:	88 23       	and	r24, r24
    1f3e:	2c f4       	brge	.+10     	; 0x1f4a <LCD_Latch+0x128>
		__ticks = 1;
    1f40:	81 e0       	ldi	r24, 0x01	; 1
    1f42:	90 e0       	ldi	r25, 0x00	; 0
    1f44:	9c 8b       	std	Y+20, r25	; 0x14
    1f46:	8b 8b       	std	Y+19, r24	; 0x13
    1f48:	3f c0       	rjmp	.+126    	; 0x1fc8 <LCD_Latch+0x1a6>
	else if (__tmp > 65535)
    1f4a:	6d 89       	ldd	r22, Y+21	; 0x15
    1f4c:	7e 89       	ldd	r23, Y+22	; 0x16
    1f4e:	8f 89       	ldd	r24, Y+23	; 0x17
    1f50:	98 8d       	ldd	r25, Y+24	; 0x18
    1f52:	20 e0       	ldi	r18, 0x00	; 0
    1f54:	3f ef       	ldi	r19, 0xFF	; 255
    1f56:	4f e7       	ldi	r20, 0x7F	; 127
    1f58:	57 e4       	ldi	r21, 0x47	; 71
    1f5a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f5e:	18 16       	cp	r1, r24
    1f60:	4c f5       	brge	.+82     	; 0x1fb4 <LCD_Latch+0x192>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f62:	69 8d       	ldd	r22, Y+25	; 0x19
    1f64:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f66:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f68:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f6a:	20 e0       	ldi	r18, 0x00	; 0
    1f6c:	30 e0       	ldi	r19, 0x00	; 0
    1f6e:	40 e2       	ldi	r20, 0x20	; 32
    1f70:	51 e4       	ldi	r21, 0x41	; 65
    1f72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f76:	dc 01       	movw	r26, r24
    1f78:	cb 01       	movw	r24, r22
    1f7a:	bc 01       	movw	r22, r24
    1f7c:	cd 01       	movw	r24, r26
    1f7e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f82:	dc 01       	movw	r26, r24
    1f84:	cb 01       	movw	r24, r22
    1f86:	9c 8b       	std	Y+20, r25	; 0x14
    1f88:	8b 8b       	std	Y+19, r24	; 0x13
    1f8a:	0f c0       	rjmp	.+30     	; 0x1faa <LCD_Latch+0x188>
    1f8c:	89 e1       	ldi	r24, 0x19	; 25
    1f8e:	90 e0       	ldi	r25, 0x00	; 0
    1f90:	9a 8b       	std	Y+18, r25	; 0x12
    1f92:	89 8b       	std	Y+17, r24	; 0x11
    1f94:	89 89       	ldd	r24, Y+17	; 0x11
    1f96:	9a 89       	ldd	r25, Y+18	; 0x12
    1f98:	01 97       	sbiw	r24, 0x01	; 1
    1f9a:	f1 f7       	brne	.-4      	; 0x1f98 <LCD_Latch+0x176>
    1f9c:	9a 8b       	std	Y+18, r25	; 0x12
    1f9e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fa0:	8b 89       	ldd	r24, Y+19	; 0x13
    1fa2:	9c 89       	ldd	r25, Y+20	; 0x14
    1fa4:	01 97       	sbiw	r24, 0x01	; 1
    1fa6:	9c 8b       	std	Y+20, r25	; 0x14
    1fa8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1faa:	8b 89       	ldd	r24, Y+19	; 0x13
    1fac:	9c 89       	ldd	r25, Y+20	; 0x14
    1fae:	00 97       	sbiw	r24, 0x00	; 0
    1fb0:	69 f7       	brne	.-38     	; 0x1f8c <LCD_Latch+0x16a>
    1fb2:	14 c0       	rjmp	.+40     	; 0x1fdc <LCD_Latch+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fb4:	6d 89       	ldd	r22, Y+21	; 0x15
    1fb6:	7e 89       	ldd	r23, Y+22	; 0x16
    1fb8:	8f 89       	ldd	r24, Y+23	; 0x17
    1fba:	98 8d       	ldd	r25, Y+24	; 0x18
    1fbc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fc0:	dc 01       	movw	r26, r24
    1fc2:	cb 01       	movw	r24, r22
    1fc4:	9c 8b       	std	Y+20, r25	; 0x14
    1fc6:	8b 8b       	std	Y+19, r24	; 0x13
    1fc8:	8b 89       	ldd	r24, Y+19	; 0x13
    1fca:	9c 89       	ldd	r25, Y+20	; 0x14
    1fcc:	98 8b       	std	Y+16, r25	; 0x10
    1fce:	8f 87       	std	Y+15, r24	; 0x0f
    1fd0:	8f 85       	ldd	r24, Y+15	; 0x0f
    1fd2:	98 89       	ldd	r25, Y+16	; 0x10
    1fd4:	01 97       	sbiw	r24, 0x01	; 1
    1fd6:	f1 f7       	brne	.-4      	; 0x1fd4 <LCD_Latch+0x1b2>
    1fd8:	98 8b       	std	Y+16, r25	; 0x10
    1fda:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(10);
		DIO_enuSetPinValue(EN_PORT , EN_PIN , DIO_u8LOW);
    1fdc:	80 e0       	ldi	r24, 0x00	; 0
    1fde:	67 e0       	ldi	r22, 0x07	; 7
    1fe0:	40 e0       	ldi	r20, 0x00	; 0
    1fe2:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
    1fe6:	80 e0       	ldi	r24, 0x00	; 0
    1fe8:	90 e0       	ldi	r25, 0x00	; 0
    1fea:	a0 e2       	ldi	r26, 0x20	; 32
    1fec:	b1 e4       	ldi	r27, 0x41	; 65
    1fee:	8b 87       	std	Y+11, r24	; 0x0b
    1ff0:	9c 87       	std	Y+12, r25	; 0x0c
    1ff2:	ad 87       	std	Y+13, r26	; 0x0d
    1ff4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ff6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ff8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ffa:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ffc:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ffe:	20 e0       	ldi	r18, 0x00	; 0
    2000:	30 e0       	ldi	r19, 0x00	; 0
    2002:	4a e7       	ldi	r20, 0x7A	; 122
    2004:	53 e4       	ldi	r21, 0x43	; 67
    2006:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    200a:	dc 01       	movw	r26, r24
    200c:	cb 01       	movw	r24, r22
    200e:	8f 83       	std	Y+7, r24	; 0x07
    2010:	98 87       	std	Y+8, r25	; 0x08
    2012:	a9 87       	std	Y+9, r26	; 0x09
    2014:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2016:	6f 81       	ldd	r22, Y+7	; 0x07
    2018:	78 85       	ldd	r23, Y+8	; 0x08
    201a:	89 85       	ldd	r24, Y+9	; 0x09
    201c:	9a 85       	ldd	r25, Y+10	; 0x0a
    201e:	20 e0       	ldi	r18, 0x00	; 0
    2020:	30 e0       	ldi	r19, 0x00	; 0
    2022:	40 e8       	ldi	r20, 0x80	; 128
    2024:	5f e3       	ldi	r21, 0x3F	; 63
    2026:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    202a:	88 23       	and	r24, r24
    202c:	2c f4       	brge	.+10     	; 0x2038 <LCD_Latch+0x216>
		__ticks = 1;
    202e:	81 e0       	ldi	r24, 0x01	; 1
    2030:	90 e0       	ldi	r25, 0x00	; 0
    2032:	9e 83       	std	Y+6, r25	; 0x06
    2034:	8d 83       	std	Y+5, r24	; 0x05
    2036:	3f c0       	rjmp	.+126    	; 0x20b6 <LCD_Latch+0x294>
	else if (__tmp > 65535)
    2038:	6f 81       	ldd	r22, Y+7	; 0x07
    203a:	78 85       	ldd	r23, Y+8	; 0x08
    203c:	89 85       	ldd	r24, Y+9	; 0x09
    203e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2040:	20 e0       	ldi	r18, 0x00	; 0
    2042:	3f ef       	ldi	r19, 0xFF	; 255
    2044:	4f e7       	ldi	r20, 0x7F	; 127
    2046:	57 e4       	ldi	r21, 0x47	; 71
    2048:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    204c:	18 16       	cp	r1, r24
    204e:	4c f5       	brge	.+82     	; 0x20a2 <LCD_Latch+0x280>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2050:	6b 85       	ldd	r22, Y+11	; 0x0b
    2052:	7c 85       	ldd	r23, Y+12	; 0x0c
    2054:	8d 85       	ldd	r24, Y+13	; 0x0d
    2056:	9e 85       	ldd	r25, Y+14	; 0x0e
    2058:	20 e0       	ldi	r18, 0x00	; 0
    205a:	30 e0       	ldi	r19, 0x00	; 0
    205c:	40 e2       	ldi	r20, 0x20	; 32
    205e:	51 e4       	ldi	r21, 0x41	; 65
    2060:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2064:	dc 01       	movw	r26, r24
    2066:	cb 01       	movw	r24, r22
    2068:	bc 01       	movw	r22, r24
    206a:	cd 01       	movw	r24, r26
    206c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2070:	dc 01       	movw	r26, r24
    2072:	cb 01       	movw	r24, r22
    2074:	9e 83       	std	Y+6, r25	; 0x06
    2076:	8d 83       	std	Y+5, r24	; 0x05
    2078:	0f c0       	rjmp	.+30     	; 0x2098 <LCD_Latch+0x276>
    207a:	89 e1       	ldi	r24, 0x19	; 25
    207c:	90 e0       	ldi	r25, 0x00	; 0
    207e:	9c 83       	std	Y+4, r25	; 0x04
    2080:	8b 83       	std	Y+3, r24	; 0x03
    2082:	8b 81       	ldd	r24, Y+3	; 0x03
    2084:	9c 81       	ldd	r25, Y+4	; 0x04
    2086:	01 97       	sbiw	r24, 0x01	; 1
    2088:	f1 f7       	brne	.-4      	; 0x2086 <LCD_Latch+0x264>
    208a:	9c 83       	std	Y+4, r25	; 0x04
    208c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    208e:	8d 81       	ldd	r24, Y+5	; 0x05
    2090:	9e 81       	ldd	r25, Y+6	; 0x06
    2092:	01 97       	sbiw	r24, 0x01	; 1
    2094:	9e 83       	std	Y+6, r25	; 0x06
    2096:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2098:	8d 81       	ldd	r24, Y+5	; 0x05
    209a:	9e 81       	ldd	r25, Y+6	; 0x06
    209c:	00 97       	sbiw	r24, 0x00	; 0
    209e:	69 f7       	brne	.-38     	; 0x207a <LCD_Latch+0x258>
    20a0:	14 c0       	rjmp	.+40     	; 0x20ca <LCD_Latch+0x2a8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20a2:	6f 81       	ldd	r22, Y+7	; 0x07
    20a4:	78 85       	ldd	r23, Y+8	; 0x08
    20a6:	89 85       	ldd	r24, Y+9	; 0x09
    20a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    20aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20ae:	dc 01       	movw	r26, r24
    20b0:	cb 01       	movw	r24, r22
    20b2:	9e 83       	std	Y+6, r25	; 0x06
    20b4:	8d 83       	std	Y+5, r24	; 0x05
    20b6:	8d 81       	ldd	r24, Y+5	; 0x05
    20b8:	9e 81       	ldd	r25, Y+6	; 0x06
    20ba:	9a 83       	std	Y+2, r25	; 0x02
    20bc:	89 83       	std	Y+1, r24	; 0x01
    20be:	89 81       	ldd	r24, Y+1	; 0x01
    20c0:	9a 81       	ldd	r25, Y+2	; 0x02
    20c2:	01 97       	sbiw	r24, 0x01	; 1
    20c4:	f1 f7       	brne	.-4      	; 0x20c2 <LCD_Latch+0x2a0>
    20c6:	9a 83       	std	Y+2, r25	; 0x02
    20c8:	89 83       	std	Y+1, r24	; 0x01


		_delay_ms(10);
}
    20ca:	6d 96       	adiw	r28, 0x1d	; 29
    20cc:	0f b6       	in	r0, 0x3f	; 63
    20ce:	f8 94       	cli
    20d0:	de bf       	out	0x3e, r29	; 62
    20d2:	0f be       	out	0x3f, r0	; 63
    20d4:	cd bf       	out	0x3d, r28	; 61
    20d6:	cf 91       	pop	r28
    20d8:	df 91       	pop	r29
    20da:	08 95       	ret

000020dc <LCD_invidSendCommend>:
inline static void LCD_invidSendCommend(u8 Copy_u8Command)
{
    20dc:	df 93       	push	r29
    20de:	cf 93       	push	r28
    20e0:	cd b7       	in	r28, 0x3d	; 61
    20e2:	de b7       	in	r29, 0x3e	; 62
    20e4:	2f 97       	sbiw	r28, 0x0f	; 15
    20e6:	0f b6       	in	r0, 0x3f	; 63
    20e8:	f8 94       	cli
    20ea:	de bf       	out	0x3e, r29	; 62
    20ec:	0f be       	out	0x3f, r0	; 63
    20ee:	cd bf       	out	0x3d, r28	; 61
    20f0:	8f 87       	std	Y+15, r24	; 0x0f
	// set rs as command
	DIO_enuSetPinValue(RS_PORT , RS_PIN , DIO_u8LOW);
    20f2:	80 e0       	ldi	r24, 0x00	; 0
    20f4:	61 e0       	ldi	r22, 0x01	; 1
    20f6:	40 e0       	ldi	r20, 0x00	; 0
    20f8:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	// set rw as write operation , EN is low
	DIO_enuSetPinValue(RW_PORT , RW_PIN , DIO_u8LOW);
    20fc:	80 e0       	ldi	r24, 0x00	; 0
    20fe:	64 e0       	ldi	r22, 0x04	; 4
    2100:	40 e0       	ldi	r20, 0x00	; 0
    2102:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(EN_PORT , EN_PIN , DIO_u8LOW);
    2106:	80 e0       	ldi	r24, 0x00	; 0
    2108:	67 e0       	ldi	r22, 0x07	; 7
    210a:	40 e0       	ldi	r20, 0x00	; 0
    210c:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	//write Data
	DIO_enuSetPinValue(D7_PORT , D7_PIN , ((Copy_u8Command>>7)&1));
    2110:	8f 85       	ldd	r24, Y+15	; 0x0f
    2112:	98 2f       	mov	r25, r24
    2114:	99 1f       	adc	r25, r25
    2116:	99 27       	eor	r25, r25
    2118:	99 1f       	adc	r25, r25
    211a:	83 e0       	ldi	r24, 0x03	; 3
    211c:	63 e0       	ldi	r22, 0x03	; 3
    211e:	49 2f       	mov	r20, r25
    2120:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D6_PORT , D6_PIN , ((Copy_u8Command>>6)&1));
    2124:	8f 85       	ldd	r24, Y+15	; 0x0f
    2126:	82 95       	swap	r24
    2128:	86 95       	lsr	r24
    212a:	86 95       	lsr	r24
    212c:	83 70       	andi	r24, 0x03	; 3
    212e:	98 2f       	mov	r25, r24
    2130:	91 70       	andi	r25, 0x01	; 1
    2132:	83 e0       	ldi	r24, 0x03	; 3
    2134:	60 e0       	ldi	r22, 0x00	; 0
    2136:	49 2f       	mov	r20, r25
    2138:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D5_PORT , D5_PIN , ((Copy_u8Command>>5)&1));
    213c:	8f 85       	ldd	r24, Y+15	; 0x0f
    213e:	82 95       	swap	r24
    2140:	86 95       	lsr	r24
    2142:	87 70       	andi	r24, 0x07	; 7
    2144:	98 2f       	mov	r25, r24
    2146:	91 70       	andi	r25, 0x01	; 1
    2148:	82 e0       	ldi	r24, 0x02	; 2
    214a:	67 e0       	ldi	r22, 0x07	; 7
    214c:	49 2f       	mov	r20, r25
    214e:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D4_PORT , D4_PIN , ((Copy_u8Command>>4)&1));
    2152:	8f 85       	ldd	r24, Y+15	; 0x0f
    2154:	82 95       	swap	r24
    2156:	8f 70       	andi	r24, 0x0F	; 15
    2158:	98 2f       	mov	r25, r24
    215a:	91 70       	andi	r25, 0x01	; 1
    215c:	82 e0       	ldi	r24, 0x02	; 2
    215e:	65 e0       	ldi	r22, 0x05	; 5
    2160:	49 2f       	mov	r20, r25
    2162:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D3_PORT , D3_PIN , ((Copy_u8Command>>3)&1));
    2166:	8f 85       	ldd	r24, Y+15	; 0x0f
    2168:	86 95       	lsr	r24
    216a:	86 95       	lsr	r24
    216c:	86 95       	lsr	r24
    216e:	98 2f       	mov	r25, r24
    2170:	91 70       	andi	r25, 0x01	; 1
    2172:	82 e0       	ldi	r24, 0x02	; 2
    2174:	62 e0       	ldi	r22, 0x02	; 2
    2176:	49 2f       	mov	r20, r25
    2178:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D2_PORT , D2_PIN , ((Copy_u8Command>>2)&1));
    217c:	8f 85       	ldd	r24, Y+15	; 0x0f
    217e:	86 95       	lsr	r24
    2180:	86 95       	lsr	r24
    2182:	98 2f       	mov	r25, r24
    2184:	91 70       	andi	r25, 0x01	; 1
    2186:	81 e0       	ldi	r24, 0x01	; 1
    2188:	65 e0       	ldi	r22, 0x05	; 5
    218a:	49 2f       	mov	r20, r25
    218c:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D1_PORT , D1_PIN , ((Copy_u8Command>>1)&1));
    2190:	8f 85       	ldd	r24, Y+15	; 0x0f
    2192:	86 95       	lsr	r24
    2194:	98 2f       	mov	r25, r24
    2196:	91 70       	andi	r25, 0x01	; 1
    2198:	81 e0       	ldi	r24, 0x01	; 1
    219a:	62 e0       	ldi	r22, 0x02	; 2
    219c:	49 2f       	mov	r20, r25
    219e:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D0_PORT , D0_PIN , ((Copy_u8Command>>0)&1));
    21a2:	8f 85       	ldd	r24, Y+15	; 0x0f
    21a4:	98 2f       	mov	r25, r24
    21a6:	91 70       	andi	r25, 0x01	; 1
    21a8:	81 e0       	ldi	r24, 0x01	; 1
    21aa:	60 e0       	ldi	r22, 0x00	; 0
    21ac:	49 2f       	mov	r20, r25
    21ae:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>

	// Enable latch
	DIO_enuSetPinValue(EN_PORT , EN_PIN , DIO_u8HIGH);
    21b2:	80 e0       	ldi	r24, 0x00	; 0
    21b4:	67 e0       	ldi	r22, 0x07	; 7
    21b6:	41 e0       	ldi	r20, 0x01	; 1
    21b8:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
    21bc:	80 e0       	ldi	r24, 0x00	; 0
    21be:	90 e0       	ldi	r25, 0x00	; 0
    21c0:	a0 e2       	ldi	r26, 0x20	; 32
    21c2:	b1 e4       	ldi	r27, 0x41	; 65
    21c4:	8b 87       	std	Y+11, r24	; 0x0b
    21c6:	9c 87       	std	Y+12, r25	; 0x0c
    21c8:	ad 87       	std	Y+13, r26	; 0x0d
    21ca:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21cc:	6b 85       	ldd	r22, Y+11	; 0x0b
    21ce:	7c 85       	ldd	r23, Y+12	; 0x0c
    21d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    21d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    21d4:	20 e0       	ldi	r18, 0x00	; 0
    21d6:	30 e0       	ldi	r19, 0x00	; 0
    21d8:	4a e7       	ldi	r20, 0x7A	; 122
    21da:	53 e4       	ldi	r21, 0x43	; 67
    21dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21e0:	dc 01       	movw	r26, r24
    21e2:	cb 01       	movw	r24, r22
    21e4:	8f 83       	std	Y+7, r24	; 0x07
    21e6:	98 87       	std	Y+8, r25	; 0x08
    21e8:	a9 87       	std	Y+9, r26	; 0x09
    21ea:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    21ec:	6f 81       	ldd	r22, Y+7	; 0x07
    21ee:	78 85       	ldd	r23, Y+8	; 0x08
    21f0:	89 85       	ldd	r24, Y+9	; 0x09
    21f2:	9a 85       	ldd	r25, Y+10	; 0x0a
    21f4:	20 e0       	ldi	r18, 0x00	; 0
    21f6:	30 e0       	ldi	r19, 0x00	; 0
    21f8:	40 e8       	ldi	r20, 0x80	; 128
    21fa:	5f e3       	ldi	r21, 0x3F	; 63
    21fc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2200:	88 23       	and	r24, r24
    2202:	2c f4       	brge	.+10     	; 0x220e <LCD_invidSendCommend+0x132>
		__ticks = 1;
    2204:	81 e0       	ldi	r24, 0x01	; 1
    2206:	90 e0       	ldi	r25, 0x00	; 0
    2208:	9e 83       	std	Y+6, r25	; 0x06
    220a:	8d 83       	std	Y+5, r24	; 0x05
    220c:	3f c0       	rjmp	.+126    	; 0x228c <LCD_invidSendCommend+0x1b0>
	else if (__tmp > 65535)
    220e:	6f 81       	ldd	r22, Y+7	; 0x07
    2210:	78 85       	ldd	r23, Y+8	; 0x08
    2212:	89 85       	ldd	r24, Y+9	; 0x09
    2214:	9a 85       	ldd	r25, Y+10	; 0x0a
    2216:	20 e0       	ldi	r18, 0x00	; 0
    2218:	3f ef       	ldi	r19, 0xFF	; 255
    221a:	4f e7       	ldi	r20, 0x7F	; 127
    221c:	57 e4       	ldi	r21, 0x47	; 71
    221e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2222:	18 16       	cp	r1, r24
    2224:	4c f5       	brge	.+82     	; 0x2278 <LCD_invidSendCommend+0x19c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2226:	6b 85       	ldd	r22, Y+11	; 0x0b
    2228:	7c 85       	ldd	r23, Y+12	; 0x0c
    222a:	8d 85       	ldd	r24, Y+13	; 0x0d
    222c:	9e 85       	ldd	r25, Y+14	; 0x0e
    222e:	20 e0       	ldi	r18, 0x00	; 0
    2230:	30 e0       	ldi	r19, 0x00	; 0
    2232:	40 e2       	ldi	r20, 0x20	; 32
    2234:	51 e4       	ldi	r21, 0x41	; 65
    2236:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    223a:	dc 01       	movw	r26, r24
    223c:	cb 01       	movw	r24, r22
    223e:	bc 01       	movw	r22, r24
    2240:	cd 01       	movw	r24, r26
    2242:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2246:	dc 01       	movw	r26, r24
    2248:	cb 01       	movw	r24, r22
    224a:	9e 83       	std	Y+6, r25	; 0x06
    224c:	8d 83       	std	Y+5, r24	; 0x05
    224e:	0f c0       	rjmp	.+30     	; 0x226e <LCD_invidSendCommend+0x192>
    2250:	89 e1       	ldi	r24, 0x19	; 25
    2252:	90 e0       	ldi	r25, 0x00	; 0
    2254:	9c 83       	std	Y+4, r25	; 0x04
    2256:	8b 83       	std	Y+3, r24	; 0x03
    2258:	8b 81       	ldd	r24, Y+3	; 0x03
    225a:	9c 81       	ldd	r25, Y+4	; 0x04
    225c:	01 97       	sbiw	r24, 0x01	; 1
    225e:	f1 f7       	brne	.-4      	; 0x225c <LCD_invidSendCommend+0x180>
    2260:	9c 83       	std	Y+4, r25	; 0x04
    2262:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2264:	8d 81       	ldd	r24, Y+5	; 0x05
    2266:	9e 81       	ldd	r25, Y+6	; 0x06
    2268:	01 97       	sbiw	r24, 0x01	; 1
    226a:	9e 83       	std	Y+6, r25	; 0x06
    226c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    226e:	8d 81       	ldd	r24, Y+5	; 0x05
    2270:	9e 81       	ldd	r25, Y+6	; 0x06
    2272:	00 97       	sbiw	r24, 0x00	; 0
    2274:	69 f7       	brne	.-38     	; 0x2250 <LCD_invidSendCommend+0x174>
    2276:	14 c0       	rjmp	.+40     	; 0x22a0 <LCD_invidSendCommend+0x1c4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2278:	6f 81       	ldd	r22, Y+7	; 0x07
    227a:	78 85       	ldd	r23, Y+8	; 0x08
    227c:	89 85       	ldd	r24, Y+9	; 0x09
    227e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2280:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2284:	dc 01       	movw	r26, r24
    2286:	cb 01       	movw	r24, r22
    2288:	9e 83       	std	Y+6, r25	; 0x06
    228a:	8d 83       	std	Y+5, r24	; 0x05
    228c:	8d 81       	ldd	r24, Y+5	; 0x05
    228e:	9e 81       	ldd	r25, Y+6	; 0x06
    2290:	9a 83       	std	Y+2, r25	; 0x02
    2292:	89 83       	std	Y+1, r24	; 0x01
    2294:	89 81       	ldd	r24, Y+1	; 0x01
    2296:	9a 81       	ldd	r25, Y+2	; 0x02
    2298:	01 97       	sbiw	r24, 0x01	; 1
    229a:	f1 f7       	brne	.-4      	; 0x2298 <LCD_invidSendCommend+0x1bc>
    229c:	9a 83       	std	Y+2, r25	; 0x02
    229e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
	DIO_enuSetPinValue(EN_PORT , EN_PIN , DIO_u8LOW);
    22a0:	80 e0       	ldi	r24, 0x00	; 0
    22a2:	67 e0       	ldi	r22, 0x07	; 7
    22a4:	40 e0       	ldi	r20, 0x00	; 0
    22a6:	0e 94 ab 0a 	call	0x1556	; 0x1556 <DIO_enuSetPinValue>
}
    22aa:	2f 96       	adiw	r28, 0x0f	; 15
    22ac:	0f b6       	in	r0, 0x3f	; 63
    22ae:	f8 94       	cli
    22b0:	de bf       	out	0x3e, r29	; 62
    22b2:	0f be       	out	0x3f, r0	; 63
    22b4:	cd bf       	out	0x3d, r28	; 61
    22b6:	cf 91       	pop	r28
    22b8:	df 91       	pop	r29
    22ba:	08 95       	ret

000022bc <LM35_u8GetTemp>:
#include "LM_int.h"
#include "LM_priv.h"


ES_t LM35_u8GetTemp (LM35_CONFIG *lm35 , u8 *Copy_u8TempValue)
{
    22bc:	ef 92       	push	r14
    22be:	ff 92       	push	r15
    22c0:	0f 93       	push	r16
    22c2:	1f 93       	push	r17
    22c4:	df 93       	push	r29
    22c6:	cf 93       	push	r28
    22c8:	cd b7       	in	r28, 0x3d	; 61
    22ca:	de b7       	in	r29, 0x3e	; 62
    22cc:	2b 97       	sbiw	r28, 0x0b	; 11
    22ce:	0f b6       	in	r0, 0x3f	; 63
    22d0:	f8 94       	cli
    22d2:	de bf       	out	0x3e, r29	; 62
    22d4:	0f be       	out	0x3f, r0	; 63
    22d6:	cd bf       	out	0x3d, r28	; 61
    22d8:	99 87       	std	Y+9, r25	; 0x09
    22da:	88 87       	std	Y+8, r24	; 0x08
    22dc:	7b 87       	std	Y+11, r23	; 0x0b
    22de:	6a 87       	std	Y+10, r22	; 0x0a
	ES_t Local_u8ErrorState = ES_OK ;
    22e0:	81 e0       	ldi	r24, 0x01	; 1
    22e2:	8d 83       	std	Y+5, r24	; 0x05

	u16 Local_u16ADCResult ;
	u16 Local_u16AnalogValue ;

	u16 Local_u8ADCReference = ( lm35->Copy_u8ADCVoltageReference ) * 1000 ;
    22e4:	e8 85       	ldd	r30, Y+8	; 0x08
    22e6:	f9 85       	ldd	r31, Y+9	; 0x09
    22e8:	81 81       	ldd	r24, Z+1	; 0x01
    22ea:	28 2f       	mov	r18, r24
    22ec:	30 e0       	ldi	r19, 0x00	; 0
    22ee:	88 ee       	ldi	r24, 0xE8	; 232
    22f0:	93 e0       	ldi	r25, 0x03	; 3
    22f2:	ac 01       	movw	r20, r24
    22f4:	24 9f       	mul	r18, r20
    22f6:	c0 01       	movw	r24, r0
    22f8:	25 9f       	mul	r18, r21
    22fa:	90 0d       	add	r25, r0
    22fc:	34 9f       	mul	r19, r20
    22fe:	90 0d       	add	r25, r0
    2300:	11 24       	eor	r1, r1
    2302:	9a 83       	std	Y+2, r25	; 0x02
    2304:	89 83       	std	Y+1, r24	; 0x01

	ADC_u8GetResultSync( lm35->Copy_u8LM35Channel , &Local_u16ADCResult ) ;
    2306:	e8 85       	ldd	r30, Y+8	; 0x08
    2308:	f9 85       	ldd	r31, Y+9	; 0x09
    230a:	80 81       	ld	r24, Z
    230c:	9e 01       	movw	r18, r28
    230e:	2a 5f       	subi	r18, 0xFA	; 250
    2310:	3f 4f       	sbci	r19, 0xFF	; 255
    2312:	b9 01       	movw	r22, r18
    2314:	0e 94 33 06 	call	0xc66	; 0xc66 <ADC_u8GetResultSync>

	if ( lm35->Copy_u8ADCResolution == ADC_RESOLUTION_10_BIT )
    2318:	e8 85       	ldd	r30, Y+8	; 0x08
    231a:	f9 85       	ldd	r31, Y+9	; 0x09
    231c:	82 81       	ldd	r24, Z+2	; 0x02
    231e:	88 23       	and	r24, r24
    2320:	e1 f4       	brne	.+56     	; 0x235a <LM35_u8GetTemp+0x9e>
	{
		Local_u16AnalogValue = (u16) ( ((u32)Local_u16ADCResult * (u32)Local_u8ADCReference ) / 1024UL) ;
    2322:	8e 81       	ldd	r24, Y+6	; 0x06
    2324:	9f 81       	ldd	r25, Y+7	; 0x07
    2326:	7c 01       	movw	r14, r24
    2328:	00 e0       	ldi	r16, 0x00	; 0
    232a:	10 e0       	ldi	r17, 0x00	; 0
    232c:	89 81       	ldd	r24, Y+1	; 0x01
    232e:	9a 81       	ldd	r25, Y+2	; 0x02
    2330:	9c 01       	movw	r18, r24
    2332:	40 e0       	ldi	r20, 0x00	; 0
    2334:	50 e0       	ldi	r21, 0x00	; 0
    2336:	c8 01       	movw	r24, r16
    2338:	b7 01       	movw	r22, r14
    233a:	0e 94 89 12 	call	0x2512	; 0x2512 <__mulsi3>
    233e:	dc 01       	movw	r26, r24
    2340:	cb 01       	movw	r24, r22
    2342:	07 2e       	mov	r0, r23
    2344:	7a e0       	ldi	r23, 0x0A	; 10
    2346:	b6 95       	lsr	r27
    2348:	a7 95       	ror	r26
    234a:	97 95       	ror	r25
    234c:	87 95       	ror	r24
    234e:	7a 95       	dec	r23
    2350:	d1 f7       	brne	.-12     	; 0x2346 <LM35_u8GetTemp+0x8a>
    2352:	70 2d       	mov	r23, r0
    2354:	9c 83       	std	Y+4, r25	; 0x04
    2356:	8b 83       	std	Y+3, r24	; 0x03
    2358:	1b c0       	rjmp	.+54     	; 0x2390 <LM35_u8GetTemp+0xd4>

	}
	else if ( lm35->Copy_u8ADCResolution == ADC_RESOLUTION_8_BIT )
    235a:	e8 85       	ldd	r30, Y+8	; 0x08
    235c:	f9 85       	ldd	r31, Y+9	; 0x09
    235e:	82 81       	ldd	r24, Z+2	; 0x02
    2360:	81 30       	cpi	r24, 0x01	; 1
    2362:	b1 f4       	brne	.+44     	; 0x2390 <LM35_u8GetTemp+0xd4>
	{
		Local_u16AnalogValue = (u16) ( ((u32)Local_u16ADCResult * (u32)Local_u8ADCReference ) / 256UL) ;
    2364:	8e 81       	ldd	r24, Y+6	; 0x06
    2366:	9f 81       	ldd	r25, Y+7	; 0x07
    2368:	7c 01       	movw	r14, r24
    236a:	00 e0       	ldi	r16, 0x00	; 0
    236c:	10 e0       	ldi	r17, 0x00	; 0
    236e:	89 81       	ldd	r24, Y+1	; 0x01
    2370:	9a 81       	ldd	r25, Y+2	; 0x02
    2372:	9c 01       	movw	r18, r24
    2374:	40 e0       	ldi	r20, 0x00	; 0
    2376:	50 e0       	ldi	r21, 0x00	; 0
    2378:	c8 01       	movw	r24, r16
    237a:	b7 01       	movw	r22, r14
    237c:	0e 94 89 12 	call	0x2512	; 0x2512 <__mulsi3>
    2380:	dc 01       	movw	r26, r24
    2382:	cb 01       	movw	r24, r22
    2384:	89 2f       	mov	r24, r25
    2386:	9a 2f       	mov	r25, r26
    2388:	ab 2f       	mov	r26, r27
    238a:	bb 27       	eor	r27, r27
    238c:	9c 83       	std	Y+4, r25	; 0x04
    238e:	8b 83       	std	Y+3, r24	; 0x03
	}

	* Copy_u8TempValue = Local_u16AnalogValue / 10 ;
    2390:	8b 81       	ldd	r24, Y+3	; 0x03
    2392:	9c 81       	ldd	r25, Y+4	; 0x04
    2394:	2a e0       	ldi	r18, 0x0A	; 10
    2396:	30 e0       	ldi	r19, 0x00	; 0
    2398:	b9 01       	movw	r22, r18
    239a:	0e 94 a8 12 	call	0x2550	; 0x2550 <__udivmodhi4>
    239e:	cb 01       	movw	r24, r22
    23a0:	ea 85       	ldd	r30, Y+10	; 0x0a
    23a2:	fb 85       	ldd	r31, Y+11	; 0x0b
    23a4:	80 83       	st	Z, r24

	return Local_u8ErrorState ;
    23a6:	8d 81       	ldd	r24, Y+5	; 0x05
}
    23a8:	2b 96       	adiw	r28, 0x0b	; 11
    23aa:	0f b6       	in	r0, 0x3f	; 63
    23ac:	f8 94       	cli
    23ae:	de bf       	out	0x3e, r29	; 62
    23b0:	0f be       	out	0x3f, r0	; 63
    23b2:	cd bf       	out	0x3d, r28	; 61
    23b4:	cf 91       	pop	r28
    23b6:	df 91       	pop	r29
    23b8:	1f 91       	pop	r17
    23ba:	0f 91       	pop	r16
    23bc:	ff 90       	pop	r15
    23be:	ef 90       	pop	r14
    23c0:	08 95       	ret

000023c2 <MAPPING_u32GetOutput>:

#include "stdTypes.h"
#include "MAPPING.h"

u32 MAPPING_u32GetOutput (MAPPING_CONFIG * mapping_config)
{
    23c2:	ef 92       	push	r14
    23c4:	ff 92       	push	r15
    23c6:	0f 93       	push	r16
    23c8:	1f 93       	push	r17
    23ca:	df 93       	push	r29
    23cc:	cf 93       	push	r28
    23ce:	00 d0       	rcall	.+0      	; 0x23d0 <MAPPING_u32GetOutput+0xe>
    23d0:	00 d0       	rcall	.+0      	; 0x23d2 <MAPPING_u32GetOutput+0x10>
    23d2:	00 d0       	rcall	.+0      	; 0x23d4 <MAPPING_u32GetOutput+0x12>
    23d4:	cd b7       	in	r28, 0x3d	; 61
    23d6:	de b7       	in	r29, 0x3e	; 62
    23d8:	9e 83       	std	Y+6, r25	; 0x06
    23da:	8d 83       	std	Y+5, r24	; 0x05
	u32 Local_u32OutputValue ;
	Local_u32OutputValue = ((((mapping_config->Copy_u32InputValue - mapping_config->Copy_u32InputMin) * (mapping_config->Copy_u32OutputMax - mapping_config->Copy_u32OutputMin)) / (mapping_config->Copy_u32InputMax - mapping_config->Copy_u32InputMin)) + mapping_config->Copy_u32OutputMin) ;
    23dc:	ed 81       	ldd	r30, Y+5	; 0x05
    23de:	fe 81       	ldd	r31, Y+6	; 0x06
    23e0:	20 89       	ldd	r18, Z+16	; 0x10
    23e2:	31 89       	ldd	r19, Z+17	; 0x11
    23e4:	42 89       	ldd	r20, Z+18	; 0x12
    23e6:	53 89       	ldd	r21, Z+19	; 0x13
    23e8:	ed 81       	ldd	r30, Y+5	; 0x05
    23ea:	fe 81       	ldd	r31, Y+6	; 0x06
    23ec:	80 81       	ld	r24, Z
    23ee:	91 81       	ldd	r25, Z+1	; 0x01
    23f0:	a2 81       	ldd	r26, Z+2	; 0x02
    23f2:	b3 81       	ldd	r27, Z+3	; 0x03
    23f4:	79 01       	movw	r14, r18
    23f6:	8a 01       	movw	r16, r20
    23f8:	e8 1a       	sub	r14, r24
    23fa:	f9 0a       	sbc	r15, r25
    23fc:	0a 0b       	sbc	r16, r26
    23fe:	1b 0b       	sbc	r17, r27
    2400:	ed 81       	ldd	r30, Y+5	; 0x05
    2402:	fe 81       	ldd	r31, Y+6	; 0x06
    2404:	24 85       	ldd	r18, Z+12	; 0x0c
    2406:	35 85       	ldd	r19, Z+13	; 0x0d
    2408:	46 85       	ldd	r20, Z+14	; 0x0e
    240a:	57 85       	ldd	r21, Z+15	; 0x0f
    240c:	ed 81       	ldd	r30, Y+5	; 0x05
    240e:	fe 81       	ldd	r31, Y+6	; 0x06
    2410:	80 85       	ldd	r24, Z+8	; 0x08
    2412:	91 85       	ldd	r25, Z+9	; 0x09
    2414:	a2 85       	ldd	r26, Z+10	; 0x0a
    2416:	b3 85       	ldd	r27, Z+11	; 0x0b
    2418:	28 1b       	sub	r18, r24
    241a:	39 0b       	sbc	r19, r25
    241c:	4a 0b       	sbc	r20, r26
    241e:	5b 0b       	sbc	r21, r27
    2420:	c8 01       	movw	r24, r16
    2422:	b7 01       	movw	r22, r14
    2424:	0e 94 89 12 	call	0x2512	; 0x2512 <__mulsi3>
    2428:	7b 01       	movw	r14, r22
    242a:	8c 01       	movw	r16, r24
    242c:	ed 81       	ldd	r30, Y+5	; 0x05
    242e:	fe 81       	ldd	r31, Y+6	; 0x06
    2430:	24 81       	ldd	r18, Z+4	; 0x04
    2432:	35 81       	ldd	r19, Z+5	; 0x05
    2434:	46 81       	ldd	r20, Z+6	; 0x06
    2436:	57 81       	ldd	r21, Z+7	; 0x07
    2438:	ed 81       	ldd	r30, Y+5	; 0x05
    243a:	fe 81       	ldd	r31, Y+6	; 0x06
    243c:	80 81       	ld	r24, Z
    243e:	91 81       	ldd	r25, Z+1	; 0x01
    2440:	a2 81       	ldd	r26, Z+2	; 0x02
    2442:	b3 81       	ldd	r27, Z+3	; 0x03
    2444:	28 1b       	sub	r18, r24
    2446:	39 0b       	sbc	r19, r25
    2448:	4a 0b       	sbc	r20, r26
    244a:	5b 0b       	sbc	r21, r27
    244c:	c8 01       	movw	r24, r16
    244e:	b7 01       	movw	r22, r14
    2450:	0e 94 bc 12 	call	0x2578	; 0x2578 <__udivmodsi4>
    2454:	da 01       	movw	r26, r20
    2456:	c9 01       	movw	r24, r18
    2458:	9c 01       	movw	r18, r24
    245a:	ad 01       	movw	r20, r26
    245c:	ed 81       	ldd	r30, Y+5	; 0x05
    245e:	fe 81       	ldd	r31, Y+6	; 0x06
    2460:	80 85       	ldd	r24, Z+8	; 0x08
    2462:	91 85       	ldd	r25, Z+9	; 0x09
    2464:	a2 85       	ldd	r26, Z+10	; 0x0a
    2466:	b3 85       	ldd	r27, Z+11	; 0x0b
    2468:	82 0f       	add	r24, r18
    246a:	93 1f       	adc	r25, r19
    246c:	a4 1f       	adc	r26, r20
    246e:	b5 1f       	adc	r27, r21
    2470:	89 83       	std	Y+1, r24	; 0x01
    2472:	9a 83       	std	Y+2, r25	; 0x02
    2474:	ab 83       	std	Y+3, r26	; 0x03
    2476:	bc 83       	std	Y+4, r27	; 0x04
	return Local_u32OutputValue  ;
    2478:	89 81       	ldd	r24, Y+1	; 0x01
    247a:	9a 81       	ldd	r25, Y+2	; 0x02
    247c:	ab 81       	ldd	r26, Y+3	; 0x03
    247e:	bc 81       	ldd	r27, Y+4	; 0x04
}
    2480:	bc 01       	movw	r22, r24
    2482:	cd 01       	movw	r24, r26
    2484:	26 96       	adiw	r28, 0x06	; 6
    2486:	0f b6       	in	r0, 0x3f	; 63
    2488:	f8 94       	cli
    248a:	de bf       	out	0x3e, r29	; 62
    248c:	0f be       	out	0x3f, r0	; 63
    248e:	cd bf       	out	0x3d, r28	; 61
    2490:	cf 91       	pop	r28
    2492:	df 91       	pop	r29
    2494:	1f 91       	pop	r17
    2496:	0f 91       	pop	r16
    2498:	ff 90       	pop	r15
    249a:	ef 90       	pop	r14
    249c:	08 95       	ret

0000249e <main>:
#include "LCD_int.h"

#include "LM_int.h"

int main(void)
{
    249e:	df 93       	push	r29
    24a0:	cf 93       	push	r28
    24a2:	00 d0       	rcall	.+0      	; 0x24a4 <main+0x6>
    24a4:	00 d0       	rcall	.+0      	; 0x24a6 <main+0x8>
    24a6:	cd b7       	in	r28, 0x3d	; 61
    24a8:	de b7       	in	r29, 0x3e	; 62
	DIO_enuInit();
    24aa:	0e 94 46 08 	call	0x108c	; 0x108c <DIO_enuInit>
	ADC_voidInit();
    24ae:	0e 94 a3 05 	call	0xb46	; 0xb46 <ADC_voidInit>
	u8 Local_u8TempValue;
	LM35_CONFIG LM35;
	LM35_u8GetTemp(&LM35 , &Local_u8TempValue);
    24b2:	ce 01       	movw	r24, r28
    24b4:	02 96       	adiw	r24, 0x02	; 2
    24b6:	9e 01       	movw	r18, r28
    24b8:	2f 5f       	subi	r18, 0xFF	; 255
    24ba:	3f 4f       	sbci	r19, 0xFF	; 255
    24bc:	b9 01       	movw	r22, r18
    24be:	0e 94 5e 11 	call	0x22bc	; 0x22bc <LM35_u8GetTemp>
	while(1)
	{
		if(Local_u8TempValue > 40)
    24c2:	89 81       	ldd	r24, Y+1	; 0x01
    24c4:	89 32       	cpi	r24, 0x29	; 41
    24c6:	e8 f3       	brcs	.-6      	; 0x24c2 <main+0x24>
		{
			LCD_enuDisplayChar('O');LCD_enuDisplayChar('p');LCD_enuDisplayChar('e');LCD_enuDisplayChar('n');
    24c8:	8f e4       	ldi	r24, 0x4F	; 79
    24ca:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
    24ce:	80 e7       	ldi	r24, 0x70	; 112
    24d0:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
    24d4:	85 e6       	ldi	r24, 0x65	; 101
    24d6:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
    24da:	8e e6       	ldi	r24, 0x6E	; 110
    24dc:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
			LCD_enuDisplayChar(' ');LCD_enuDisplayChar('t');LCD_enuDisplayChar('h');LCD_enuDisplayChar('e');
    24e0:	80 e2       	ldi	r24, 0x20	; 32
    24e2:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
    24e6:	84 e7       	ldi	r24, 0x74	; 116
    24e8:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
    24ec:	88 e6       	ldi	r24, 0x68	; 104
    24ee:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
    24f2:	85 e6       	ldi	r24, 0x65	; 101
    24f4:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
			LCD_enuDisplayChar(' ');LCD_enuDisplayChar('f');LCD_enuDisplayChar('a');LCD_enuDisplayChar('n');
    24f8:	80 e2       	ldi	r24, 0x20	; 32
    24fa:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
    24fe:	86 e6       	ldi	r24, 0x66	; 102
    2500:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
    2504:	81 e6       	ldi	r24, 0x61	; 97
    2506:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
    250a:	8e e6       	ldi	r24, 0x6E	; 110
    250c:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <LCD_enuDisplayChar>
    2510:	d8 cf       	rjmp	.-80     	; 0x24c2 <main+0x24>

00002512 <__mulsi3>:
    2512:	62 9f       	mul	r22, r18
    2514:	d0 01       	movw	r26, r0
    2516:	73 9f       	mul	r23, r19
    2518:	f0 01       	movw	r30, r0
    251a:	82 9f       	mul	r24, r18
    251c:	e0 0d       	add	r30, r0
    251e:	f1 1d       	adc	r31, r1
    2520:	64 9f       	mul	r22, r20
    2522:	e0 0d       	add	r30, r0
    2524:	f1 1d       	adc	r31, r1
    2526:	92 9f       	mul	r25, r18
    2528:	f0 0d       	add	r31, r0
    252a:	83 9f       	mul	r24, r19
    252c:	f0 0d       	add	r31, r0
    252e:	74 9f       	mul	r23, r20
    2530:	f0 0d       	add	r31, r0
    2532:	65 9f       	mul	r22, r21
    2534:	f0 0d       	add	r31, r0
    2536:	99 27       	eor	r25, r25
    2538:	72 9f       	mul	r23, r18
    253a:	b0 0d       	add	r27, r0
    253c:	e1 1d       	adc	r30, r1
    253e:	f9 1f       	adc	r31, r25
    2540:	63 9f       	mul	r22, r19
    2542:	b0 0d       	add	r27, r0
    2544:	e1 1d       	adc	r30, r1
    2546:	f9 1f       	adc	r31, r25
    2548:	bd 01       	movw	r22, r26
    254a:	cf 01       	movw	r24, r30
    254c:	11 24       	eor	r1, r1
    254e:	08 95       	ret

00002550 <__udivmodhi4>:
    2550:	aa 1b       	sub	r26, r26
    2552:	bb 1b       	sub	r27, r27
    2554:	51 e1       	ldi	r21, 0x11	; 17
    2556:	07 c0       	rjmp	.+14     	; 0x2566 <__udivmodhi4_ep>

00002558 <__udivmodhi4_loop>:
    2558:	aa 1f       	adc	r26, r26
    255a:	bb 1f       	adc	r27, r27
    255c:	a6 17       	cp	r26, r22
    255e:	b7 07       	cpc	r27, r23
    2560:	10 f0       	brcs	.+4      	; 0x2566 <__udivmodhi4_ep>
    2562:	a6 1b       	sub	r26, r22
    2564:	b7 0b       	sbc	r27, r23

00002566 <__udivmodhi4_ep>:
    2566:	88 1f       	adc	r24, r24
    2568:	99 1f       	adc	r25, r25
    256a:	5a 95       	dec	r21
    256c:	a9 f7       	brne	.-22     	; 0x2558 <__udivmodhi4_loop>
    256e:	80 95       	com	r24
    2570:	90 95       	com	r25
    2572:	bc 01       	movw	r22, r24
    2574:	cd 01       	movw	r24, r26
    2576:	08 95       	ret

00002578 <__udivmodsi4>:
    2578:	a1 e2       	ldi	r26, 0x21	; 33
    257a:	1a 2e       	mov	r1, r26
    257c:	aa 1b       	sub	r26, r26
    257e:	bb 1b       	sub	r27, r27
    2580:	fd 01       	movw	r30, r26
    2582:	0d c0       	rjmp	.+26     	; 0x259e <__udivmodsi4_ep>

00002584 <__udivmodsi4_loop>:
    2584:	aa 1f       	adc	r26, r26
    2586:	bb 1f       	adc	r27, r27
    2588:	ee 1f       	adc	r30, r30
    258a:	ff 1f       	adc	r31, r31
    258c:	a2 17       	cp	r26, r18
    258e:	b3 07       	cpc	r27, r19
    2590:	e4 07       	cpc	r30, r20
    2592:	f5 07       	cpc	r31, r21
    2594:	20 f0       	brcs	.+8      	; 0x259e <__udivmodsi4_ep>
    2596:	a2 1b       	sub	r26, r18
    2598:	b3 0b       	sbc	r27, r19
    259a:	e4 0b       	sbc	r30, r20
    259c:	f5 0b       	sbc	r31, r21

0000259e <__udivmodsi4_ep>:
    259e:	66 1f       	adc	r22, r22
    25a0:	77 1f       	adc	r23, r23
    25a2:	88 1f       	adc	r24, r24
    25a4:	99 1f       	adc	r25, r25
    25a6:	1a 94       	dec	r1
    25a8:	69 f7       	brne	.-38     	; 0x2584 <__udivmodsi4_loop>
    25aa:	60 95       	com	r22
    25ac:	70 95       	com	r23
    25ae:	80 95       	com	r24
    25b0:	90 95       	com	r25
    25b2:	9b 01       	movw	r18, r22
    25b4:	ac 01       	movw	r20, r24
    25b6:	bd 01       	movw	r22, r26
    25b8:	cf 01       	movw	r24, r30
    25ba:	08 95       	ret

000025bc <__prologue_saves__>:
    25bc:	2f 92       	push	r2
    25be:	3f 92       	push	r3
    25c0:	4f 92       	push	r4
    25c2:	5f 92       	push	r5
    25c4:	6f 92       	push	r6
    25c6:	7f 92       	push	r7
    25c8:	8f 92       	push	r8
    25ca:	9f 92       	push	r9
    25cc:	af 92       	push	r10
    25ce:	bf 92       	push	r11
    25d0:	cf 92       	push	r12
    25d2:	df 92       	push	r13
    25d4:	ef 92       	push	r14
    25d6:	ff 92       	push	r15
    25d8:	0f 93       	push	r16
    25da:	1f 93       	push	r17
    25dc:	cf 93       	push	r28
    25de:	df 93       	push	r29
    25e0:	cd b7       	in	r28, 0x3d	; 61
    25e2:	de b7       	in	r29, 0x3e	; 62
    25e4:	ca 1b       	sub	r28, r26
    25e6:	db 0b       	sbc	r29, r27
    25e8:	0f b6       	in	r0, 0x3f	; 63
    25ea:	f8 94       	cli
    25ec:	de bf       	out	0x3e, r29	; 62
    25ee:	0f be       	out	0x3f, r0	; 63
    25f0:	cd bf       	out	0x3d, r28	; 61
    25f2:	09 94       	ijmp

000025f4 <__epilogue_restores__>:
    25f4:	2a 88       	ldd	r2, Y+18	; 0x12
    25f6:	39 88       	ldd	r3, Y+17	; 0x11
    25f8:	48 88       	ldd	r4, Y+16	; 0x10
    25fa:	5f 84       	ldd	r5, Y+15	; 0x0f
    25fc:	6e 84       	ldd	r6, Y+14	; 0x0e
    25fe:	7d 84       	ldd	r7, Y+13	; 0x0d
    2600:	8c 84       	ldd	r8, Y+12	; 0x0c
    2602:	9b 84       	ldd	r9, Y+11	; 0x0b
    2604:	aa 84       	ldd	r10, Y+10	; 0x0a
    2606:	b9 84       	ldd	r11, Y+9	; 0x09
    2608:	c8 84       	ldd	r12, Y+8	; 0x08
    260a:	df 80       	ldd	r13, Y+7	; 0x07
    260c:	ee 80       	ldd	r14, Y+6	; 0x06
    260e:	fd 80       	ldd	r15, Y+5	; 0x05
    2610:	0c 81       	ldd	r16, Y+4	; 0x04
    2612:	1b 81       	ldd	r17, Y+3	; 0x03
    2614:	aa 81       	ldd	r26, Y+2	; 0x02
    2616:	b9 81       	ldd	r27, Y+1	; 0x01
    2618:	ce 0f       	add	r28, r30
    261a:	d1 1d       	adc	r29, r1
    261c:	0f b6       	in	r0, 0x3f	; 63
    261e:	f8 94       	cli
    2620:	de bf       	out	0x3e, r29	; 62
    2622:	0f be       	out	0x3f, r0	; 63
    2624:	cd bf       	out	0x3d, r28	; 61
    2626:	ed 01       	movw	r28, r26
    2628:	08 95       	ret

0000262a <_exit>:
    262a:	f8 94       	cli

0000262c <__stop_program>:
    262c:	ff cf       	rjmp	.-2      	; 0x262c <__stop_program>
