# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../hdl/HW2/Problem_1.v" \
"../../../../../../verif/HW2/tb_mult4x4.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
