{
    "diagrams": [
        {
            "id": "055",
            "topic": "Computer Architecture",
            "category": "computer_science",
            "description": "Computer Architecture is the conceptual design and fundamental operational structure of a computer system, defining how hardware components interact to execute instructions. Its primary purpose is to optimize performance, efficiency, and functionality. Core components include: CPU (Central Processing Unit - executing instructions with ALU and control unit), memory hierarchy (registers, cache, RAM, storage), I/O systems (interfacing with external devices), and bus architecture (data pathways connecting components). Design principles involve instruction set architecture (ISA), pipelining, parallelism, and data flow models. This structure collectively enables computation, data processing, and program execution with optimal speed and resource utilization.",
            "diagram_type": "flowchart",
            "mermaid_code": "flowchart TD\n    A[<b>Computer Architecture</b><br>Conceptual design & operational<br>structure of computer systems]:::title\n    B[<b>PRIMARY PURPOSE</b><br>Optimize performance,<br>efficiency & functionality]:::purpose\n    C[<b>CORE COMPONENTS</b>]:::components\n    \n    subgraph D[CPU]\n        D1[Central Processing Unit<br>ALU & Control Unit<br>Instruction execution]\n    end\n    \n    subgraph E[Memory Hierarchy]\n        E1[Registers, Cache<br>RAM, Storage<br>Data retention]\n    end\n    \n    subgraph F[I/O Systems]\n        F1[Input/Output<br>External device<br>interfaces]\n    end\n    \n    subgraph G[Bus Architecture]\n        G1[Data pathways<br>Component<br>interconnection]\n    end\n    \n    H[<b>DESIGN PRINCIPLES</b><br>ISA, Pipelining,<br>Parallelism, Data flow]:::principles\n    \n    I[<b>ENABLES</b><br>Computation, processing<br>& optimal execution]:::outcome\n    \n    A -->|aims to| B\n    B -->|through| C\n    C -->|includes| D\n    C -->|includes| E\n    C -->|includes| F\n    C -->|includes| G\n    D & E & F & G -->|guided by| H\n    H -->|collectively achieves| I\n    \n    classDef title fill:#f0f7ff,stroke:#4a6fa5,stroke-width:2px,color:#333,stroke-dasharray: 5 5\n    classDef purpose fill:#fff3e0,stroke:#ef6c00,stroke-width:2px,color:#333\n    classDef components fill:#e8f5e9,stroke:#2e7d32,stroke-width:2px,color:#333\n    classDef principles fill:#f3e5f5,stroke:#7b1fa2,stroke-width:2px,color:#333\n    classDef outcome fill:#e3f2fd,stroke:#1565c0,stroke-width:2px,color:#333",
            "complexity": "medium",
            "tags": [
                "computer_architecture",
                "computer_science",
                "cpu",
                "isa",
                "memory"
            ],
            "creation_date": "2024-01-16"
        }
    ]
}