

================================================================
== Vitis HLS Report for 'encoder'
================================================================
* Date:           Wed Apr 24 15:39:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Encoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  33.00 ns|  6.314 ns|     8.91 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.31>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%delay_chain_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %delay_chain"   --->   Operation 2 'read' 'delay_chain_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%coarse_counter_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %coarse_counter"   --->   Operation 3 'read' 'coarse_counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Encoder/source/encoder.cpp:3]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %coarse_counter"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %coarse_counter, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %delay_chain"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %delay_chain, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i9 %delay_chain_read" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 10 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i1 %trunc_ln28" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 11 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 1" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i1 %tmp" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 13 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 2" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 14 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i1 %tmp_1" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 15 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 3" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 16 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i1 %tmp_2" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 17 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 4" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 18 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i1 %tmp_3" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 19 'zext' 'zext_ln28_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 5" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 20 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i1 %tmp_4" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 21 'zext' 'zext_ln28_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 6" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 22 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i1 %tmp_5" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 23 'zext' 'zext_ln28_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 7" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 24 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i1 %tmp_6" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 25 'zext' 'zext_ln28_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 8" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 26 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i1 %tmp_7" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 27 'zext' 'zext_ln28_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%add_ln28 = add i2 %zext_ln28_4, i2 %zext_ln28_5" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 28 'add' 'add_ln28' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i2 %add_ln28" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 29 'zext' 'zext_ln28_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%add_ln28_1 = add i2 %zext_ln28_3, i2 %zext_ln28_2" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 30 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i2 %add_ln28_1" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 31 'zext' 'zext_ln28_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%add_ln28_8 = add i2 %add_ln28_1, i2 %add_ln28" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 32 'add' 'add_ln28_8' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%add_ln28_2 = add i3 %zext_ln28_9, i3 %zext_ln28_8" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 33 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20)   --->   "%trunc_ln28_1 = trunc i2 %add_ln28_8" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 34 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i3 %add_ln28_2" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 35 'zext' 'zext_ln28_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%add_ln28_3 = add i2 %zext_ln28_14, i2 %zext_ln28_1" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 36 'add' 'add_ln28_3' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i2 %add_ln28_3" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 37 'zext' 'zext_ln28_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%add_ln28_4 = add i2 %zext_ln28, i2 %zext_ln28_6" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 38 'add' 'add_ln28_4' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i2 %add_ln28_4" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 39 'zext' 'zext_ln28_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%add_ln28_9 = add i2 %add_ln28_4, i2 %add_ln28_3" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 40 'add' 'add_ln28_9' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%add_ln28_5 = add i3 %zext_ln28_12, i3 %zext_ln28_11" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 41 'add' 'add_ln28_5' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20)   --->   "%trunc_ln28_2 = trunc i2 %add_ln28_9" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 42 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i3 %add_ln28_5" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 43 'zext' 'zext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20)   --->   "%xor_ln28 = xor i1 %trunc_ln28_2, i1 %trunc_ln28_1" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 44 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_6 = add i4 %zext_ln28_13, i4 %zext_ln28_10" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 45 'add' 'add_ln28_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (3.14ns) (root node of TernaryAdder)   --->   "%fine_counter = add i4 %add_ln28_6, i4 %zext_ln28_7" [Encoder/source/encoder.cpp:28->Encoder/source/encoder.cpp:8]   --->   Operation 46 'add' 'fine_counter' <Predicate = true> <Delay = 3.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln20 = xor i1 %xor_ln28, i1 %tmp_6" [Encoder/source/encoder.cpp:20->Encoder/source/encoder.cpp:9]   --->   Operation 47 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %fine_counter, i32 1, i32 3" [Encoder/source/encoder.cpp:20->Encoder/source/encoder.cpp:9]   --->   Operation 48 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%out = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i12.i3.i1, i1 0, i12 %coarse_counter_read, i3 %tmp_8, i1 %xor_ln20" [Encoder/source/encoder.cpp:20->Encoder/source/encoder.cpp:9]   --->   Operation 49 'bitconcatenate' 'out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i17 %out" [Encoder/source/encoder.cpp:13->Encoder/source/encoder.cpp:9]   --->   Operation 50 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln9 = ret i32 %zext_ln13" [Encoder/source/encoder.cpp:9]   --->   Operation 51 'ret' 'ret_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coarse_counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_chain]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
delay_chain_read    (read          ) [ 00]
coarse_counter_read (read          ) [ 00]
specbitsmap_ln0     (specbitsmap   ) [ 00]
spectopmodule_ln3   (spectopmodule ) [ 00]
specbitsmap_ln0     (specbitsmap   ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
specbitsmap_ln0     (specbitsmap   ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
trunc_ln28          (trunc         ) [ 00]
zext_ln28           (zext          ) [ 00]
tmp                 (bitselect     ) [ 00]
zext_ln28_1         (zext          ) [ 00]
tmp_1               (bitselect     ) [ 00]
zext_ln28_2         (zext          ) [ 00]
tmp_2               (bitselect     ) [ 00]
zext_ln28_3         (zext          ) [ 00]
tmp_3               (bitselect     ) [ 00]
zext_ln28_4         (zext          ) [ 00]
tmp_4               (bitselect     ) [ 00]
zext_ln28_5         (zext          ) [ 00]
tmp_5               (bitselect     ) [ 00]
zext_ln28_6         (zext          ) [ 00]
tmp_6               (bitselect     ) [ 00]
zext_ln28_7         (zext          ) [ 00]
tmp_7               (bitselect     ) [ 00]
zext_ln28_14        (zext          ) [ 00]
add_ln28            (add           ) [ 00]
zext_ln28_8         (zext          ) [ 00]
add_ln28_1          (add           ) [ 00]
zext_ln28_9         (zext          ) [ 00]
add_ln28_8          (add           ) [ 00]
add_ln28_2          (add           ) [ 00]
trunc_ln28_1        (trunc         ) [ 00]
zext_ln28_10        (zext          ) [ 00]
add_ln28_3          (add           ) [ 00]
zext_ln28_11        (zext          ) [ 00]
add_ln28_4          (add           ) [ 00]
zext_ln28_12        (zext          ) [ 00]
add_ln28_9          (add           ) [ 00]
add_ln28_5          (add           ) [ 00]
trunc_ln28_2        (trunc         ) [ 00]
zext_ln28_13        (zext          ) [ 00]
xor_ln28            (xor           ) [ 00]
add_ln28_6          (add           ) [ 00]
fine_counter        (add           ) [ 00]
xor_ln20            (xor           ) [ 00]
tmp_8               (partselect    ) [ 00]
out                 (bitconcatenate) [ 00]
zext_ln13           (zext          ) [ 00]
ret_ln9             (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coarse_counter">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coarse_counter"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="delay_chain">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_chain"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i12.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="delay_chain_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="9" slack="0"/>
<pin id="50" dir="0" index="1" bw="9" slack="0"/>
<pin id="51" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_chain_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="coarse_counter_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="0"/>
<pin id="56" dir="0" index="1" bw="12" slack="0"/>
<pin id="57" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coarse_counter_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln28_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="9" slack="0"/>
<pin id="62" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln28_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="9" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln28_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln28_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln28_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="9" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln28_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="9" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln28_5_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_5_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="9" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln28_6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_6_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="9" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln28_7_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_7_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln28_14_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_14/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln28_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln28_8_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln28_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln28_9_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln28_8_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln28_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln28_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln28_10_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln28_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln28_11_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln28_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln28_12_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_12/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln28_9_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln28_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln28_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln28_13_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_13/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xor_ln28_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln28_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="fine_counter_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fine_counter/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="xor_ln20_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_8_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="0" index="3" bw="3" slack="0"/>
<pin id="273" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="out_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="17" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="12" slack="0"/>
<pin id="282" dir="0" index="3" bw="3" slack="0"/>
<pin id="283" dir="0" index="4" bw="1" slack="0"/>
<pin id="284" dir="1" index="5" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln13_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="17" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="48" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="48" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="48" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="48" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="48" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="48" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="48" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="48" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="48" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="112" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="124" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="100" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="88" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="174" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="164" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="180" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="170" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="184" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="190" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="160" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="76" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="64" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="136" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="214" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="204" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="220" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="210" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="224" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="236" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="196" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="240" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="200" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="148" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="244" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="140" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="256" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="54" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="268" pin="4"/><net_sink comp="278" pin=3"/></net>

<net id="289"><net_src comp="262" pin="2"/><net_sink comp="278" pin=4"/></net>

<net id="293"><net_src comp="278" pin="5"/><net_sink comp="290" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: encoder : coarse_counter | {1 }
	Port: encoder : delay_chain | {1 }
  - Chain level:
	State 1
		zext_ln28 : 1
		zext_ln28_1 : 1
		zext_ln28_2 : 1
		zext_ln28_3 : 1
		zext_ln28_4 : 1
		zext_ln28_5 : 1
		zext_ln28_6 : 1
		zext_ln28_7 : 1
		zext_ln28_14 : 1
		add_ln28 : 2
		zext_ln28_8 : 3
		add_ln28_1 : 2
		zext_ln28_9 : 3
		add_ln28_8 : 3
		add_ln28_2 : 4
		trunc_ln28_1 : 4
		zext_ln28_10 : 5
		add_ln28_3 : 2
		zext_ln28_11 : 3
		add_ln28_4 : 2
		zext_ln28_12 : 3
		add_ln28_9 : 3
		add_ln28_5 : 4
		trunc_ln28_2 : 4
		zext_ln28_13 : 5
		xor_ln28 : 5
		add_ln28_6 : 6
		fine_counter : 7
		xor_ln20 : 5
		tmp_8 : 8
		out : 9
		zext_ln13 : 10
		ret_ln9 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln28_fu_164        |    0    |    10   |
|          |        add_ln28_1_fu_174       |    0    |    10   |
|          |        add_ln28_8_fu_184       |    0    |    10   |
|          |        add_ln28_2_fu_190       |    0    |    10   |
|    add   |        add_ln28_3_fu_204       |    0    |    10   |
|          |        add_ln28_4_fu_214       |    0    |    10   |
|          |        add_ln28_9_fu_224       |    0    |    10   |
|          |        add_ln28_5_fu_230       |    0    |    10   |
|          |        add_ln28_6_fu_250       |    0    |    4    |
|          |       fine_counter_fu_256      |    0    |    7    |
|----------|--------------------------------|---------|---------|
|    xor   |         xor_ln28_fu_244        |    0    |    2    |
|          |         xor_ln20_fu_262        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|   read   |   delay_chain_read_read_fu_48  |    0    |    0    |
|          | coarse_counter_read_read_fu_54 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        trunc_ln28_fu_60        |    0    |    0    |
|   trunc  |       trunc_ln28_1_fu_196      |    0    |    0    |
|          |       trunc_ln28_2_fu_236      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         zext_ln28_fu_64        |    0    |    0    |
|          |        zext_ln28_1_fu_76       |    0    |    0    |
|          |        zext_ln28_2_fu_88       |    0    |    0    |
|          |       zext_ln28_3_fu_100       |    0    |    0    |
|          |       zext_ln28_4_fu_112       |    0    |    0    |
|          |       zext_ln28_5_fu_124       |    0    |    0    |
|          |       zext_ln28_6_fu_136       |    0    |    0    |
|   zext   |       zext_ln28_7_fu_148       |    0    |    0    |
|          |       zext_ln28_14_fu_160      |    0    |    0    |
|          |       zext_ln28_8_fu_170       |    0    |    0    |
|          |       zext_ln28_9_fu_180       |    0    |    0    |
|          |       zext_ln28_10_fu_200      |    0    |    0    |
|          |       zext_ln28_11_fu_210      |    0    |    0    |
|          |       zext_ln28_12_fu_220      |    0    |    0    |
|          |       zext_ln28_13_fu_240      |    0    |    0    |
|          |        zext_ln13_fu_290        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |            tmp_fu_68           |    0    |    0    |
|          |           tmp_1_fu_80          |    0    |    0    |
|          |           tmp_2_fu_92          |    0    |    0    |
| bitselect|          tmp_3_fu_104          |    0    |    0    |
|          |          tmp_4_fu_116          |    0    |    0    |
|          |          tmp_5_fu_128          |    0    |    0    |
|          |          tmp_6_fu_140          |    0    |    0    |
|          |          tmp_7_fu_152          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_8_fu_268          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|           out_fu_278           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    95   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   95   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   95   |
+-----------+--------+--------+
