# do ADC2UART_top_run_msim_rtl_vhdl.do
# if ![file isdirectory ADC2UART_top_iputf_libs] {
# 	file mkdir ADC2UART_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/srdejong/intelFPGA/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "/home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity lpm_pll
# -- Compiling architecture RTL of lpm_pll
# End time: 14:35:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho"                             
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:35:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:35:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd"                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:35:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:35:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:35:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:35:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:35:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:35:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:35:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vlog -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:35:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd"                           
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_rtl_core
# -- Compiling architecture normal of FIR_ofc_rtl_core
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_ast
# -- Compiling architecture struct of FIR_ofc_ast
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd"                                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc
# -- Compiling architecture syn of FIR_ofc
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd"                                 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc_tb
# -- Compiling architecture rtl of FIR_ofc_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity FIR_ofc
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib UART_pll
# ** Warning: (vlib-34) Library already exists at "UART_pll".
# vmap UART_pll UART_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap UART_pll UART_pll 
# Modifying modelsim.ini
# vcom -93 -work UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 19,2018
# vcom -reportprogress 300 -93 -work UART_pll /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_pll
# -- Compiling architecture rtl of UART_pll
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib FIR_ofc
# ** Warning: (vlib-34) Library already exists at "FIR_ofc".
# vmap FIR_ofc FIR_ofc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap FIR_ofc FIR_ofc 
# Modifying modelsim.ini
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc
# -- Compiling architecture rtl of FIR_ofc
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work UART_pll +incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work UART_pll "+incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll" /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v 
# -- Compiling module UART_pll_0002
# 
# Top level modules:
# 	UART_pll_0002
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work FIR_ofc +incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work FIR_ofc "+incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc" /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:35:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ADC_Mux
# -- Compiling architecture SYN of adc_mux
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigner
# -- Compiling architecture rtl of unsigner
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trigger
# -- Compiling architecture rtl of trigger
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tenCount
# -- Compiling architecture rtl of tenCount
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signer
# -- Compiling architecture rtl of signer
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipSwitch
# -- Compiling architecture rtl of flipSwitch
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_types_pkg
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charReader
# -- Compiling architecture rtl of charReader
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sync
# -- Compiling architecture rtl of adc_sync
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:35:19 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_0002_rtl_core
# -- Compiling architecture normal of FIR_ofc_0002_rtl_core
# End time: 14:35:20 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity waveformGenerator
# -- Compiling architecture rtl of waveformGenerator
# End time: 14:35:20 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity signalToUART
# -- Compiling architecture rtl of signalToUART
# End time: 14:35:20 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity delayVec
# -- Compiling architecture rtl of delayVec
# End time: 14:35:20 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity acquireSwitch
# -- Compiling architecture rtl of acquireSwitch
# End time: 14:35:20 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:35:20 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002_ast
# -- Compiling architecture struct of FIR_ofc_0002_ast
# End time: 14:35:20 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002
# -- Compiling architecture syn of FIR_ofc_0002
# End time: 14:35:20 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity UART_handler
# -- Compiling architecture rtl of UART_handler
# -- Loading entity UART_pll
# -- Loading entity charReader
# -- Loading entity flipSwitch
# -- Loading entity acquireSwitch
# -- Loading entity signalToUART
# End time: 14:35:20 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity DSP
# -- Compiling architecture rtl of DSP
# -- Loading entity signer
# -- Loading entity FIR_ofc
# -- Loading entity unsigner
# -- Loading entity waveformGenerator
# End time: 14:35:20 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC_handler
# -- Compiling architecture rtl of ADC_handler
# -- Loading package LPM_COMPONENTS
# -- Loading entity ADC_Mux
# -- Loading entity delayVec
# -- Loading entity trigger
# -- Loading entity waveformGenerator
# -- Loading entity DSP
# End time: 14:35:20 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC2UART_top
# -- Compiling architecture rtl of ADC2UART_top
# -- Loading package altera_lnsim_components
# -- Loading entity lpm_pll
# -- Loading entity adc_sync
# -- Loading entity ADC_handler
# -- Loading entity UART_handler
# -- Loading entity tenCount
# End time: 14:35:21 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:21 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC2UART_tb
# -- Loading package my_types_pkg
# -- Compiling architecture tb of ADC2UART_tb
# -- Loading entity ADC2UART_top
# End time: 14:35:21 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs="+acc"  adc2uart_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs=""+acc"" adc2uart_tb 
# Start time: 14:35:21 on Jul 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_types_pkg
# Loading work.adc2uart_tb(tb)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.adc2uart_top(rtl)
# Loading lpm_pll.lpm_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.adc_sync(rtl)
# Loading lpm.lpm_components
# Loading work.adc_handler(rtl)
# Loading work.adc_mux(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.delayvec(rtl)
# Loading work.trigger(rtl)
# Loading work.waveformgenerator(rtl)
# Loading work.dsp(rtl)
# Loading work.signer(rtl)
# Loading FIR_ofc.fir_ofc(rtl)
# Loading FIR_ofc.auk_dspip_math_pkg_hpfir(body)
# Loading FIR_ofc.auk_dspip_lib_pkg_hpfir
# Loading FIR_ofc.fir_ofc_0002(syn)
# Loading FIR_ofc.fir_ofc_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading FIR_ofc.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading FIR_ofc.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading FIR_ofc.altera_avalon_sc_fifo
# Loading FIR_ofc.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading FIR_ofc.dspba_library_package
# Loading FIR_ofc.fir_ofc_0002_rtl_core(normal)
# Loading FIR_ofc.dspba_delay(delay)
# Loading FIR_ofc.auk_dspip_roundsat_hpfir(beh)
# Loading work.unsigner(rtl)
# Loading work.uart_handler(rtl)
# Loading UART_pll.uart_pll(rtl)
# Loading UART_pll.UART_pll_0002
# Loading work.charreader(rtl)
# Loading work.flipswitch(rtl)
# Loading work.acquireswitch(rtl)
# Loading work.signaltouart(rtl)
# Loading work.tencount(rtl)
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# do /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl
#vmap uart_pll rtl_work
#vmap lpm_pll rtl_work
#vmap fir_ofc rtl_work
# 
# 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# delete wave *
# 
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
# 
# proc signalOff {} {
#      force -freeze sim:/adc2uart_tb/ADC_DB 2#10000000000000 0
#      force -freeze sim:/adc2uart_tb/ADC_DA 2#10000000000000 0
# }
# 
# proc signalOn {} {
#      noforce sim:/adc2uart_tb/ADC_DB
#      noforce sim:/adc2uart_tb/ADC_DA
# }
# 
# 
# proc TRIGsim {} {
#      delete wave *
#      restart -f
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_DA
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_A
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerBus     
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/ADC_handle/trigger
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/UART_RX
#      add wave -radix ASCII  -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
# 
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerLevel
# 
#      #01110011 : s
#      #01110100 : t
#      
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 25us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 25us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 50us
#      # set to 't'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110100 50us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 75us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 75us  
#      
# 
# 
#      run 110us
#      wave zoom full
# 
# 
# }
# 
# 
# proc sendChar {CHAR} {
# 
#       #convert char to hex	
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 90 0us
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 0us
# 
#      echo $CHAR
#      echo $c
#      echo $bits
# 
#      run 30us	
# 
# }
# 
# 
# proc UARTsim {{CHAR w} {DURATION 250000ns}} {
# 
#      delete wave *
#      restart -f
# 
# 
#      #force -freeze sim:/adc2uart_tb/charToSend 01100100 10
#      
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -position end  sim:/adc2uart_tb/UART_RX
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlopeUART
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSourceUART
#      add wave -position end  sim:/adc2uart_tb/testbench/delay
#      add wave -position end  sim:/adc2uart_tb/testbench/delayUART
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/acq
#      add wave -position end  sim:/adc2uart_tb/testbench/acquire
# 
#      add wave -radix ASCII -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveform
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveNumber
#      add wave -position end  sim:/adc2uart_tb/UART_TX
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveSample
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveformCounter
#      add wave -position end -radix ASCII sim:/adc2uart_tb/charToSend
# 
# 
#      #convert char to hex
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits  
# 
# 
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 10
#      run $DURATION  
#      echo $CHAR
#      echo $c
#      echo $bits
#      wave zoom full
# 
# }
# 
# 
# 
# proc FIRsim { {DURATION 10000ns}} {
# 
#      delete wave *
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -radix decimal -format analog-step -height 60 -max 6000 -min -800 -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_sink_data
# 
#      add wave -radix decimal -format analog-step -height 60 -max 3500000000 -min -900000000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_source_data
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 16000 -min 6000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/unsignedFIR
#      
#      restart -f
#      run $DURATION
#      wave zoom full
# }
# 
# 
# 
# run 25000 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 1 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500000.000000
# Info: output_clock_low_period = 500000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# wave zoom full
# 0 ps
# 26250 ns
# 
# echo "Testbench for ADC2UART"
# Testbench for ADC2UART
# echo ""
# 
# echo "run FIRsim to simulate the OFC FIR filter"
# run FIRsim to simulate the OFC FIR filter
# echo ""
# 
# echo "run UARTsim CHAR DURATION to run the UART simulation"
# run UARTsim CHAR DURATION to run the UART simulation
# echo "   CHAR is a character to send. Characters that should elicit a response:"
#    CHAR is a character to send. Characters that should elicit a response:
# echo "      w - generate a waveform"
#       w - generate a waveform
# echo "      i - generate a waveform containing FIR data"
#       i - generate a waveform containing FIR data
# echo "      t - toggle the trigger source"
#       t - toggle the trigger source
# echo "      s - toggle the trigger slope"
#       s - toggle the trigger slope
# echo "      d - toggle the delay"
#       d - toggle the delay
# echo "   DURATION is the duration of the run"
#    DURATION is the duration of the run
# echo "      waveform takes 32000us to fully send"
#       waveform takes 32000us to fully send
# echo ""
# 
# echo "run sendChar CHAR to send a character on the UART_RX."
# run sendChar CHAR to send a character on the UART_RX.
# echo ""
# 
# echo "run TRIGsim to simulate triggering"
# run TRIGsim to simulate triggering
# echo ""
# 
# echo "run signalOff to set the ADC signals to baseline"
# run signalOff to set the ADC signals to baseline
# echo "run signalOn  to restore the ADC signals"
# run signalOn  to restore the ADC signals
# echo ""
# 
do ADC2UART_top_run_msim_rtl_vhdl.do
# if ![file isdirectory ADC2UART_top_iputf_libs] {
# 	file mkdir ADC2UART_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "/home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity lpm_pll
# -- Compiling architecture RTL of lpm_pll
# End time: 14:36:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho"                             
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:36:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:36:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd"                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:36:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:36:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:36:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:36:13 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:36:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:36:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:36:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jul 19,2018
# vlog -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:36:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd"                           
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_rtl_core
# -- Compiling architecture normal of FIR_ofc_rtl_core
# End time: 14:36:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_ast
# -- Compiling architecture struct of FIR_ofc_ast
# End time: 14:36:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd"                                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc
# -- Compiling architecture syn of FIR_ofc
# End time: 14:36:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd"                                 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc_tb
# -- Compiling architecture rtl of FIR_ofc_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity FIR_ofc
# End time: 14:36:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:36:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib UART_pll
# ** Warning: (vlib-34) Library already exists at "UART_pll".
# vmap UART_pll UART_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap UART_pll UART_pll 
# Modifying modelsim.ini
# vcom -93 -work UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work UART_pll /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_pll
# -- Compiling architecture rtl of UART_pll
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlib FIR_ofc
# ** Warning: (vlib-34) Library already exists at "FIR_ofc".
# vmap FIR_ofc FIR_ofc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap FIR_ofc FIR_ofc 
# Modifying modelsim.ini
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc
# -- Compiling architecture rtl of FIR_ofc
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work UART_pll +incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work UART_pll "+incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll" /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v 
# -- Compiling module UART_pll_0002
# 
# Top level modules:
# 	UART_pll_0002
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work FIR_ofc +incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work FIR_ofc "+incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc" /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ADC_Mux
# -- Compiling architecture SYN of adc_mux
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigner
# -- Compiling architecture rtl of unsigner
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trigger
# -- Compiling architecture rtl of trigger
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tenCount
# -- Compiling architecture rtl of tenCount
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signer
# -- Compiling architecture rtl of signer
# End time: 14:36:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipSwitch
# -- Compiling architecture rtl of flipSwitch
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_types_pkg
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charReader
# -- Compiling architecture rtl of charReader
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sync
# -- Compiling architecture rtl of adc_sync
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_0002_rtl_core
# -- Compiling architecture normal of FIR_ofc_0002_rtl_core
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity waveformGenerator
# -- Compiling architecture rtl of waveformGenerator
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity signalToUART
# -- Compiling architecture rtl of signalToUART
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity delayVec
# -- Compiling architecture rtl of delayVec
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity acquireSwitch
# -- Compiling architecture rtl of acquireSwitch
# End time: 14:36:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:36:16 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002_ast
# -- Compiling architecture struct of FIR_ofc_0002_ast
# End time: 14:36:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002
# -- Compiling architecture syn of FIR_ofc_0002
# End time: 14:36:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity UART_handler
# -- Compiling architecture rtl of UART_handler
# -- Loading entity UART_pll
# -- Loading entity charReader
# -- Loading entity flipSwitch
# -- Loading entity acquireSwitch
# -- Loading entity signalToUART
# End time: 14:36:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity DSP
# -- Compiling architecture rtl of DSP
# -- Loading entity signer
# -- Loading entity FIR_ofc
# -- Loading entity unsigner
# -- Loading entity waveformGenerator
# End time: 14:36:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC_handler
# -- Compiling architecture rtl of ADC_handler
# -- Loading package LPM_COMPONENTS
# -- Loading entity ADC_Mux
# -- Loading entity delayVec
# -- Loading entity trigger
# -- Loading entity waveformGenerator
# -- Loading entity DSP
# End time: 14:36:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC2UART_top
# -- Compiling architecture rtl of ADC2UART_top
# -- Loading package altera_lnsim_components
# -- Loading entity lpm_pll
# -- Loading entity adc_sync
# -- Loading entity ADC_handler
# -- Loading entity UART_handler
# -- Loading entity tenCount
# End time: 14:36:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC2UART_tb
# -- Loading package my_types_pkg
# -- Compiling architecture tb of ADC2UART_tb
# -- Loading entity ADC2UART_top
# End time: 14:36:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs="+acc"  adc2uart_tb
# End time: 14:36:17 on Jul 19,2018, Elapsed time: 0:00:56
# Errors: 0, Warnings: 40
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs=""+acc"" adc2uart_tb 
# Start time: 14:36:17 on Jul 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_types_pkg
# Loading work.adc2uart_tb(tb)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.adc2uart_top(rtl)
# Loading lpm_pll.lpm_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.adc_sync(rtl)
# Loading lpm.lpm_components
# Loading work.adc_handler(rtl)
# Loading work.adc_mux(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.delayvec(rtl)
# Loading work.trigger(rtl)
# Loading work.waveformgenerator(rtl)
# Loading work.dsp(rtl)
# Loading work.signer(rtl)
# Loading FIR_ofc.fir_ofc(rtl)
# Loading FIR_ofc.auk_dspip_math_pkg_hpfir(body)
# Loading FIR_ofc.auk_dspip_lib_pkg_hpfir
# Loading FIR_ofc.fir_ofc_0002(syn)
# Loading FIR_ofc.fir_ofc_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading FIR_ofc.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading FIR_ofc.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading FIR_ofc.altera_avalon_sc_fifo
# Loading FIR_ofc.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading FIR_ofc.dspba_library_package
# Loading FIR_ofc.fir_ofc_0002_rtl_core(normal)
# Loading FIR_ofc.dspba_delay(delay)
# Loading FIR_ofc.auk_dspip_roundsat_hpfir(beh)
# Loading work.unsigner(rtl)
# Loading work.uart_handler(rtl)
# Loading UART_pll.uart_pll(rtl)
# Loading UART_pll.UART_pll_0002
# Loading work.charreader(rtl)
# Loading work.flipswitch(rtl)
# Loading work.acquireswitch(rtl)
# Loading work.signaltouart(rtl)
# Loading work.tencount(rtl)
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# do /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl
# @echo off
# ** Error: invalid command name "@echo"
# Error in macro /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl line 1
# invalid command name "@echo"
#     while executing
# "@echo off"
do ADC2UART_top_run_msim_rtl_vhdl.do
# if ![file isdirectory ADC2UART_top_iputf_libs] {
# 	file mkdir ADC2UART_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "/home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:30 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity lpm_pll
# -- Compiling architecture RTL of lpm_pll
# End time: 14:36:30 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho"                             
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:30 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:36:30 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:30 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:36:30 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd"                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:30 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:36:30 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:30 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:36:30 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:30 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:36:30 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:30 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:36:30 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:30 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:36:30 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:30 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:36:31 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:31 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:36:31 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:31 on Jul 19,2018
# vlog -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:36:31 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd"                           
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:31 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_rtl_core
# -- Compiling architecture normal of FIR_ofc_rtl_core
# End time: 14:36:31 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:31 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_ast
# -- Compiling architecture struct of FIR_ofc_ast
# End time: 14:36:31 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd"                                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:31 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc
# -- Compiling architecture syn of FIR_ofc
# End time: 14:36:31 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd"                                 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:31 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc_tb
# -- Compiling architecture rtl of FIR_ofc_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity FIR_ofc
# End time: 14:36:31 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:31 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:36:31 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib UART_pll
# ** Warning: (vlib-34) Library already exists at "UART_pll".
# vmap UART_pll UART_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap UART_pll UART_pll 
# Modifying modelsim.ini
# vcom -93 -work UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:31 on Jul 19,2018
# vcom -reportprogress 300 -93 -work UART_pll /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_pll
# -- Compiling architecture rtl of UART_pll
# End time: 14:36:31 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib FIR_ofc
# ** Warning: (vlib-34) Library already exists at "FIR_ofc".
# vmap FIR_ofc FIR_ofc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap FIR_ofc FIR_ofc 
# Modifying modelsim.ini
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:31 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc
# -- Compiling architecture rtl of FIR_ofc
# End time: 14:36:31 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work UART_pll +incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:31 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work UART_pll "+incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll" /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v 
# -- Compiling module UART_pll_0002
# 
# Top level modules:
# 	UART_pll_0002
# End time: 14:36:31 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work FIR_ofc +incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work FIR_ofc "+incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc" /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ADC_Mux
# -- Compiling architecture SYN of adc_mux
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigner
# -- Compiling architecture rtl of unsigner
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trigger
# -- Compiling architecture rtl of trigger
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tenCount
# -- Compiling architecture rtl of tenCount
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signer
# -- Compiling architecture rtl of signer
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipSwitch
# -- Compiling architecture rtl of flipSwitch
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_types_pkg
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:32 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charReader
# -- Compiling architecture rtl of charReader
# End time: 14:36:32 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sync
# -- Compiling architecture rtl of adc_sync
# End time: 14:36:33 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:36:33 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:36:33 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:36:33 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_0002_rtl_core
# -- Compiling architecture normal of FIR_ofc_0002_rtl_core
# End time: 14:36:33 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity waveformGenerator
# -- Compiling architecture rtl of waveformGenerator
# End time: 14:36:33 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity signalToUART
# -- Compiling architecture rtl of signalToUART
# End time: 14:36:33 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity delayVec
# -- Compiling architecture rtl of delayVec
# End time: 14:36:33 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity acquireSwitch
# -- Compiling architecture rtl of acquireSwitch
# End time: 14:36:33 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:36:33 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002_ast
# -- Compiling architecture struct of FIR_ofc_0002_ast
# End time: 14:36:33 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:33 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002
# -- Compiling architecture syn of FIR_ofc_0002
# End time: 14:36:34 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:34 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity UART_handler
# -- Compiling architecture rtl of UART_handler
# -- Loading entity UART_pll
# -- Loading entity charReader
# -- Loading entity flipSwitch
# -- Loading entity acquireSwitch
# -- Loading entity signalToUART
# End time: 14:36:34 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:34 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity DSP
# -- Compiling architecture rtl of DSP
# -- Loading entity signer
# -- Loading entity FIR_ofc
# -- Loading entity unsigner
# -- Loading entity waveformGenerator
# End time: 14:36:34 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:34 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC_handler
# -- Compiling architecture rtl of ADC_handler
# -- Loading package LPM_COMPONENTS
# -- Loading entity ADC_Mux
# -- Loading entity delayVec
# -- Loading entity trigger
# -- Loading entity waveformGenerator
# -- Loading entity DSP
# End time: 14:36:34 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:34 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC2UART_top
# -- Compiling architecture rtl of ADC2UART_top
# -- Loading package altera_lnsim_components
# -- Loading entity lpm_pll
# -- Loading entity adc_sync
# -- Loading entity ADC_handler
# -- Loading entity UART_handler
# -- Loading entity tenCount
# End time: 14:36:34 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:34 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC2UART_tb
# -- Loading package my_types_pkg
# -- Compiling architecture tb of ADC2UART_tb
# -- Loading entity ADC2UART_top
# End time: 14:36:34 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs="+acc"  adc2uart_tb
# End time: 14:36:35 on Jul 19,2018, Elapsed time: 0:00:18
# Errors: 3, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs=""+acc"" adc2uart_tb 
# Start time: 14:36:35 on Jul 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_types_pkg
# Loading work.adc2uart_tb(tb)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.adc2uart_top(rtl)
# Loading lpm_pll.lpm_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.adc_sync(rtl)
# Loading lpm.lpm_components
# Loading work.adc_handler(rtl)
# Loading work.adc_mux(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.delayvec(rtl)
# Loading work.trigger(rtl)
# Loading work.waveformgenerator(rtl)
# Loading work.dsp(rtl)
# Loading work.signer(rtl)
# Loading FIR_ofc.fir_ofc(rtl)
# Loading FIR_ofc.auk_dspip_math_pkg_hpfir(body)
# Loading FIR_ofc.auk_dspip_lib_pkg_hpfir
# Loading FIR_ofc.fir_ofc_0002(syn)
# Loading FIR_ofc.fir_ofc_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading FIR_ofc.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading FIR_ofc.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading FIR_ofc.altera_avalon_sc_fifo
# Loading FIR_ofc.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading FIR_ofc.dspba_library_package
# Loading FIR_ofc.fir_ofc_0002_rtl_core(normal)
# Loading FIR_ofc.dspba_delay(delay)
# Loading FIR_ofc.auk_dspip_roundsat_hpfir(beh)
# Loading work.unsigner(rtl)
# Loading work.uart_handler(rtl)
# Loading UART_pll.uart_pll(rtl)
# Loading UART_pll.UART_pll_0002
# Loading work.charreader(rtl)
# Loading work.flipswitch(rtl)
# Loading work.acquireswitch(rtl)
# Loading work.signaltouart(rtl)
# Loading work.tencount(rtl)
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# do /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl
# 
#vmap uart_pll rtl_work
#vmap lpm_pll rtl_work
#vmap fir_ofc rtl_work
# 
# 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# delete wave *
# 
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
# 
# proc signalOff {} {
#      force -freeze sim:/adc2uart_tb/ADC_DB 2#10000000000000 0
#      force -freeze sim:/adc2uart_tb/ADC_DA 2#10000000000000 0
# }
# 
# proc signalOn {} {
#      noforce sim:/adc2uart_tb/ADC_DB
#      noforce sim:/adc2uart_tb/ADC_DA
# }
# 
# 
# proc TRIGsim {} {
#      delete wave *
#      restart -f
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_DA
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_A
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerBus     
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/ADC_handle/trigger
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/UART_RX
#      add wave -radix ASCII  -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
# 
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerLevel
# 
#      #01110011 : s
#      #01110100 : t
#      
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 25us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 25us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 50us
#      # set to 't'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110100 50us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 75us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 75us  
#      
# 
# 
#      run 110us
#      wave zoom full
# 
# 
# }
# 
# 
# proc sendChar {CHAR} {
# 
#       #convert char to hex	
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 90 0us
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 0us
# 
#      echo $CHAR
#      echo $c
#      echo $bits
# 
#      run 30us	
# 
# }
# 
# 
# proc UARTsim {{CHAR w} {DURATION 250000ns}} {
# 
#      delete wave *
#      restart -f
# 
# 
#      #force -freeze sim:/adc2uart_tb/charToSend 01100100 10
#      
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -position end  sim:/adc2uart_tb/UART_RX
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlopeUART
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSourceUART
#      add wave -position end  sim:/adc2uart_tb/testbench/delay
#      add wave -position end  sim:/adc2uart_tb/testbench/delayUART
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/acq
#      add wave -position end  sim:/adc2uart_tb/testbench/acquire
# 
#      add wave -radix ASCII -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveform
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveNumber
#      add wave -position end  sim:/adc2uart_tb/UART_TX
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveSample
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveformCounter
#      add wave -position end -radix ASCII sim:/adc2uart_tb/charToSend
# 
# 
#      #convert char to hex
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits  
# 
# 
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 10
#      run $DURATION  
#      echo $CHAR
#      echo $c
#      echo $bits
#      wave zoom full
# 
# }
# 
# 
# 
# proc FIRsim { {DURATION 10000ns}} {
# 
#      delete wave *
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -radix decimal -format analog-step -height 60 -max 6000 -min -800 -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_sink_data
# 
#      add wave -radix decimal -format analog-step -height 60 -max 3500000000 -min -900000000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_source_data
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 16000 -min 6000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/unsignedFIR
#      
#      restart -f
#      run $DURATION
#      wave zoom full
# }
# 
# 
# 
# run 25000 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 1 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500000.000000
# Info: output_clock_low_period = 500000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# wave zoom full
# 0 ps
# 26250 ns
# 
# echo "Testbench for ADC2UART"
# Testbench for ADC2UART
# echo ""
# 
# echo "run FIRsim to simulate the OFC FIR filter"
# run FIRsim to simulate the OFC FIR filter
# echo ""
# 
# echo "run UARTsim CHAR DURATION to run the UART simulation"
# run UARTsim CHAR DURATION to run the UART simulation
# echo "   CHAR is a character to send. Characters that should elicit a response:"
#    CHAR is a character to send. Characters that should elicit a response:
# echo "      w - generate a waveform"
#       w - generate a waveform
# echo "      i - generate a waveform containing FIR data"
#       i - generate a waveform containing FIR data
# echo "      t - toggle the trigger source"
#       t - toggle the trigger source
# echo "      s - toggle the trigger slope"
#       s - toggle the trigger slope
# echo "      d - toggle the delay"
#       d - toggle the delay
# echo "   DURATION is the duration of the run"
#    DURATION is the duration of the run
# echo "      waveform takes 32000us to fully send"
#       waveform takes 32000us to fully send
# echo ""
# 
# echo "run sendChar CHAR to send a character on the UART_RX."
# run sendChar CHAR to send a character on the UART_RX.
# echo ""
# 
# echo "run TRIGsim to simulate triggering"
# run TRIGsim to simulate triggering
# echo ""
# 
# echo "run signalOff to set the ADC signals to baseline"
# run signalOff to set the ADC signals to baseline
# echo "run signalOn  to restore the ADC signals"
# run signalOn  to restore the ADC signals
# echo ""
# 

@echi
# invalid command name "@echi"
@echo
# invalid command name "@echo"
@echo "fef"
# invalid command name "@echo"
quietly echo "ge"
# ge
do ADC2UART_top_run_msim_rtl_vhdl.do
# if ![file isdirectory ADC2UART_top_iputf_libs] {
# 	file mkdir ADC2UART_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "/home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:11 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity lpm_pll
# -- Compiling architecture RTL of lpm_pll
# End time: 14:38:11 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho"                             
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:11 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:38:11 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:11 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:38:11 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd"                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:11 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:38:11 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:11 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:38:11 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:11 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:38:11 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:11 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:38:11 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:11 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:38:12 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:38:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:38:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:12 on Jul 19,2018
# vlog -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:38:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd"                           
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_rtl_core
# -- Compiling architecture normal of FIR_ofc_rtl_core
# End time: 14:38:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_ast
# -- Compiling architecture struct of FIR_ofc_ast
# End time: 14:38:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd"                                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc
# -- Compiling architecture syn of FIR_ofc
# End time: 14:38:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd"                                 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc_tb
# -- Compiling architecture rtl of FIR_ofc_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity FIR_ofc
# End time: 14:38:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:12 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:38:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib UART_pll
# ** Warning: (vlib-34) Library already exists at "UART_pll".
# vmap UART_pll UART_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap UART_pll UART_pll 
# Modifying modelsim.ini
# vcom -93 -work UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:12 on Jul 19,2018
# vcom -reportprogress 300 -93 -work UART_pll /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_pll
# -- Compiling architecture rtl of UART_pll
# End time: 14:38:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib FIR_ofc
# ** Warning: (vlib-34) Library already exists at "FIR_ofc".
# vmap FIR_ofc FIR_ofc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap FIR_ofc FIR_ofc 
# Modifying modelsim.ini
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc
# -- Compiling architecture rtl of FIR_ofc
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work UART_pll +incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work UART_pll "+incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll" /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v 
# -- Compiling module UART_pll_0002
# 
# Top level modules:
# 	UART_pll_0002
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work FIR_ofc +incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work FIR_ofc "+incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc" /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ADC_Mux
# -- Compiling architecture SYN of adc_mux
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigner
# -- Compiling architecture rtl of unsigner
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trigger
# -- Compiling architecture rtl of trigger
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tenCount
# -- Compiling architecture rtl of tenCount
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signer
# -- Compiling architecture rtl of signer
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:13 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipSwitch
# -- Compiling architecture rtl of flipSwitch
# End time: 14:38:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_types_pkg
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charReader
# -- Compiling architecture rtl of charReader
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sync
# -- Compiling architecture rtl of adc_sync
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_0002_rtl_core
# -- Compiling architecture normal of FIR_ofc_0002_rtl_core
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity waveformGenerator
# -- Compiling architecture rtl of waveformGenerator
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity signalToUART
# -- Compiling architecture rtl of signalToUART
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity delayVec
# -- Compiling architecture rtl of delayVec
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity acquireSwitch
# -- Compiling architecture rtl of acquireSwitch
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:38:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002_ast
# -- Compiling architecture struct of FIR_ofc_0002_ast
# End time: 14:38:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002
# -- Compiling architecture syn of FIR_ofc_0002
# End time: 14:38:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity UART_handler
# -- Compiling architecture rtl of UART_handler
# -- Loading entity UART_pll
# -- Loading entity charReader
# -- Loading entity flipSwitch
# -- Loading entity acquireSwitch
# -- Loading entity signalToUART
# End time: 14:38:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity DSP
# -- Compiling architecture rtl of DSP
# -- Loading entity signer
# -- Loading entity FIR_ofc
# -- Loading entity unsigner
# -- Loading entity waveformGenerator
# End time: 14:38:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC_handler
# -- Compiling architecture rtl of ADC_handler
# -- Loading package LPM_COMPONENTS
# -- Loading entity ADC_Mux
# -- Loading entity delayVec
# -- Loading entity trigger
# -- Loading entity waveformGenerator
# -- Loading entity DSP
# End time: 14:38:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC2UART_top
# -- Compiling architecture rtl of ADC2UART_top
# -- Loading package altera_lnsim_components
# -- Loading entity lpm_pll
# -- Loading entity adc_sync
# -- Loading entity ADC_handler
# -- Loading entity UART_handler
# -- Loading entity tenCount
# End time: 14:38:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC2UART_tb
# -- Loading package my_types_pkg
# -- Compiling architecture tb of ADC2UART_tb
# -- Loading entity ADC2UART_top
# End time: 14:38:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs="+acc"  adc2uart_tb
# End time: 14:38:16 on Jul 19,2018, Elapsed time: 0:01:41
# Errors: 3, Warnings: 40
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs=""+acc"" adc2uart_tb 
# Start time: 14:38:16 on Jul 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_types_pkg
# Loading work.adc2uart_tb(tb)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.adc2uart_top(rtl)
# Loading lpm_pll.lpm_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.adc_sync(rtl)
# Loading lpm.lpm_components
# Loading work.adc_handler(rtl)
# Loading work.adc_mux(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.delayvec(rtl)
# Loading work.trigger(rtl)
# Loading work.waveformgenerator(rtl)
# Loading work.dsp(rtl)
# Loading work.signer(rtl)
# Loading FIR_ofc.fir_ofc(rtl)
# Loading FIR_ofc.auk_dspip_math_pkg_hpfir(body)
# Loading FIR_ofc.auk_dspip_lib_pkg_hpfir
# Loading FIR_ofc.fir_ofc_0002(syn)
# Loading FIR_ofc.fir_ofc_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading FIR_ofc.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading FIR_ofc.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading FIR_ofc.altera_avalon_sc_fifo
# Loading FIR_ofc.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading FIR_ofc.dspba_library_package
# Loading FIR_ofc.fir_ofc_0002_rtl_core(normal)
# Loading FIR_ofc.dspba_delay(delay)
# Loading FIR_ofc.auk_dspip_roundsat_hpfir(beh)
# Loading work.unsigner(rtl)
# Loading work.uart_handler(rtl)
# Loading UART_pll.uart_pll(rtl)
# Loading UART_pll.UART_pll_0002
# Loading work.charreader(rtl)
# Loading work.flipswitch(rtl)
# Loading work.acquireswitch(rtl)
# Loading work.signaltouart(rtl)
# Loading work.tencount(rtl)
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# do /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl
# 
#vmap uart_pll rtl_work
#vmap lpm_pll rtl_work
#vmap fir_ofc rtl_work
# 
# 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# delete wave *
# 
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
# 
# proc signalOff {} {
#      force -freeze sim:/adc2uart_tb/ADC_DB 2#10000000000000 0
#      force -freeze sim:/adc2uart_tb/ADC_DA 2#10000000000000 0
# }
# 
# proc signalOn {} {
#      noforce sim:/adc2uart_tb/ADC_DB
#      noforce sim:/adc2uart_tb/ADC_DA
# }
# 
# 
# proc TRIGsim {} {
#      delete wave *
#      restart -f
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_DA
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_A
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerBus     
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/ADC_handle/trigger
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/UART_RX
#      add wave -radix ASCII  -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
# 
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerLevel
# 
#      #01110011 : s
#      #01110100 : t
#      
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 25us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 25us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 50us
#      # set to 't'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110100 50us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 75us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 75us  
#      
# 
# 
#      run 110us
#      wave zoom full
# 
# 
# }
# 
# 
# proc sendChar {CHAR} {
# 
#       #convert char to hex	
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 90 0us
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 0us
# 
#      quietly echo $CHAR
#      quietly echo $c
#      quietly echo $bits
# 
#      run 30us	
# 
# }
# 
# 
# proc UARTsim {{CHAR w} {DURATION 250000ns}} {
# 
#      delete wave *
#      restart -f
# 
# 
#      #force -freeze sim:/adc2uart_tb/charToSend 01100100 10
#      
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -position end  sim:/adc2uart_tb/UART_RX
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlopeUART
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSourceUART
#      add wave -position end  sim:/adc2uart_tb/testbench/delay
#      add wave -position end  sim:/adc2uart_tb/testbench/delayUART
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/acq
#      add wave -position end  sim:/adc2uart_tb/testbench/acquire
# 
#      add wave -radix ASCII -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveform
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveNumber
#      add wave -position end  sim:/adc2uart_tb/UART_TX
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveSample
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveformCounter
#      add wave -position end -radix ASCII sim:/adc2uart_tb/charToSend
# 
# 
#      #convert char to hex
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits  
# 
# 
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 10
#      run $DURATION  
#      quietly echo $CHAR
#      quietly echo $c
#      quietly echo $bits
#      wave zoom full
# 
# }
# 
# 
# 
# proc FIRsim { {DURATION 10000ns}} {
# 
#      delete wave *
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -radix decimal -format analog-step -height 60 -max 6000 -min -800 -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_sink_data
# 
#      add wave -radix decimal -format analog-step -height 60 -max 3500000000 -min -900000000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_source_data
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 16000 -min 6000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/unsignedFIR
#      
#      restart -f
#      run $DURATION
#      wave zoom full
# }
# 
# 
# 
# run 25000 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 1 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500000.000000
# Info: output_clock_low_period = 500000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# wave zoom full
# 0 ps
# 26250 ns
# 
# quietly echo "Testbench for ADC2UART"
# Testbench for ADC2UART
# quietly echo ""
# 
# quietly echo "run FIRsim to simulate the OFC FIR filter"
# run FIRsim to simulate the OFC FIR filter
# quietly echo ""
# 
# quietly echo "run UARTsim CHAR DURATION to run the UART simulation"
# run UARTsim CHAR DURATION to run the UART simulation
# quietly echo "   CHAR is a character to send. Characters that should elicit a response:"
#    CHAR is a character to send. Characters that should elicit a response:
# quietly echo "      w - generate a waveform"
#       w - generate a waveform
# quietly echo "      i - generate a waveform containing FIR data"
#       i - generate a waveform containing FIR data
# quietly echo "      t - toggle the trigger source"
#       t - toggle the trigger source
# quietly echo "      s - toggle the trigger slope"
#       s - toggle the trigger slope
# quietly echo "      d - toggle the delay"
#       d - toggle the delay
# quietly echo "   DURATION is the duration of the run"
#    DURATION is the duration of the run
# quietly echo "      waveform takes 32000us to fully send"
#       waveform takes 32000us to fully send
# quietly echo ""
# 
# quietly echo "run sendChar CHAR to send a character on the UART_RX."
# run sendChar CHAR to send a character on the UART_RX.
# quietly echo ""
# 
# quietly echo "run TRIGsim to simulate triggering"
# run TRIGsim to simulate triggering
# quietly echo ""
# 
# quietly echo "run signalOff to set the ADC signals to baseline"
# run signalOff to set the ADC signals to baseline
# quietly echo "run signalOn  to restore the ADC signals"
# run signalOn  to restore the ADC signals
# quietly echo ""
# 
set tcl_interactive false
# false

do ADC2UART_top_run_msim_rtl_vhdl.do
# if ![file isdirectory ADC2UART_top_iputf_libs] {
# 	file mkdir ADC2UART_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "/home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity lpm_pll
# -- Compiling architecture RTL of lpm_pll
# End time: 14:38:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho"                             
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:38:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:38:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd"                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:38:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:38:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:38:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:38:45 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:38:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:38:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:38:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on Jul 19,2018
# vlog -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:38:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd"                           
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_rtl_core
# -- Compiling architecture normal of FIR_ofc_rtl_core
# End time: 14:38:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_ast
# -- Compiling architecture struct of FIR_ofc_ast
# End time: 14:38:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd"                                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc
# -- Compiling architecture syn of FIR_ofc
# End time: 14:38:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd"                                 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc_tb
# -- Compiling architecture rtl of FIR_ofc_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity FIR_ofc
# End time: 14:38:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:38:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib UART_pll
# ** Warning: (vlib-34) Library already exists at "UART_pll".
# vmap UART_pll UART_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap UART_pll UART_pll 
# Modifying modelsim.ini
# vcom -93 -work UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work UART_pll /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_pll
# -- Compiling architecture rtl of UART_pll
# End time: 14:38:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib FIR_ofc
# ** Warning: (vlib-34) Library already exists at "FIR_ofc".
# vmap FIR_ofc FIR_ofc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap FIR_ofc FIR_ofc 
# Modifying modelsim.ini
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc
# -- Compiling architecture rtl of FIR_ofc
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work UART_pll +incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work UART_pll "+incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll" /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v 
# -- Compiling module UART_pll_0002
# 
# Top level modules:
# 	UART_pll_0002
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work FIR_ofc +incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work FIR_ofc "+incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc" /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ADC_Mux
# -- Compiling architecture SYN of adc_mux
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigner
# -- Compiling architecture rtl of unsigner
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trigger
# -- Compiling architecture rtl of trigger
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tenCount
# -- Compiling architecture rtl of tenCount
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signer
# -- Compiling architecture rtl of signer
# End time: 14:38:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipSwitch
# -- Compiling architecture rtl of flipSwitch
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_types_pkg
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charReader
# -- Compiling architecture rtl of charReader
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sync
# -- Compiling architecture rtl of adc_sync
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_0002_rtl_core
# -- Compiling architecture normal of FIR_ofc_0002_rtl_core
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity waveformGenerator
# -- Compiling architecture rtl of waveformGenerator
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity signalToUART
# -- Compiling architecture rtl of signalToUART
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity delayVec
# -- Compiling architecture rtl of delayVec
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity acquireSwitch
# -- Compiling architecture rtl of acquireSwitch
# End time: 14:38:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:48 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:38:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:48 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002_ast
# -- Compiling architecture struct of FIR_ofc_0002_ast
# End time: 14:38:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:48 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002
# -- Compiling architecture syn of FIR_ofc_0002
# End time: 14:38:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:48 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity UART_handler
# -- Compiling architecture rtl of UART_handler
# -- Loading entity UART_pll
# -- Loading entity charReader
# -- Loading entity flipSwitch
# -- Loading entity acquireSwitch
# -- Loading entity signalToUART
# End time: 14:38:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:48 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity DSP
# -- Compiling architecture rtl of DSP
# -- Loading entity signer
# -- Loading entity FIR_ofc
# -- Loading entity unsigner
# -- Loading entity waveformGenerator
# End time: 14:38:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:48 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC_handler
# -- Compiling architecture rtl of ADC_handler
# -- Loading package LPM_COMPONENTS
# -- Loading entity ADC_Mux
# -- Loading entity delayVec
# -- Loading entity trigger
# -- Loading entity waveformGenerator
# -- Loading entity DSP
# End time: 14:38:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:48 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC2UART_top
# -- Compiling architecture rtl of ADC2UART_top
# -- Loading package altera_lnsim_components
# -- Loading entity lpm_pll
# -- Loading entity adc_sync
# -- Loading entity ADC_handler
# -- Loading entity UART_handler
# -- Loading entity tenCount
# End time: 14:38:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:48 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC2UART_tb
# -- Loading package my_types_pkg
# -- Compiling architecture tb of ADC2UART_tb
# -- Loading entity ADC2UART_top
# End time: 14:38:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs="+acc"  adc2uart_tb
# End time: 14:38:49 on Jul 19,2018, Elapsed time: 0:00:33
# Errors: 0, Warnings: 40
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs=""+acc"" adc2uart_tb 
# Start time: 14:38:49 on Jul 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_types_pkg
# Loading work.adc2uart_tb(tb)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.adc2uart_top(rtl)
# Loading lpm_pll.lpm_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.adc_sync(rtl)
# Loading lpm.lpm_components
# Loading work.adc_handler(rtl)
# Loading work.adc_mux(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.delayvec(rtl)
# Loading work.trigger(rtl)
# Loading work.waveformgenerator(rtl)
# Loading work.dsp(rtl)
# Loading work.signer(rtl)
# Loading FIR_ofc.fir_ofc(rtl)
# Loading FIR_ofc.auk_dspip_math_pkg_hpfir(body)
# Loading FIR_ofc.auk_dspip_lib_pkg_hpfir
# Loading FIR_ofc.fir_ofc_0002(syn)
# Loading FIR_ofc.fir_ofc_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading FIR_ofc.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading FIR_ofc.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading FIR_ofc.altera_avalon_sc_fifo
# Loading FIR_ofc.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading FIR_ofc.dspba_library_package
# Loading FIR_ofc.fir_ofc_0002_rtl_core(normal)
# Loading FIR_ofc.dspba_delay(delay)
# Loading FIR_ofc.auk_dspip_roundsat_hpfir(beh)
# Loading work.unsigner(rtl)
# Loading work.uart_handler(rtl)
# Loading UART_pll.uart_pll(rtl)
# Loading UART_pll.UART_pll_0002
# Loading work.charreader(rtl)
# Loading work.flipswitch(rtl)
# Loading work.acquireswitch(rtl)
# Loading work.signaltouart(rtl)
# Loading work.tencount(rtl)
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# do /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl
# 
#vmap uart_pll rtl_work
#vmap lpm_pll rtl_work
#vmap fir_ofc rtl_work
# set tcl_interactive false
# false
# 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# delete wave *
# 
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
# 
# proc signalOff {} {
#      force -freeze sim:/adc2uart_tb/ADC_DB 2#10000000000000 0
#      force -freeze sim:/adc2uart_tb/ADC_DA 2#10000000000000 0
# }
# 
# proc signalOn {} {
#      noforce sim:/adc2uart_tb/ADC_DB
#      noforce sim:/adc2uart_tb/ADC_DA
# }
# 
# 
# proc TRIGsim {} {
#      delete wave *
#      restart -f
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_DA
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_A
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerBus     
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/ADC_handle/trigger
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/UART_RX
#      add wave -radix ASCII  -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
# 
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerLevel
# 
#      #01110011 : s
#      #01110100 : t
#      
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 25us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 25us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 50us
#      # set to 't'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110100 50us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 75us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 75us  
#      
# 
# 
#      run 110us
#      wave zoom full
# 
# 
# }
# 
# 
# proc sendChar {CHAR} {
# 
#       #convert char to hex	
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 90 0us
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 0us
# 
#      quietly echo $CHAR
#      quietly echo $c
#      quietly echo $bits
# 
#      run 30us	
# 
# }
# 
# 
# proc UARTsim {{CHAR w} {DURATION 250000ns}} {
# 
#      delete wave *
#      restart -f
# 
# 
#      #force -freeze sim:/adc2uart_tb/charToSend 01100100 10
#      
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -position end  sim:/adc2uart_tb/UART_RX
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlopeUART
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSourceUART
#      add wave -position end  sim:/adc2uart_tb/testbench/delay
#      add wave -position end  sim:/adc2uart_tb/testbench/delayUART
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/acq
#      add wave -position end  sim:/adc2uart_tb/testbench/acquire
# 
#      add wave -radix ASCII -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveform
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveNumber
#      add wave -position end  sim:/adc2uart_tb/UART_TX
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveSample
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveformCounter
#      add wave -position end -radix ASCII sim:/adc2uart_tb/charToSend
# 
# 
#      #convert char to hex
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits  
# 
# 
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 10
#      run $DURATION  
#      quietly echo $CHAR
#      quietly echo $c
#      quietly echo $bits
#      wave zoom full
# 
# }
# 
# 
# 
# proc FIRsim { {DURATION 10000ns}} {
# 
#      delete wave *
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -radix decimal -format analog-step -height 60 -max 6000 -min -800 -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_sink_data
# 
#      add wave -radix decimal -format analog-step -height 60 -max 3500000000 -min -900000000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_source_data
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 16000 -min 6000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/unsignedFIR
#      
#      restart -f
#      run $DURATION
#      wave zoom full
# }
# 
# 
# 
# run 25000 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 1 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500000.000000
# Info: output_clock_low_period = 500000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# wave zoom full
# 0 ps
# 26250 ns
# 
# quietly echo "Testbench for ADC2UART"
# Testbench for ADC2UART
# quietly echo ""
# 
# quietly echo "run FIRsim to simulate the OFC FIR filter"
# run FIRsim to simulate the OFC FIR filter
# quietly echo ""
# 
# quietly echo "run UARTsim CHAR DURATION to run the UART simulation"
# run UARTsim CHAR DURATION to run the UART simulation
# quietly echo "   CHAR is a character to send. Characters that should elicit a response:"
#    CHAR is a character to send. Characters that should elicit a response:
# quietly echo "      w - generate a waveform"
#       w - generate a waveform
# quietly echo "      i - generate a waveform containing FIR data"
#       i - generate a waveform containing FIR data
# quietly echo "      t - toggle the trigger source"
#       t - toggle the trigger source
# quietly echo "      s - toggle the trigger slope"
#       s - toggle the trigger slope
# quietly echo "      d - toggle the delay"
#       d - toggle the delay
# quietly echo "   DURATION is the duration of the run"
#    DURATION is the duration of the run
# quietly echo "      waveform takes 32000us to fully send"
#       waveform takes 32000us to fully send
# quietly echo ""
# 
# quietly echo "run sendChar CHAR to send a character on the UART_RX."
# run sendChar CHAR to send a character on the UART_RX.
# quietly echo ""
# 
# quietly echo "run TRIGsim to simulate triggering"
# run TRIGsim to simulate triggering
# quietly echo ""
# 
# quietly echo "run signalOff to set the ADC signals to baseline"
# run signalOff to set the ADC signals to baseline
# quietly echo "run signalOn  to restore the ADC signals"
# run signalOn  to restore the ADC signals
# quietly echo ""
# 

@echo "Testbench for ADC2UART"
# invalid command name "@echo"
@ echo "Testbench for ADC2UART"
# invalid command name "@"
echo "Testbench for ADC2UART";list
# Testbench for ADC2UART
echo "Testbench for ADC2UART";list
# Testbench for ADC2UART
do ADC2UART_top_run_msim_rtl_vhdl.do
# if ![file isdirectory ADC2UART_top_iputf_libs] {
# 	file mkdir ADC2UART_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "/home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:12 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity lpm_pll
# -- Compiling architecture RTL of lpm_pll
# End time: 14:42:12 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho"                             
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd"                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vlog -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd"                           
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_rtl_core
# -- Compiling architecture normal of FIR_ofc_rtl_core
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:13 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_ast
# -- Compiling architecture struct of FIR_ofc_ast
# End time: 14:42:13 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd"                                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc
# -- Compiling architecture syn of FIR_ofc
# End time: 14:42:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd"                                 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc_tb
# -- Compiling architecture rtl of FIR_ofc_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity FIR_ofc
# End time: 14:42:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:42:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib UART_pll
# ** Warning: (vlib-34) Library already exists at "UART_pll".
# vmap UART_pll UART_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap UART_pll UART_pll 
# Modifying modelsim.ini
# vcom -93 -work UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work UART_pll /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_pll
# -- Compiling architecture rtl of UART_pll
# End time: 14:42:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib FIR_ofc
# ** Warning: (vlib-34) Library already exists at "FIR_ofc".
# vmap FIR_ofc FIR_ofc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap FIR_ofc FIR_ofc 
# Modifying modelsim.ini
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc
# -- Compiling architecture rtl of FIR_ofc
# End time: 14:42:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work UART_pll +incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work UART_pll "+incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll" /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v 
# -- Compiling module UART_pll_0002
# 
# Top level modules:
# 	UART_pll_0002
# End time: 14:42:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work FIR_ofc +incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work FIR_ofc "+incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc" /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:42:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:42:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:42:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:42:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:14 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:42:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ADC_Mux
# -- Compiling architecture SYN of adc_mux
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigner
# -- Compiling architecture rtl of unsigner
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trigger
# -- Compiling architecture rtl of trigger
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tenCount
# -- Compiling architecture rtl of tenCount
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signer
# -- Compiling architecture rtl of signer
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipSwitch
# -- Compiling architecture rtl of flipSwitch
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_types_pkg
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charReader
# -- Compiling architecture rtl of charReader
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sync
# -- Compiling architecture rtl of adc_sync
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:42:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_0002_rtl_core
# -- Compiling architecture normal of FIR_ofc_0002_rtl_core
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity waveformGenerator
# -- Compiling architecture rtl of waveformGenerator
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity signalToUART
# -- Compiling architecture rtl of signalToUART
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity delayVec
# -- Compiling architecture rtl of delayVec
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity acquireSwitch
# -- Compiling architecture rtl of acquireSwitch
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002_ast
# -- Compiling architecture struct of FIR_ofc_0002_ast
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002
# -- Compiling architecture syn of FIR_ofc_0002
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity UART_handler
# -- Compiling architecture rtl of UART_handler
# -- Loading entity UART_pll
# -- Loading entity charReader
# -- Loading entity flipSwitch
# -- Loading entity acquireSwitch
# -- Loading entity signalToUART
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity DSP
# -- Compiling architecture rtl of DSP
# -- Loading entity signer
# -- Loading entity FIR_ofc
# -- Loading entity unsigner
# -- Loading entity waveformGenerator
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC_handler
# -- Compiling architecture rtl of ADC_handler
# -- Loading package LPM_COMPONENTS
# -- Loading entity ADC_Mux
# -- Loading entity delayVec
# -- Loading entity trigger
# -- Loading entity waveformGenerator
# -- Loading entity DSP
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC2UART_top
# -- Compiling architecture rtl of ADC2UART_top
# -- Loading package altera_lnsim_components
# -- Loading entity lpm_pll
# -- Loading entity adc_sync
# -- Loading entity ADC_handler
# -- Loading entity UART_handler
# -- Loading entity tenCount
# End time: 14:42:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC2UART_tb
# -- Loading package my_types_pkg
# -- Compiling architecture tb of ADC2UART_tb
# -- Loading entity ADC2UART_top
# End time: 14:42:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs="+acc"  adc2uart_tb
# End time: 14:42:17 on Jul 19,2018, Elapsed time: 0:03:28
# Errors: 2, Warnings: 40
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs=""+acc"" adc2uart_tb 
# Start time: 14:42:17 on Jul 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_types_pkg
# Loading work.adc2uart_tb(tb)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.adc2uart_top(rtl)
# Loading lpm_pll.lpm_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.adc_sync(rtl)
# Loading lpm.lpm_components
# Loading work.adc_handler(rtl)
# Loading work.adc_mux(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.delayvec(rtl)
# Loading work.trigger(rtl)
# Loading work.waveformgenerator(rtl)
# Loading work.dsp(rtl)
# Loading work.signer(rtl)
# Loading FIR_ofc.fir_ofc(rtl)
# Loading FIR_ofc.auk_dspip_math_pkg_hpfir(body)
# Loading FIR_ofc.auk_dspip_lib_pkg_hpfir
# Loading FIR_ofc.fir_ofc_0002(syn)
# Loading FIR_ofc.fir_ofc_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading FIR_ofc.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading FIR_ofc.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading FIR_ofc.altera_avalon_sc_fifo
# Loading FIR_ofc.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading FIR_ofc.dspba_library_package
# Loading FIR_ofc.fir_ofc_0002_rtl_core(normal)
# Loading FIR_ofc.dspba_delay(delay)
# Loading FIR_ofc.auk_dspip_roundsat_hpfir(beh)
# Loading work.unsigner(rtl)
# Loading work.uart_handler(rtl)
# Loading UART_pll.uart_pll(rtl)
# Loading UART_pll.UART_pll_0002
# Loading work.charreader(rtl)
# Loading work.flipswitch(rtl)
# Loading work.acquireswitch(rtl)
# Loading work.signaltouart(rtl)
# Loading work.tencount(rtl)
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# do /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl
# 
#vmap uart_pll rtl_work
#vmap lpm_pll rtl_work
#vmap fir_ofc rtl_work
# set tcl_interactive false
# false
# 
# onerror {resume}
# WaveActivateNextPane {} 0
# .main_pane.wave.interior.cs.body.pw.wf.tree.tree1
# delete wave *
# 
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
# 
# proc signalOff {} {
#      force -freeze sim:/adc2uart_tb/ADC_DB 2#10000000000000 0
#      force -freeze sim:/adc2uart_tb/ADC_DA 2#10000000000000 0
# }
# 
# proc signalOn {} {
#      noforce sim:/adc2uart_tb/ADC_DB
#      noforce sim:/adc2uart_tb/ADC_DA
# }
# 
# 
# proc TRIGsim {} {
#      delete wave *
#      restart -f
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_DA
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_A
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerBus     
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/ADC_handle/trigger
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/UART_RX
#      add wave -radix ASCII  -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
# 
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerLevel
# 
#      #01110011 : s
#      #01110100 : t
#      
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 25us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 25us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 50us
#      # set to 't'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110100 50us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 75us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 75us  
#      
# 
# 
#      run 110us
#      wave zoom full
# 
# 
# }
# 
# 
# proc sendChar {CHAR} {
# 
#       #convert char to hex	
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 90 0us
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 0us
# 
#      echo $CHAR
#      echo $c
#      echo $bits
# 
#      run 30us	
# 
# }
# 
# 
# proc UARTsim {{CHAR w} {DURATION 250000ns}} {
# 
#      delete wave *
#      restart -f
# 
# 
#      #force -freeze sim:/adc2uart_tb/charToSend 01100100 10
#      
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -position end  sim:/adc2uart_tb/UART_RX
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlopeUART
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSourceUART
#      add wave -position end  sim:/adc2uart_tb/testbench/delay
#      add wave -position end  sim:/adc2uart_tb/testbench/delayUART
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/acq
#      add wave -position end  sim:/adc2uart_tb/testbench/acquire
# 
#      add wave -radix ASCII -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveform
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveNumber
#      add wave -position end  sim:/adc2uart_tb/UART_TX
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveSample
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveformCounter
#      add wave -position end -radix ASCII sim:/adc2uart_tb/charToSend
# 
# 
#      #convert char to hex
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits  
# 
# 
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 10
#      run $DURATION  
#      echo $CHAR
#      echo $c
#      echo $bits
#      wave zoom full
# 
# }
# 
# 
# 
# proc FIRsim { {DURATION 10000ns}} {
# 
#      delete wave *
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -radix decimal -format analog-step -height 60 -max 6000 -min -800 -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_sink_data
# 
#      add wave -radix decimal -format analog-step -height 60 -max 3500000000 -min -900000000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_source_data
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 16000 -min 6000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/unsignedFIR
#      
#      restart -f
#      run $DURATION
#      wave zoom full
# }
# 
# 
# 
# run 25000 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 1 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500000.000000
# Info: output_clock_low_period = 500000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# wave zoom full
# 0 ps
# 26250 ns
# 
# @echo "Testbench for ADC2UART"
# ** Error: invalid command name "@echo"
# Executing ONERROR command at macro /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl line 165
# echo ""
# 
# echo "run FIRsim to simulate the OFC FIR filter"
# run FIRsim to simulate the OFC FIR filter
# echo ""
# 
# echo "run UARTsim CHAR DURATION to run the UART simulation"
# run UARTsim CHAR DURATION to run the UART simulation
# echo "   CHAR is a character to send. Characters that should elicit a response:"
#    CHAR is a character to send. Characters that should elicit a response:
# echo "      w - generate a waveform"
#       w - generate a waveform
# echo "      i - generate a waveform containing FIR data"
#       i - generate a waveform containing FIR data
# echo "      t - toggle the trigger source"
#       t - toggle the trigger source
# echo "      s - toggle the trigger slope"
#       s - toggle the trigger slope
# echo "      d - toggle the delay"
#       d - toggle the delay
# echo "   DURATION is the duration of the run"
#    DURATION is the duration of the run
# echo "      waveform takes 32000us to fully send"
#       waveform takes 32000us to fully send
# echo ""
# 
# echo "run sendChar CHAR to send a character on the UART_RX."
# run sendChar CHAR to send a character on the UART_RX.
# echo ""
# 
# echo "run TRIGsim to simulate triggering"
# run TRIGsim to simulate triggering
# echo ""
# 
# echo "run signalOff to set the ADC signals to baseline"
# run signalOff to set the ADC signals to baseline
# echo "run signalOn  to restore the ADC signals";list
# run signalOn  to restore the ADC signals
# echo "";list
# 
do ADC2UART_top_run_msim_rtl_vhdl.do
# if ![file isdirectory ADC2UART_top_iputf_libs] {
# 	file mkdir ADC2UART_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "/home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:48 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity lpm_pll
# -- Compiling architecture RTL of lpm_pll
# End time: 14:42:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho"                             
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:48 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:42:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:48 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:42:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd"                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:48 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:42:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:48 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:42:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:48 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:42:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:48 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:42:48 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:49 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:42:49 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:49 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:42:49 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:49 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:42:49 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:49 on Jul 19,2018
# vlog -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:42:49 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd"                           
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:49 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_rtl_core
# -- Compiling architecture normal of FIR_ofc_rtl_core
# End time: 14:42:49 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:49 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_ast
# -- Compiling architecture struct of FIR_ofc_ast
# End time: 14:42:49 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd"                                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:49 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc
# -- Compiling architecture syn of FIR_ofc
# End time: 14:42:49 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd"                                 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:49 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc_tb
# -- Compiling architecture rtl of FIR_ofc_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity FIR_ofc
# End time: 14:42:49 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:49 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:42:49 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib UART_pll
# ** Warning: (vlib-34) Library already exists at "UART_pll".
# vmap UART_pll UART_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap UART_pll UART_pll 
# Modifying modelsim.ini
# vcom -93 -work UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:49 on Jul 19,2018
# vcom -reportprogress 300 -93 -work UART_pll /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_pll
# -- Compiling architecture rtl of UART_pll
# End time: 14:42:49 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib FIR_ofc
# ** Warning: (vlib-34) Library already exists at "FIR_ofc".
# vmap FIR_ofc FIR_ofc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap FIR_ofc FIR_ofc 
# Modifying modelsim.ini
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc
# -- Compiling architecture rtl of FIR_ofc
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work UART_pll +incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work UART_pll "+incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll" /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v 
# -- Compiling module UART_pll_0002
# 
# Top level modules:
# 	UART_pll_0002
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work FIR_ofc +incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work FIR_ofc "+incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc" /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ADC_Mux
# -- Compiling architecture SYN of adc_mux
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigner
# -- Compiling architecture rtl of unsigner
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trigger
# -- Compiling architecture rtl of trigger
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tenCount
# -- Compiling architecture rtl of tenCount
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signer
# -- Compiling architecture rtl of signer
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:50 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipSwitch
# -- Compiling architecture rtl of flipSwitch
# End time: 14:42:50 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_types_pkg
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charReader
# -- Compiling architecture rtl of charReader
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sync
# -- Compiling architecture rtl of adc_sync
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_0002_rtl_core
# -- Compiling architecture normal of FIR_ofc_0002_rtl_core
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity waveformGenerator
# -- Compiling architecture rtl of waveformGenerator
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity signalToUART
# -- Compiling architecture rtl of signalToUART
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity delayVec
# -- Compiling architecture rtl of delayVec
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity acquireSwitch
# -- Compiling architecture rtl of acquireSwitch
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:51 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:42:51 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:52 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002_ast
# -- Compiling architecture struct of FIR_ofc_0002_ast
# End time: 14:42:52 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:52 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002
# -- Compiling architecture syn of FIR_ofc_0002
# End time: 14:42:52 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:52 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity UART_handler
# -- Compiling architecture rtl of UART_handler
# -- Loading entity UART_pll
# -- Loading entity charReader
# -- Loading entity flipSwitch
# -- Loading entity acquireSwitch
# -- Loading entity signalToUART
# End time: 14:42:52 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:52 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity DSP
# -- Compiling architecture rtl of DSP
# -- Loading entity signer
# -- Loading entity FIR_ofc
# -- Loading entity unsigner
# -- Loading entity waveformGenerator
# End time: 14:42:52 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:52 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC_handler
# -- Compiling architecture rtl of ADC_handler
# -- Loading package LPM_COMPONENTS
# -- Loading entity ADC_Mux
# -- Loading entity delayVec
# -- Loading entity trigger
# -- Loading entity waveformGenerator
# -- Loading entity DSP
# End time: 14:42:52 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:52 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC2UART_top
# -- Compiling architecture rtl of ADC2UART_top
# -- Loading package altera_lnsim_components
# -- Loading entity lpm_pll
# -- Loading entity adc_sync
# -- Loading entity ADC_handler
# -- Loading entity UART_handler
# -- Loading entity tenCount
# End time: 14:42:52 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:52 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC2UART_tb
# -- Loading package my_types_pkg
# -- Compiling architecture tb of ADC2UART_tb
# -- Loading entity ADC2UART_top
# End time: 14:42:52 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs="+acc"  adc2uart_tb
# End time: 14:42:53 on Jul 19,2018, Elapsed time: 0:00:36
# Errors: 3, Warnings: 40
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs=""+acc"" adc2uart_tb 
# Start time: 14:42:53 on Jul 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_types_pkg
# Loading work.adc2uart_tb(tb)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.adc2uart_top(rtl)
# Loading lpm_pll.lpm_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.adc_sync(rtl)
# Loading lpm.lpm_components
# Loading work.adc_handler(rtl)
# Loading work.adc_mux(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.delayvec(rtl)
# Loading work.trigger(rtl)
# Loading work.waveformgenerator(rtl)
# Loading work.dsp(rtl)
# Loading work.signer(rtl)
# Loading FIR_ofc.fir_ofc(rtl)
# Loading FIR_ofc.auk_dspip_math_pkg_hpfir(body)
# Loading FIR_ofc.auk_dspip_lib_pkg_hpfir
# Loading FIR_ofc.fir_ofc_0002(syn)
# Loading FIR_ofc.fir_ofc_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading FIR_ofc.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading FIR_ofc.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading FIR_ofc.altera_avalon_sc_fifo
# Loading FIR_ofc.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading FIR_ofc.dspba_library_package
# Loading FIR_ofc.fir_ofc_0002_rtl_core(normal)
# Loading FIR_ofc.dspba_delay(delay)
# Loading FIR_ofc.auk_dspip_roundsat_hpfir(beh)
# Loading work.unsigner(rtl)
# Loading work.uart_handler(rtl)
# Loading UART_pll.uart_pll(rtl)
# Loading UART_pll.UART_pll_0002
# Loading work.charreader(rtl)
# Loading work.flipswitch(rtl)
# Loading work.acquireswitch(rtl)
# Loading work.signaltouart(rtl)
# Loading work.tencount(rtl)
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# do /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl
# 
#vmap uart_pll rtl_work
#vmap lpm_pll rtl_work
#vmap fir_ofc rtl_work
# set tcl_interactive false
# false
# 
# onerror {resume}
# WaveActivateNextPane {} 0
# .main_pane.wave.interior.cs.body.pw.wf.tree.tree1
# delete wave *
# 
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
# 
# proc signalOff {} {
#      force -freeze sim:/adc2uart_tb/ADC_DB 2#10000000000000 0
#      force -freeze sim:/adc2uart_tb/ADC_DA 2#10000000000000 0
# }
# 
# proc signalOn {} {
#      noforce sim:/adc2uart_tb/ADC_DB
#      noforce sim:/adc2uart_tb/ADC_DA
# }
# 
# 
# proc TRIGsim {} {
#      delete wave *
#      restart -f
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_DA
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_A
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerBus     
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/ADC_handle/trigger
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/UART_RX
#      add wave -radix ASCII  -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
# 
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerLevel
# 
#      #01110011 : s
#      #01110100 : t
#      
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 25us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 25us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 50us
#      # set to 't'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110100 50us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 75us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 75us  
#      
# 
# 
#      run 110us
#      wave zoom full
# 
# 
# }
# 
# 
# proc sendChar {CHAR} {
# 
#       #convert char to hex	
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 90 0us
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 0us
# 
#      echo $CHAR
#      echo $c
#      echo $bits
# 
#      run 30us	
# 
# }
# 
# 
# proc UARTsim {{CHAR w} {DURATION 250000ns}} {
# 
#      delete wave *
#      restart -f
# 
# 
#      #force -freeze sim:/adc2uart_tb/charToSend 01100100 10
#      
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -position end  sim:/adc2uart_tb/UART_RX
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlopeUART
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSourceUART
#      add wave -position end  sim:/adc2uart_tb/testbench/delay
#      add wave -position end  sim:/adc2uart_tb/testbench/delayUART
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/acq
#      add wave -position end  sim:/adc2uart_tb/testbench/acquire
# 
#      add wave -radix ASCII -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveform
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveNumber
#      add wave -position end  sim:/adc2uart_tb/UART_TX
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveSample
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveformCounter
#      add wave -position end -radix ASCII sim:/adc2uart_tb/charToSend
# 
# 
#      #convert char to hex
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits  
# 
# 
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 10
#      run $DURATION  
#      echo $CHAR
#      echo $c
#      echo $bits
#      wave zoom full
# 
# }
# 
# 
# 
# proc FIRsim { {DURATION 10000ns}} {
# 
#      delete wave *
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -radix decimal -format analog-step -height 60 -max 6000 -min -800 -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_sink_data
# 
#      add wave -radix decimal -format analog-step -height 60 -max 3500000000 -min -900000000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_source_data
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 16000 -min 6000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/unsignedFIR
#      
#      restart -f
#      run $DURATION
#      wave zoom full
# }
# 
# 
# 
# run 25000 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 1 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500000.000000
# Info: output_clock_low_period = 500000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# wave zoom full
# 0 ps
# 26250 ns
# 
# echo "Testbench for ADC2UART\n\nrun FIRsim to simulate the OFC FIR filter"
# Testbench for ADC2UART
# 
# run FIRsim to simulate the OFC FIR filter
# echo ""
# 
# echo "run UARTsim CHAR DURATION to run the UART simulation"
# run UARTsim CHAR DURATION to run the UART simulation
# echo "   CHAR is a character to send. Characters that should elicit a response:"
#    CHAR is a character to send. Characters that should elicit a response:
# echo "      w - generate a waveform"
#       w - generate a waveform
# echo "      i - generate a waveform containing FIR data"
#       i - generate a waveform containing FIR data
# echo "      t - toggle the trigger source"
#       t - toggle the trigger source
# echo "      s - toggle the trigger slope"
#       s - toggle the trigger slope
# echo "      d - toggle the delay"
#       d - toggle the delay
# echo "   DURATION is the duration of the run"
#    DURATION is the duration of the run
# echo "      waveform takes 32000us to fully send"
#       waveform takes 32000us to fully send
# echo ""
# 
# echo "run sendChar CHAR to send a character on the UART_RX."
# run sendChar CHAR to send a character on the UART_RX.
# echo ""
# 
# echo "run TRIGsim to simulate triggering"
# run TRIGsim to simulate triggering
# echo ""
# 
# echo "run signalOff to set the ADC signals to baseline"
# run signalOff to set the ADC signals to baseline
# echo "run signalOn  to restore the ADC signals"
# run signalOn  to restore the ADC signals
# echo ""
# 

do ADC2UART_top_run_msim_rtl_vhdl.do
# if ![file isdirectory ADC2UART_top_iputf_libs] {
# 	file mkdir ADC2UART_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "/home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity lpm_pll
# -- Compiling architecture RTL of lpm_pll
# End time: 14:44:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho"                             
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:44:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:44:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd"                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:44:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:44:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:44:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:44:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:44:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:44:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:14 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:44:14 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:15 on Jul 19,2018
# vlog -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:44:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd"                           
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:15 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_rtl_core
# -- Compiling architecture normal of FIR_ofc_rtl_core
# End time: 14:44:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:15 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_ast
# -- Compiling architecture struct of FIR_ofc_ast
# End time: 14:44:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd"                                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:15 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc
# -- Compiling architecture syn of FIR_ofc
# End time: 14:44:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd"                                 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:15 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc_tb
# -- Compiling architecture rtl of FIR_ofc_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity FIR_ofc
# End time: 14:44:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:44:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib UART_pll
# ** Warning: (vlib-34) Library already exists at "UART_pll".
# vmap UART_pll UART_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap UART_pll UART_pll 
# Modifying modelsim.ini
# vcom -93 -work UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work UART_pll /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_pll
# -- Compiling architecture rtl of UART_pll
# End time: 14:44:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib FIR_ofc
# ** Warning: (vlib-34) Library already exists at "FIR_ofc".
# vmap FIR_ofc FIR_ofc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap FIR_ofc FIR_ofc 
# Modifying modelsim.ini
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc
# -- Compiling architecture rtl of FIR_ofc
# End time: 14:44:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work UART_pll +incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:15 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work UART_pll "+incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll" /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v 
# -- Compiling module UART_pll_0002
# 
# Top level modules:
# 	UART_pll_0002
# End time: 14:44:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work FIR_ofc +incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:15 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work FIR_ofc "+incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc" /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:44:15 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:15 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ADC_Mux
# -- Compiling architecture SYN of adc_mux
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigner
# -- Compiling architecture rtl of unsigner
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trigger
# -- Compiling architecture rtl of trigger
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tenCount
# -- Compiling architecture rtl of tenCount
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signer
# -- Compiling architecture rtl of signer
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipSwitch
# -- Compiling architecture rtl of flipSwitch
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_types_pkg
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charReader
# -- Compiling architecture rtl of charReader
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sync
# -- Compiling architecture rtl of adc_sync
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:16 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:44:16 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_0002_rtl_core
# -- Compiling architecture normal of FIR_ofc_0002_rtl_core
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity waveformGenerator
# -- Compiling architecture rtl of waveformGenerator
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity signalToUART
# -- Compiling architecture rtl of signalToUART
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity delayVec
# -- Compiling architecture rtl of delayVec
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity acquireSwitch
# -- Compiling architecture rtl of acquireSwitch
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002_ast
# -- Compiling architecture struct of FIR_ofc_0002_ast
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002
# -- Compiling architecture syn of FIR_ofc_0002
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity UART_handler
# -- Compiling architecture rtl of UART_handler
# -- Loading entity UART_pll
# -- Loading entity charReader
# -- Loading entity flipSwitch
# -- Loading entity acquireSwitch
# -- Loading entity signalToUART
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:17 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity DSP
# -- Compiling architecture rtl of DSP
# -- Loading entity signer
# -- Loading entity FIR_ofc
# -- Loading entity unsigner
# -- Loading entity waveformGenerator
# End time: 14:44:17 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:18 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC_handler
# -- Compiling architecture rtl of ADC_handler
# -- Loading package LPM_COMPONENTS
# -- Loading entity ADC_Mux
# -- Loading entity delayVec
# -- Loading entity trigger
# -- Loading entity waveformGenerator
# -- Loading entity DSP
# End time: 14:44:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:18 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC2UART_top
# -- Compiling architecture rtl of ADC2UART_top
# -- Loading package altera_lnsim_components
# -- Loading entity lpm_pll
# -- Loading entity adc_sync
# -- Loading entity ADC_handler
# -- Loading entity UART_handler
# -- Loading entity tenCount
# End time: 14:44:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:18 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC2UART_tb
# -- Loading package my_types_pkg
# -- Compiling architecture tb of ADC2UART_tb
# -- Loading entity ADC2UART_top
# End time: 14:44:18 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs="+acc"  adc2uart_tb
# End time: 14:44:18 on Jul 19,2018, Elapsed time: 0:01:25
# Errors: 0, Warnings: 40
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs=""+acc"" adc2uart_tb 
# Start time: 14:44:18 on Jul 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_types_pkg
# Loading work.adc2uart_tb(tb)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.adc2uart_top(rtl)
# Loading lpm_pll.lpm_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.adc_sync(rtl)
# Loading lpm.lpm_components
# Loading work.adc_handler(rtl)
# Loading work.adc_mux(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.delayvec(rtl)
# Loading work.trigger(rtl)
# Loading work.waveformgenerator(rtl)
# Loading work.dsp(rtl)
# Loading work.signer(rtl)
# Loading FIR_ofc.fir_ofc(rtl)
# Loading FIR_ofc.auk_dspip_math_pkg_hpfir(body)
# Loading FIR_ofc.auk_dspip_lib_pkg_hpfir
# Loading FIR_ofc.fir_ofc_0002(syn)
# Loading FIR_ofc.fir_ofc_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading FIR_ofc.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading FIR_ofc.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading FIR_ofc.altera_avalon_sc_fifo
# Loading FIR_ofc.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading FIR_ofc.dspba_library_package
# Loading FIR_ofc.fir_ofc_0002_rtl_core(normal)
# Loading FIR_ofc.dspba_delay(delay)
# Loading FIR_ofc.auk_dspip_roundsat_hpfir(beh)
# Loading work.unsigner(rtl)
# Loading work.uart_handler(rtl)
# Loading UART_pll.uart_pll(rtl)
# Loading UART_pll.UART_pll_0002
# Loading work.charreader(rtl)
# Loading work.flipswitch(rtl)
# Loading work.acquireswitch(rtl)
# Loading work.signaltouart(rtl)
# Loading work.tencount(rtl)
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# do /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl
# 
#vmap uart_pll rtl_work
#vmap lpm_pll rtl_work
#vmap fir_ofc rtl_work
# set tcl_interactive false
# false
# 
# onerror {resume}
# WaveActivateNextPane {} 0
# .main_pane.wave.interior.cs.body.pw.wf.tree.tree1
# delete wave *
# 
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
# 
# proc signalOff {} {
#      force -freeze sim:/adc2uart_tb/ADC_DB 2#10000000000000 0
#      force -freeze sim:/adc2uart_tb/ADC_DA 2#10000000000000 0
# }
# 
# proc signalOn {} {
#      noforce sim:/adc2uart_tb/ADC_DB
#      noforce sim:/adc2uart_tb/ADC_DA
# }
# 
# 
# proc TRIGsim {} {
#      delete wave *
#      restart -f
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_DA
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_A
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerBus     
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/ADC_handle/trigger
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/UART_RX
#      add wave -radix ASCII  -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
# 
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerLevel
# 
#      #01110011 : s
#      #01110100 : t
#      
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 25us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 25us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 50us
#      # set to 't'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110100 50us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 75us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 75us  
#      
# 
# 
#      run 110us
#      wave zoom full
# 
# 
# }
# 
# 
# proc sendChar {CHAR} {
# 
#       #convert char to hex	
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 90 0us
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 0us
# 
#      echo $CHAR
#      echo $c
#      echo $bits
# 
#      run 30us	
# 
# }
# 
# 
# proc UARTsim {{CHAR w} {DURATION 250000ns}} {
# 
#      delete wave *
#      restart -f
# 
# 
#      #force -freeze sim:/adc2uart_tb/charToSend 01100100 10
#      
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -position end  sim:/adc2uart_tb/UART_RX
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlopeUART
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSourceUART
#      add wave -position end  sim:/adc2uart_tb/testbench/delay
#      add wave -position end  sim:/adc2uart_tb/testbench/delayUART
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/acq
#      add wave -position end  sim:/adc2uart_tb/testbench/acquire
# 
#      add wave -radix ASCII -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveform
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveNumber
#      add wave -position end  sim:/adc2uart_tb/UART_TX
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveSample
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveformCounter
#      add wave -position end -radix ASCII sim:/adc2uart_tb/charToSend
# 
# 
#      #convert char to hex
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits  
# 
# 
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 10
#      run $DURATION  
#      echo $CHAR
#      echo $c
#      echo $bits
#      wave zoom full
# 
# }
# 
# 
# 
# proc FIRsim { {DURATION 10000ns}} {
# 
#      delete wave *
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -radix decimal -format analog-step -height 60 -max 6000 -min -800 -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_sink_data
# 
#      add wave -radix decimal -format analog-step -height 60 -max 3500000000 -min -900000000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_source_data
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 16000 -min 6000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/unsignedFIR
#      
#      restart -f
#      run $DURATION
#      wave zoom full
# }
# 
# 
# 
# run 25000 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 1 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500000.000000
# Info: output_clock_low_period = 500000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# wave zoom full
# 0 ps
# 26250 ns
# 
# echo "Testbench for ADC2UART\n\nrun FIRsim to simulate the OFC FIR filter
# 
# run UARTsim CHAR DURATION to run the UART simulation
#       CHAR is a character to send. Characters that should elicit a response:
#       w - generate a waveform
#       i - generate a waveform containing FIR data
#       t - toggle the trigger source
#       s - toggle the trigger slope
#       d - toggle the delay
#    DURATION is the duration of the run
#       waveform takes 32000us to fully send
# 
# run sendChar CHAR to send a character on the UART_RX.
# 
# run TRIGsim to simulate triggering
# 
# run signalOff to set the ADC signals to baseline
# run signalOn  to restore the ADC signals
# "
# Testbench for ADC2UART
# 
# run FIRsim to simulate the OFC FIR filter
# 
# run UARTsim CHAR DURATION to run the UART simulation
#       CHAR is a character to send. Characters that should elicit a response:
#       w - generate a waveform
#       i - generate a waveform containing FIR data
#       t - toggle the trigger source
#       s - toggle the trigger slope
#       d - toggle the delay
#    DURATION is the duration of the run
#       waveform takes 32000us to fully send
# 
# run sendChar CHAR to send a character on the UART_RX.
# 
# run TRIGsim to simulate triggering
# 
# run signalOff to set the ADC signals to baseline
# run signalOn  to restore the ADC signals
# 
do ADC2UART_top_run_msim_rtl_vhdl.do
# if ![file isdirectory ADC2UART_top_iputf_libs] {
# 	file mkdir ADC2UART_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "/home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity lpm_pll
# -- Compiling architecture RTL of lpm_pll
# End time: 14:44:40 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho"                             
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:44:40 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:44:40 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd"                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:44:40 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:44:40 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:44:40 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:44:40 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:44:40 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:44:40 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:44:40 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Jul 19,2018
# vlog -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:44:41 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd"                           
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_rtl_core
# -- Compiling architecture normal of FIR_ofc_rtl_core
# End time: 14:44:41 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_ast
# -- Compiling architecture struct of FIR_ofc_ast
# End time: 14:44:41 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd"                                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc
# -- Compiling architecture syn of FIR_ofc
# End time: 14:44:41 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd"                                 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc_tb
# -- Compiling architecture rtl of FIR_ofc_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity FIR_ofc
# End time: 14:44:41 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:44:41 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib UART_pll
# ** Warning: (vlib-34) Library already exists at "UART_pll".
# vmap UART_pll UART_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap UART_pll UART_pll 
# Modifying modelsim.ini
# vcom -93 -work UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Jul 19,2018
# vcom -reportprogress 300 -93 -work UART_pll /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_pll
# -- Compiling architecture rtl of UART_pll
# End time: 14:44:41 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib FIR_ofc
# ** Warning: (vlib-34) Library already exists at "FIR_ofc".
# vmap FIR_ofc FIR_ofc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap FIR_ofc FIR_ofc 
# Modifying modelsim.ini
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc
# -- Compiling architecture rtl of FIR_ofc
# End time: 14:44:41 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work UART_pll +incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work UART_pll "+incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll" /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v 
# -- Compiling module UART_pll_0002
# 
# Top level modules:
# 	UART_pll_0002
# End time: 14:44:41 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work FIR_ofc +incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work FIR_ofc "+incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc" /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:44:41 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ADC_Mux
# -- Compiling architecture SYN of adc_mux
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigner
# -- Compiling architecture rtl of unsigner
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trigger
# -- Compiling architecture rtl of trigger
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tenCount
# -- Compiling architecture rtl of tenCount
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signer
# -- Compiling architecture rtl of signer
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipSwitch
# -- Compiling architecture rtl of flipSwitch
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_types_pkg
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charReader
# -- Compiling architecture rtl of charReader
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sync
# -- Compiling architecture rtl of adc_sync
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:44:42 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:44:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:44:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_0002_rtl_core
# -- Compiling architecture normal of FIR_ofc_0002_rtl_core
# End time: 14:44:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity waveformGenerator
# -- Compiling architecture rtl of waveformGenerator
# End time: 14:44:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity signalToUART
# -- Compiling architecture rtl of signalToUART
# End time: 14:44:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity delayVec
# -- Compiling architecture rtl of delayVec
# End time: 14:44:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity acquireSwitch
# -- Compiling architecture rtl of acquireSwitch
# End time: 14:44:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:44:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002_ast
# -- Compiling architecture struct of FIR_ofc_0002_ast
# End time: 14:44:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002
# -- Compiling architecture syn of FIR_ofc_0002
# End time: 14:44:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity UART_handler
# -- Compiling architecture rtl of UART_handler
# -- Loading entity UART_pll
# -- Loading entity charReader
# -- Loading entity flipSwitch
# -- Loading entity acquireSwitch
# -- Loading entity signalToUART
# End time: 14:44:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity DSP
# -- Compiling architecture rtl of DSP
# -- Loading entity signer
# -- Loading entity FIR_ofc
# -- Loading entity unsigner
# -- Loading entity waveformGenerator
# End time: 14:44:44 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:44 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC_handler
# -- Compiling architecture rtl of ADC_handler
# -- Loading package LPM_COMPONENTS
# -- Loading entity ADC_Mux
# -- Loading entity delayVec
# -- Loading entity trigger
# -- Loading entity waveformGenerator
# -- Loading entity DSP
# End time: 14:44:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:44 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC2UART_top
# -- Compiling architecture rtl of ADC2UART_top
# -- Loading package altera_lnsim_components
# -- Loading entity lpm_pll
# -- Loading entity adc_sync
# -- Loading entity ADC_handler
# -- Loading entity UART_handler
# -- Loading entity tenCount
# End time: 14:44:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:44 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC2UART_tb
# -- Loading package my_types_pkg
# -- Compiling architecture tb of ADC2UART_tb
# -- Loading entity ADC2UART_top
# End time: 14:44:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs="+acc"  adc2uart_tb
# End time: 14:44:44 on Jul 19,2018, Elapsed time: 0:00:26
# Errors: 0, Warnings: 40
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs=""+acc"" adc2uart_tb 
# Start time: 14:44:44 on Jul 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_types_pkg
# Loading work.adc2uart_tb(tb)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.adc2uart_top(rtl)
# Loading lpm_pll.lpm_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.adc_sync(rtl)
# Loading lpm.lpm_components
# Loading work.adc_handler(rtl)
# Loading work.adc_mux(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.delayvec(rtl)
# Loading work.trigger(rtl)
# Loading work.waveformgenerator(rtl)
# Loading work.dsp(rtl)
# Loading work.signer(rtl)
# Loading FIR_ofc.fir_ofc(rtl)
# Loading FIR_ofc.auk_dspip_math_pkg_hpfir(body)
# Loading FIR_ofc.auk_dspip_lib_pkg_hpfir
# Loading FIR_ofc.fir_ofc_0002(syn)
# Loading FIR_ofc.fir_ofc_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading FIR_ofc.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading FIR_ofc.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading FIR_ofc.altera_avalon_sc_fifo
# Loading FIR_ofc.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading FIR_ofc.dspba_library_package
# Loading FIR_ofc.fir_ofc_0002_rtl_core(normal)
# Loading FIR_ofc.dspba_delay(delay)
# Loading FIR_ofc.auk_dspip_roundsat_hpfir(beh)
# Loading work.unsigner(rtl)
# Loading work.uart_handler(rtl)
# Loading UART_pll.uart_pll(rtl)
# Loading UART_pll.UART_pll_0002
# Loading work.charreader(rtl)
# Loading work.flipswitch(rtl)
# Loading work.acquireswitch(rtl)
# Loading work.signaltouart(rtl)
# Loading work.tencount(rtl)
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# do /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl
# 
#vmap uart_pll rtl_work
#vmap lpm_pll rtl_work
#vmap fir_ofc rtl_work
# set tcl_interactive false
# false
# 
# onerror {resume}
# WaveActivateNextPane {} 0
# .main_pane.wave.interior.cs.body.pw.wf.tree.tree1
# delete wave *
# 
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
# 
# proc signalOff {} {
#      force -freeze sim:/adc2uart_tb/ADC_DB 2#10000000000000 0
#      force -freeze sim:/adc2uart_tb/ADC_DA 2#10000000000000 0
# }
# 
# proc signalOn {} {
#      noforce sim:/adc2uart_tb/ADC_DB
#      noforce sim:/adc2uart_tb/ADC_DA
# }
# 
# 
# proc TRIGsim {} {
#      delete wave *
#      restart -f
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_DA
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_A
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerBus     
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/ADC_handle/trigger
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/UART_RX
#      add wave -radix ASCII  -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
# 
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerLevel
# 
#      #01110011 : s
#      #01110100 : t
#      
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 25us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 25us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 50us
#      # set to 't'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110100 50us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 75us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 75us  
#      
# 
# 
#      run 110us
#      wave zoom full
# 
# 
# }
# 
# 
# proc sendChar {CHAR} {
# 
#       #convert char to hex	
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 90 0us
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 0us
# 
#      echo $CHAR
#      echo $c
#      echo $bits
# 
#      run 30us	
# 
# }
# 
# 
# proc UARTsim {{CHAR w} {DURATION 250000ns}} {
# 
#      delete wave *
#      restart -f
# 
# 
#      #force -freeze sim:/adc2uart_tb/charToSend 01100100 10
#      
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -position end  sim:/adc2uart_tb/UART_RX
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlopeUART
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSourceUART
#      add wave -position end  sim:/adc2uart_tb/testbench/delay
#      add wave -position end  sim:/adc2uart_tb/testbench/delayUART
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/acq
#      add wave -position end  sim:/adc2uart_tb/testbench/acquire
# 
#      add wave -radix ASCII -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveform
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveNumber
#      add wave -position end  sim:/adc2uart_tb/UART_TX
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveSample
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveformCounter
#      add wave -position end -radix ASCII sim:/adc2uart_tb/charToSend
# 
# 
#      #convert char to hex
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits  
# 
# 
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 10
#      run $DURATION  
#      echo $CHAR
#      echo $c
#      echo $bits
#      wave zoom full
# 
# }
# 
# 
# 
# proc FIRsim { {DURATION 10000ns}} {
# 
#      delete wave *
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -radix decimal -format analog-step -height 60 -max 6000 -min -800 -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_sink_data
# 
#      add wave -radix decimal -format analog-step -height 60 -max 3500000000 -min -900000000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_source_data
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 16000 -min 6000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/unsignedFIR
#      
#      restart -f
#      run $DURATION
#      wave zoom full
# }
# 
# 
# 
# run 25000 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 1 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500000.000000
# Info: output_clock_low_period = 500000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# wave zoom full
# 0 ps
# 26250 ns
# 
# echo "Testbench for ADC2UART
# 
# run FIRsim to simulate the OFC FIR filter
# 
# run UARTsim CHAR DURATION to run the UART simulation
#       CHAR is a character to send. Characters that should elicit a response:
#       w - generate a waveform
#       i - generate a waveform containing FIR data
#       t - toggle the trigger source
#       s - toggle the trigger slope
#       d - toggle the delay
#    DURATION is the duration of the run
#       waveform takes 32000us to fully send
# 
# run sendChar CHAR to send a character on the UART_RX.
# 
# run TRIGsim to simulate triggering
# 
# run signalOff to set the ADC signals to baseline
# run signalOn  to restore the ADC signals
# "
# Testbench for ADC2UART
# 
# run FIRsim to simulate the OFC FIR filter
# 
# run UARTsim CHAR DURATION to run the UART simulation
#       CHAR is a character to send. Characters that should elicit a response:
#       w - generate a waveform
#       i - generate a waveform containing FIR data
#       t - toggle the trigger source
#       s - toggle the trigger slope
#       d - toggle the delay
#    DURATION is the duration of the run
#       waveform takes 32000us to fully send
# 
# run sendChar CHAR to send a character on the UART_RX.
# 
# run TRIGsim to simulate triggering
# 
# run signalOff to set the ADC signals to baseline
# run signalOn  to restore the ADC signals
# 
do ADC2UART_top_run_msim_rtl_vhdl.do
# if ![file isdirectory ADC2UART_top_iputf_libs] {
# 	file mkdir ADC2UART_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "/home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:43 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity lpm_pll
# -- Compiling architecture RTL of lpm_pll
# End time: 14:45:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho"                             
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:43 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:45:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:43 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:45:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd"                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:43 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:45:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:43 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:45:43 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:43 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:45:44 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:45:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:45:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:45:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:45:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:44 on Jul 19,2018
# vlog -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:45:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd"                           
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_rtl_core
# -- Compiling architecture normal of FIR_ofc_rtl_core
# End time: 14:45:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_ast
# -- Compiling architecture struct of FIR_ofc_ast
# End time: 14:45:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd"                                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc
# -- Compiling architecture syn of FIR_ofc
# End time: 14:45:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd"                                 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:44 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc_tb
# -- Compiling architecture rtl of FIR_ofc_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity FIR_ofc
# End time: 14:45:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:44 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:45:44 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib UART_pll
# ** Warning: (vlib-34) Library already exists at "UART_pll".
# vmap UART_pll UART_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap UART_pll UART_pll 
# Modifying modelsim.ini
# vcom -93 -work UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work UART_pll /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_pll
# -- Compiling architecture rtl of UART_pll
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib FIR_ofc
# ** Warning: (vlib-34) Library already exists at "FIR_ofc".
# vmap FIR_ofc FIR_ofc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap FIR_ofc FIR_ofc 
# Modifying modelsim.ini
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc
# -- Compiling architecture rtl of FIR_ofc
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work UART_pll +incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work UART_pll "+incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll" /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v 
# -- Compiling module UART_pll_0002
# 
# Top level modules:
# 	UART_pll_0002
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work FIR_ofc +incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work FIR_ofc "+incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc" /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ADC_Mux
# -- Compiling architecture SYN of adc_mux
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigner
# -- Compiling architecture rtl of unsigner
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trigger
# -- Compiling architecture rtl of trigger
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tenCount
# -- Compiling architecture rtl of tenCount
# End time: 14:45:45 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:45 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signer
# -- Compiling architecture rtl of signer
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipSwitch
# -- Compiling architecture rtl of flipSwitch
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_types_pkg
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charReader
# -- Compiling architecture rtl of charReader
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sync
# -- Compiling architecture rtl of adc_sync
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_0002_rtl_core
# -- Compiling architecture normal of FIR_ofc_0002_rtl_core
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity waveformGenerator
# -- Compiling architecture rtl of waveformGenerator
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity signalToUART
# -- Compiling architecture rtl of signalToUART
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity delayVec
# -- Compiling architecture rtl of delayVec
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:46 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity acquireSwitch
# -- Compiling architecture rtl of acquireSwitch
# End time: 14:45:46 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:45:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002_ast
# -- Compiling architecture struct of FIR_ofc_0002_ast
# End time: 14:45:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002
# -- Compiling architecture syn of FIR_ofc_0002
# End time: 14:45:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity UART_handler
# -- Compiling architecture rtl of UART_handler
# -- Loading entity UART_pll
# -- Loading entity charReader
# -- Loading entity flipSwitch
# -- Loading entity acquireSwitch
# -- Loading entity signalToUART
# End time: 14:45:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity DSP
# -- Compiling architecture rtl of DSP
# -- Loading entity signer
# -- Loading entity FIR_ofc
# -- Loading entity unsigner
# -- Loading entity waveformGenerator
# End time: 14:45:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC_handler
# -- Compiling architecture rtl of ADC_handler
# -- Loading package LPM_COMPONENTS
# -- Loading entity ADC_Mux
# -- Loading entity delayVec
# -- Loading entity trigger
# -- Loading entity waveformGenerator
# -- Loading entity DSP
# End time: 14:45:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC2UART_top
# -- Compiling architecture rtl of ADC2UART_top
# -- Loading package altera_lnsim_components
# -- Loading entity lpm_pll
# -- Loading entity adc_sync
# -- Loading entity ADC_handler
# -- Loading entity UART_handler
# -- Loading entity tenCount
# End time: 14:45:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:47 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC2UART_tb
# -- Loading package my_types_pkg
# -- Compiling architecture tb of ADC2UART_tb
# -- Loading entity ADC2UART_top
# End time: 14:45:47 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs="+acc"  adc2uart_tb
# End time: 14:45:48 on Jul 19,2018, Elapsed time: 0:01:04
# Errors: 0, Warnings: 40
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs=""+acc"" adc2uart_tb 
# Start time: 14:45:48 on Jul 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_types_pkg
# Loading work.adc2uart_tb(tb)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.adc2uart_top(rtl)
# Loading lpm_pll.lpm_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.adc_sync(rtl)
# Loading lpm.lpm_components
# Loading work.adc_handler(rtl)
# Loading work.adc_mux(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.delayvec(rtl)
# Loading work.trigger(rtl)
# Loading work.waveformgenerator(rtl)
# Loading work.dsp(rtl)
# Loading work.signer(rtl)
# Loading FIR_ofc.fir_ofc(rtl)
# Loading FIR_ofc.auk_dspip_math_pkg_hpfir(body)
# Loading FIR_ofc.auk_dspip_lib_pkg_hpfir
# Loading FIR_ofc.fir_ofc_0002(syn)
# Loading FIR_ofc.fir_ofc_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading FIR_ofc.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading FIR_ofc.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading FIR_ofc.altera_avalon_sc_fifo
# Loading FIR_ofc.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading FIR_ofc.dspba_library_package
# Loading FIR_ofc.fir_ofc_0002_rtl_core(normal)
# Loading FIR_ofc.dspba_delay(delay)
# Loading FIR_ofc.auk_dspip_roundsat_hpfir(beh)
# Loading work.unsigner(rtl)
# Loading work.uart_handler(rtl)
# Loading UART_pll.uart_pll(rtl)
# Loading UART_pll.UART_pll_0002
# Loading work.charreader(rtl)
# Loading work.flipswitch(rtl)
# Loading work.acquireswitch(rtl)
# Loading work.signaltouart(rtl)
# Loading work.tencount(rtl)
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# do /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl
# 
#vmap uart_pll rtl_work
#vmap lpm_pll rtl_work
#vmap fir_ofc rtl_work
# set tcl_interactive false
# false
# 
# onerror {resume}
# WaveActivateNextPane {} 0
# .main_pane.wave.interior.cs.body.pw.wf.tree.tree1
# delete wave *
# 
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
# add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
# 
# proc signalOff {} {
#      force -freeze sim:/adc2uart_tb/ADC_DB 2#10000000000000 0
#      force -freeze sim:/adc2uart_tb/ADC_DA 2#10000000000000 0
# }
# 
# proc signalOn {} {
#      noforce sim:/adc2uart_tb/ADC_DB
#      noforce sim:/adc2uart_tb/ADC_DA
# }
# 
# 
# proc TRIGsim {} {
#      delete wave *
#      restart -f
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000  -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_DA
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_A
#      add wave -radix unsigned -format analog-step -height 60 -max 16383 -min 0  -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerBus     
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/ADC_handle/trigger
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/UART_RX
#      add wave -radix ASCII  -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
# 
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/triggerLevel
# 
#      #01110011 : s
#      #01110100 : t
#      
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 25us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 25us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 50us
#      # set to 't'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110100 50us   
# 
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 99 75us
#      # set to 's'
#      force -deposit sim:/adc2uart_tb/charToSend 2#01110011 75us  
#      
# 
# 
#      run 110us
#      wave zoom full
# 
# 
# }
# 
# 
# proc sendChar {CHAR} {
# 
#       #convert char to hex	
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits
# 
#      force -deposit sim:/adc2uart_tb/UARTcounter 90 0us
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 0us
# 
#      echo $CHAR
#      echo $c
#      echo $bits
# 
#      run 30us	
# 
# }
# 
# 
# proc UARTsim {{CHAR w} {DURATION 250000ns}} {
# 
#      delete wave *
#      restart -f
# 
# 
#      #force -freeze sim:/adc2uart_tb/charToSend 01100100 10
#      
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -position end  sim:/adc2uart_tb/UART_RX
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlope
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSlopeUART
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSource
#      add wave -position end  sim:/adc2uart_tb/testbench/trigSourceUART
#      add wave -position end  sim:/adc2uart_tb/testbench/delay
#      add wave -position end  sim:/adc2uart_tb/testbench/delayUART
# 
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/acq
#      add wave -position end  sim:/adc2uart_tb/testbench/acquire
# 
#      add wave -radix ASCII -position end  sim:/adc2uart_tb/testbench/UART_handle/readChar/char
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveform
#      add wave -radix unsigned -position end  sim:/adc2uart_tb/testbench/ADC_handle/waveNumber
#      add wave -position end  sim:/adc2uart_tb/UART_TX
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveSample
#      add wave -position end  sim:/adc2uart_tb/testbench/UART_handle/signalOut/waveformCounter
#      add wave -position end -radix ASCII sim:/adc2uart_tb/charToSend
# 
# 
#      #convert char to hex
#      set c  [format %2.2X [scan $CHAR %c]]   
# 
#      #convert hex to binart
#      binary scan [binary format H* $c] B* bits  
# 
# 
#      force -freeze sim:/adc2uart_tb/charToSend 2#$bits 10
#      run $DURATION  
#      echo $CHAR
#      echo $c
#      echo $bits
#      wave zoom full
# 
# }
# 
# 
# 
# proc FIRsim { {DURATION 10000ns}} {
# 
#      delete wave *
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_DB
#      add wave -radix unsigned -format analog-step -height 60 -max 15000 -min 7000 -position end  sim:/adc2uart_tb/testbench/ADC_handle/ADC_B
# 
#      add wave -radix decimal -format analog-step -height 60 -max 6000 -min -800 -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_sink_data
# 
#      add wave -radix decimal -format analog-step -height 60 -max 3500000000 -min -900000000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/FIR_filter/ast_source_data
# 
#      add wave -radix unsigned -format analog-step -height 60 -max 16000 -min 6000  -position end  sim:/adc2uart_tb/testbench/ADC_handle/DSP_handle/unsignedFIR
#      
#      restart -f
#      run $DURATION
#      wave zoom full
# }
# 
# 
# 
# run 25000 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 1 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500000.000000
# Info: output_clock_low_period = 500000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# wave zoom full
# 0 ps
# 26250 ns
# 
# set a [echo "Testbench for ADC2UART
# 
# run FIRsim to simulate the OFC FIR filter
# 
# run UARTsim CHAR DURATION to run the UART simulation
#       CHAR is a character to send. Characters that should elicit a response:
#       w - generate a waveform
#       i - generate a waveform containing FIR data
#       t - toggle the trigger source
#       s - toggle the trigger slope
#       d - toggle the delay
#    DURATION is the duration of the run
#       waveform takes 32000us to fully send
# 
# run sendChar CHAR to send a character on the UART_RX.
# 
# run TRIGsim to simulate triggering
# 
# run signalOff to set the ADC signals to baseline
# run signalOn  to restore the ADC signals
# "]; list
# Testbench for ADC2UART
# 
# run FIRsim to simulate the OFC FIR filter
# 
# run UARTsim CHAR DURATION to run the UART simulation
#       CHAR is a character to send. Characters that should elicit a response:
#       w - generate a waveform
#       i - generate a waveform containing FIR data
#       t - toggle the trigger source
#       s - toggle the trigger slope
#       d - toggle the delay
#    DURATION is the duration of the run
#       waveform takes 32000us to fully send
# 
# run sendChar CHAR to send a character on the UART_RX.
# 
# run TRIGsim to simulate triggering
# 
# run signalOff to set the ADC signals to baseline
# run signalOn  to restore the ADC signals
# 
do ADC2UART_top_run_msim_rtl_vhdl.do
# if ![file isdirectory ADC2UART_top_iputf_libs] {
# 	file mkdir ADC2UART_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "/home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/lpm_pll/lpm_pll_sim/lpm_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity lpm_pll
# -- Compiling architecture RTL of lpm_pll
# End time: 14:47:25 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho"                             
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll_sim/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:47:25 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:47:25 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd"                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:47:25 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:47:25 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:47:25 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:47:25 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:47:25 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:47:25 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:47:25 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Jul 19,2018
# vlog -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:47:25 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd"                           
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_rtl_core
# -- Compiling architecture normal of FIR_ofc_rtl_core
# End time: 14:47:26 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd"                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_ast
# -- Compiling architecture struct of FIR_ofc_ast
# End time: 14:47:26 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd"                                    
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc
# -- Compiling architecture syn of FIR_ofc
# End time: 14:47:26 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd"                                 
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Jul 19,2018
# vcom -reportprogress 300 /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc_sim/FIR_ofc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc_tb
# -- Compiling architecture rtl of FIR_ofc_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity FIR_ofc
# End time: 14:47:26 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity UART_pll
# -- Compiling architecture RTL of UART_pll
# End time: 14:47:26 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib UART_pll
# ** Warning: (vlib-34) Library already exists at "UART_pll".
# vmap UART_pll UART_pll
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap UART_pll UART_pll 
# Modifying modelsim.ini
# vcom -93 -work UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Jul 19,2018
# vcom -reportprogress 300 -93 -work UART_pll /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_pll
# -- Compiling architecture rtl of UART_pll
# End time: 14:47:26 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib FIR_ofc
# ** Warning: (vlib-34) Library already exists at "FIR_ofc".
# vmap FIR_ofc FIR_ofc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap FIR_ofc FIR_ofc 
# Modifying modelsim.ini
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIR_ofc
# -- Compiling architecture rtl of FIR_ofc
# End time: 14:47:26 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work UART_pll +incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll {/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work UART_pll "+incdir+/home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll" /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v 
# -- Compiling module UART_pll_0002
# 
# Top level modules:
# 	UART_pll_0002
# End time: 14:47:26 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work FIR_ofc +incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Jul 19,2018
# vlog -reportprogress 300 -vlog01compat -work FIR_ofc "+incdir+/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc" /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:47:26 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 14:47:26 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 14:47:26 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC_Mux/ADC_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity ADC_Mux
# -- Compiling architecture SYN of adc_mux
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/unsigner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigner
# -- Compiling architecture rtl of unsigner
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trigger
# -- Compiling architecture rtl of trigger
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/tenCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tenCount
# -- Compiling architecture rtl of tenCount
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signer
# -- Compiling architecture rtl of signer
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/flipSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flipSwitch
# -- Compiling architecture rtl of flipSwitch
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayArray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_types_pkg
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/charReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charReader
# -- Compiling architecture rtl of charReader
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/adcSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sync
# -- Compiling architecture rtl of adc_sync
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 14:47:27 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 14:47:28 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FIR_ofc_0002_rtl_core
# -- Compiling architecture normal of FIR_ofc_0002_rtl_core
# End time: 14:47:28 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/waveformGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity waveformGenerator
# -- Compiling architecture rtl of waveformGenerator
# End time: 14:47:28 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/signalToUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity signalToUART
# -- Compiling architecture rtl of signalToUART
# End time: 14:47:28 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/delayVec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity delayVec
# -- Compiling architecture rtl of delayVec
# End time: 14:47:28 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/acquireSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity acquireSwitch
# -- Compiling architecture rtl of acquireSwitch
# End time: 14:47:28 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 14:47:28 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002_ast
# -- Compiling architecture struct of FIR_ofc_0002_ast
# End time: 14:47:28 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work FIR_ofc {/home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Jul 19,2018
# vcom -reportprogress 300 -93 -work FIR_ofc /home/srdejong/Cyclone-V-ADC-UART/FIR/FIR_ofc/FIR_ofc_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity FIR_ofc_0002
# -- Compiling architecture syn of FIR_ofc_0002
# End time: 14:47:28 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/UART_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity UART_handler
# -- Compiling architecture rtl of UART_handler
# -- Loading entity UART_pll
# -- Loading entity charReader
# -- Loading entity flipSwitch
# -- Loading entity acquireSwitch
# -- Loading entity signalToUART
# End time: 14:47:28 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/DSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity DSP
# -- Compiling architecture rtl of DSP
# -- Loading entity signer
# -- Loading entity FIR_ofc
# -- Loading entity unsigner
# -- Loading entity waveformGenerator
# End time: 14:47:28 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:29 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/src/ADC_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC_handler
# -- Compiling architecture rtl of ADC_handler
# -- Loading package LPM_COMPONENTS
# -- Loading entity ADC_Mux
# -- Loading entity delayVec
# -- Loading entity trigger
# -- Loading entity waveformGenerator
# -- Loading entity DSP
# End time: 14:47:29 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:29 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/ADC2UART_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_types_pkg
# -- Compiling entity ADC2UART_top
# -- Compiling architecture rtl of ADC2UART_top
# -- Loading package altera_lnsim_components
# -- Loading entity lpm_pll
# -- Loading entity adc_sync
# -- Loading entity ADC_handler
# -- Loading entity UART_handler
# -- Loading entity tenCount
# End time: 14:47:29 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:29 on Jul 19,2018
# vcom -reportprogress 300 -93 -work work /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC2UART_tb
# -- Loading package my_types_pkg
# -- Compiling architecture tb of ADC2UART_tb
# -- Loading entity ADC2UART_top
# End time: 14:47:29 on Jul 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs="+acc"  adc2uart_tb
# End time: 14:47:29 on Jul 19,2018, Elapsed time: 0:01:41
# Errors: 0, Warnings: 40
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L UART_pll -L FIR_ofc -voptargs=""+acc"" adc2uart_tb 
# Start time: 14:47:29 on Jul 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_types_pkg
# Loading work.adc2uart_tb(tb)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.adc2uart_top(rtl)
# Loading lpm_pll.lpm_pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.adc_sync(rtl)
# Loading lpm.lpm_components
# Loading work.adc_handler(rtl)
# Loading work.adc_mux(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_mux(lpm_syn)
# Loading work.delayvec(rtl)
# Loading work.trigger(rtl)
# Loading work.waveformgenerator(rtl)
# Loading work.dsp(rtl)
# Loading work.signer(rtl)
# Loading FIR_ofc.fir_ofc(rtl)
# Loading FIR_ofc.auk_dspip_math_pkg_hpfir(body)
# Loading FIR_ofc.auk_dspip_lib_pkg_hpfir
# Loading FIR_ofc.fir_ofc_0002(syn)
# Loading FIR_ofc.fir_ofc_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading FIR_ofc.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading FIR_ofc.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading FIR_ofc.altera_avalon_sc_fifo
# Loading FIR_ofc.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading FIR_ofc.dspba_library_package
# Loading FIR_ofc.fir_ofc_0002_rtl_core(normal)
# Loading FIR_ofc.dspba_delay(delay)
# Loading FIR_ofc.auk_dspip_roundsat_hpfir(beh)
# Loading work.unsigner(rtl)
# Loading work.uart_handler(rtl)
# Loading UART_pll.uart_pll(rtl)
# Loading UART_pll.UART_pll_0002
# Loading work.charreader(rtl)
# Loading work.flipswitch(rtl)
# Loading work.acquireswitch(rtl)
# Loading work.signaltouart(rtl)
# Loading work.tencount(rtl)
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# do /home/srdejong/Cyclone-V-ADC-UART/testbench/ADC2UART_tb.tcl
# transcript off
# false
# .main_pane.wave.interior.cs.body.pw.wf.tree.tree1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 1 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500000.000000
# Info: output_clock_low_period = 500000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# 0 ps
# 26250 ns
# Testbench for ADC2UART
# 
# run FIRsim to simulate the OFC FIR filter
# 
# run UARTsim CHAR DURATION to run the UART simulation
#       CHAR is a character to send. Characters that should elicit a response:
#       w - generate a waveform
#       i - generate a waveform containing FIR data
#       t - toggle the trigger source
#       s - toggle the trigger slope
#       d - toggle the delay
#    DURATION is the duration of the run
#       waveform takes 32000us to fully send
# 
# run sendChar CHAR to send a character on the UART_RX.
# 
# run TRIGsim to simulate triggering
# 
# run signalOff to set the ADC signals to baseline
# run signalOn  to restore the ADC signals
# 
UARTsim s 
# ** Warning: (vsim-3017) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Too few port connections. Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/UART_handle/slowPll/uart_pll_inst/altera_pll_i File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/srdejong/Cyclone-V-ADC-UART/UART_pll/UART_pll/UART_pll_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.adc_pll_inst.lpm_pll_altera_pll_altera_pll_i_2016.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = adc2uart_tb.testbench.UART_handle.slowPll.uart_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 1 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 500000.000000
# Info: output_clock_low_period = 500000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSourceMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/triggerSlopeMux/LPM_MUX_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc2uart_tb/testbench/ADC_handle/delayMux/LPM_MUX_component
# s
# 73
# 01110011
# {0 ps} {262500 ns}
# End time: 14:48:22 on Jul 19,2018, Elapsed time: 0:00:53
# Errors: 0, Warnings: 68
