// Seed: 2772150934
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    input  tri0 id_2,
    input  tri  id_3,
    input  wor  id_4,
    output tri1 id_5,
    output tri0 id_6,
    output tri  id_7
);
  assign id_5 = 1 ? id_1 : id_4;
  assign id_6 = id_2;
  assign module_1.type_4 = 0;
  assign id_5 = 1;
endmodule
module module_1 (
    output wor   id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  tri   id_4,
    output wor   id_5,
    input  uwire id_6
);
  id_8(
      .id_0(id_4),
      .id_1((1)),
      .id_2(id_0 & 1'b0),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1'b0),
      .id_7(1),
      .id_8(1 ? 1 : 1'b0 ? 1 : id_5 ? 1 == id_2 : id_1),
      .id_9(id_3),
      .id_10(1)
  );
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4,
      id_1,
      id_6,
      id_5,
      id_5,
      id_5
  );
endmodule
