{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 17:17:36 2017 " "Info: Processing started: Thu Apr 06 17:17:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 10 -1 0 } } { "d:/software/quartus9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register remainder\[7\]~reg0 register remainder\[6\]~reg0 75.19 MHz 13.3 ns Internal " "Info: Clock \"clock\" has Internal fmax of 75.19 MHz between source register \"remainder\[7\]~reg0\" and destination register \"remainder\[6\]~reg0\" (period= 13.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.500 ns + Longest register register " "Info: + Longest register to register delay is 11.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns remainder\[7\]~reg0 1 REG LC1_F46 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F46; Fanout = 9; REG Node = 'remainder\[7\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { remainder[7]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.000 ns) 3.100 ns load_rem~2 2 COMB LC3_F45 1 " "Info: 2: + IC(1.100 ns) + CELL(2.000 ns) = 3.100 ns; Loc. = LC3_F45; Fanout = 1; COMB Node = 'load_rem~2'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { remainder[7]~reg0 load_rem~2 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 5.000 ns carries\[0\]~12 3 COMB LC1_F45 2 " "Info: 3: + IC(0.200 ns) + CELL(1.700 ns) = 5.000 ns; Loc. = LC1_F45; Fanout = 2; COMB Node = 'carries\[0\]~12'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { load_rem~2 carries[0]~12 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.900 ns) 7.900 ns carries\[1\]~13 4 COMB LC4_F46 2 " "Info: 4: + IC(1.000 ns) + CELL(1.900 ns) = 7.900 ns; Loc. = LC4_F46; Fanout = 2; COMB Node = 'carries\[1\]~13'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { carries[0]~12 carries[1]~13 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 10.300 ns remainder~74 5 COMB LC7_F46 1 " "Info: 5: + IC(0.200 ns) + CELL(2.200 ns) = 10.300 ns; Loc. = LC7_F46; Fanout = 1; COMB Node = 'remainder~74'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { carries[1]~13 remainder~74 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 11.500 ns remainder\[6\]~reg0 6 REG LC5_F46 6 " "Info: 6: + IC(0.200 ns) + CELL(1.000 ns) = 11.500 ns; Loc. = LC5_F46; Fanout = 6; REG Node = 'remainder\[6\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { remainder~74 remainder[6]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.800 ns ( 76.52 % ) " "Info: Total cell delay = 8.800 ns ( 76.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 23.48 % ) " "Info: Total interconnect delay = 2.700 ns ( 23.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { remainder[7]~reg0 load_rem~2 carries[0]~12 carries[1]~13 remainder~74 remainder[6]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { remainder[7]~reg0 {} load_rem~2 {} carries[0]~12 {} carries[1]~13 {} remainder~74 {} remainder[6]~reg0 {} } { 0.000ns 1.100ns 0.200ns 1.000ns 0.200ns 0.200ns } { 0.000ns 2.000ns 1.700ns 1.900ns 2.200ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock 1 CLK PIN_79 18 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 18; CLK Node = 'clock'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns remainder\[6\]~reg0 2 REG LC5_F46 6 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC5_F46; Fanout = 6; REG Node = 'remainder\[6\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clock remainder[6]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[6]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[6]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 1.900 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock 1 CLK PIN_79 18 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 18; CLK Node = 'clock'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns remainder\[7\]~reg0 2 REG LC1_F46 9 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_F46; Fanout = 9; REG Node = 'remainder\[7\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clock remainder[7]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[7]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[7]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[6]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[6]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[7]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[7]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { remainder[7]~reg0 load_rem~2 carries[0]~12 carries[1]~13 remainder~74 remainder[6]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { remainder[7]~reg0 {} load_rem~2 {} carries[0]~12 {} carries[1]~13 {} remainder~74 {} remainder[6]~reg0 {} } { 0.000ns 1.100ns 0.200ns 1.000ns 0.200ns 0.200ns } { 0.000ns 2.000ns 1.700ns 1.900ns 2.200ns 1.000ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[6]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[6]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[7]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[7]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "remainder\[3\]~reg0 dividend\[2\] clock 7.600 ns register " "Info: tsu for register \"remainder\[3\]~reg0\" (data pin = \"dividend\[2\]\", clock pin = \"clock\") is 7.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns + Longest pin register " "Info: + Longest pin to register delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns dividend\[2\] 1 PIN PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_69; Fanout = 1; PIN Node = 'dividend\[2\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dividend[2] } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(1.300 ns) 8.800 ns remainder\[3\]~reg0 2 REG LC1_F44 4 " "Info: 2: + IC(4.400 ns) + CELL(1.300 ns) = 8.800 ns; Loc. = LC1_F44; Fanout = 4; REG Node = 'remainder\[3\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { dividend[2] remainder[3]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.400 ns ( 50.00 % ) " "Info: Total cell delay = 4.400 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 50.00 % ) " "Info: Total interconnect delay = 4.400 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { dividend[2] remainder[3]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { dividend[2] {} dividend[2]~out {} remainder[3]~reg0 {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.100ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock 1 CLK PIN_79 18 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 18; CLK Node = 'clock'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns remainder\[3\]~reg0 2 REG LC1_F44 4 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_F44; Fanout = 4; REG Node = 'remainder\[3\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clock remainder[3]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[3]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[3]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { dividend[2] remainder[3]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { dividend[2] {} dividend[2]~out {} remainder[3]~reg0 {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.100ns 1.300ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[3]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[3]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock quotient\[2\] remainder\[2\]~reg0 19.800 ns register " "Info: tco from clock \"clock\" to destination pin \"quotient\[2\]\" through register \"remainder\[2\]~reg0\" is 19.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 1.900 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock 1 CLK PIN_79 18 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 18; CLK Node = 'clock'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns remainder\[2\]~reg0 2 REG LC5_F49 4 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC5_F49; Fanout = 4; REG Node = 'remainder\[2\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clock remainder[2]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[2]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[2]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.800 ns + Longest register pin " "Info: + Longest register to pin delay is 16.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns remainder\[2\]~reg0 1 REG LC5_F49 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_F49; Fanout = 4; REG Node = 'remainder\[2\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { remainder[2]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.700 ns) 5.700 ns quotient~6 2 COMB LC4_B37 1 " "Info: 2: + IC(4.000 ns) + CELL(1.700 ns) = 5.700 ns; Loc. = LC4_B37; Fanout = 1; COMB Node = 'quotient~6'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { remainder[2]~reg0 quotient~6 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(8.600 ns) 16.800 ns quotient\[2\] 3 PIN PIN_9 0 " "Info: 3: + IC(2.500 ns) + CELL(8.600 ns) = 16.800 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'quotient\[2\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { quotient~6 quotient[2] } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 61.31 % ) " "Info: Total cell delay = 10.300 ns ( 61.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.500 ns ( 38.69 % ) " "Info: Total interconnect delay = 6.500 ns ( 38.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { remainder[2]~reg0 quotient~6 quotient[2] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "16.800 ns" { remainder[2]~reg0 {} quotient~6 {} quotient[2] {} } { 0.000ns 4.000ns 2.500ns } { 0.000ns 1.700ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[2]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[2]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { remainder[2]~reg0 quotient~6 quotient[2] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "16.800 ns" { remainder[2]~reg0 {} quotient~6 {} quotient[2] {} } { 0.000ns 4.000ns 2.500ns } { 0.000ns 1.700ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "remainder\[4\]~reg0 dividend\[3\] clock -5.200 ns register " "Info: th for register \"remainder\[4\]~reg0\" (data pin = \"dividend\[3\]\", clock pin = \"clock\") is -5.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.900 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock 1 CLK PIN_79 18 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 18; CLK Node = 'clock'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns remainder\[4\]~reg0 2 REG LC5_F44 5 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC5_F44; Fanout = 5; REG Node = 'remainder\[4\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clock remainder[4]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[4]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[4]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns dividend\[3\] 1 PIN PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'dividend\[3\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dividend[3] } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.200 ns) 8.000 ns remainder\[4\]~reg0 2 REG LC5_F44 5 " "Info: 2: + IC(3.700 ns) + CELL(1.200 ns) = 8.000 ns; Loc. = LC5_F44; Fanout = 5; REG Node = 'remainder\[4\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { dividend[3] remainder[4]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 53.75 % ) " "Info: Total cell delay = 4.300 ns ( 53.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 46.25 % ) " "Info: Total interconnect delay = 3.700 ns ( 46.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { dividend[3] remainder[4]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { dividend[3] {} dividend[3]~out {} remainder[4]~reg0 {} } { 0.000ns 0.000ns 3.700ns } { 0.000ns 3.100ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[4]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[4]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { dividend[3] remainder[4]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { dividend[3] {} dividend[3]~out {} remainder[4]~reg0 {} } { 0.000ns 0.000ns 3.700ns } { 0.000ns 3.100ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clock remainder\[8\] remainder\[8\]~reg0 12.400 ns register " "Info: Minimum tco from clock \"clock\" to destination pin \"remainder\[8\]\" through register \"remainder\[8\]~reg0\" is 12.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 1.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock 1 CLK PIN_79 18 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 18; CLK Node = 'clock'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns remainder\[8\]~reg0 2 REG LC6_F38 3 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC6_F38; Fanout = 3; REG Node = 'remainder\[8\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clock remainder[8]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[8]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[8]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.400 ns + Shortest register pin " "Info: + Shortest register to pin delay is 9.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns remainder\[8\]~reg0 1 REG LC6_F38 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_F38; Fanout = 3; REG Node = 'remainder\[8\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { remainder[8]~reg0 } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(8.600 ns) 9.400 ns remainder\[8\] 2 PIN PIN_27 0 " "Info: 2: + IC(0.800 ns) + CELL(8.600 ns) = 9.400 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'remainder\[8\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { remainder[8]~reg0 remainder[8] } "NODE_NAME" } } { "divider.vhd" "" { Text "G:/实验例程/1.7 运算器部件实验：除法器/divider.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 91.49 % ) " "Info: Total cell delay = 8.600 ns ( 91.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 8.51 % ) " "Info: Total interconnect delay = 0.800 ns ( 8.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { remainder[8]~reg0 remainder[8] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { remainder[8]~reg0 {} remainder[8] {} } { 0.000ns 0.800ns } { 0.000ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clock remainder[8]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clock {} clock~out {} remainder[8]~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { remainder[8]~reg0 remainder[8] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { remainder[8]~reg0 {} remainder[8] {} } { 0.000ns 0.800ns } { 0.000ns 8.600ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 17:17:37 2017 " "Info: Processing ended: Thu Apr 06 17:17:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
