# CRC32Checker_Low_Latency
This project is a low latency CRC32 checker designed to meet timing closure on a Basys3 FPGA at 200MHz. The source code is written in Verilog and the Simulation is written in SystemVerilog
