{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670700540275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670700540290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 02:29:00 2022 " "Processing started: Sun Dec 11 02:29:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670700540290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670700540290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670700540290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670700541280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670700541281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TOP-ARCH_1 " "Found design unit 1: UART_TOP-ARCH_1" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670700561200 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TOP " "Found entity 1: UART_TOP" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670700561200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670700561200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX-ARCH_1 " "Found design unit 1: TX-ARCH_1" {  } { { "TX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/TX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670700561203 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "TX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670700561203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670700561203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-ARCH_1 " "Found design unit 1: RX-ARCH_1" {  } { { "RX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/RX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670700561205 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670700561205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670700561205 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MEM_UART.vhd " "Can't analyze file -- file MEM_UART.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670700561212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_TOP " "Elaborating entity \"UART_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670700561305 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_sig_TX_BUSY UART_TOP.vhd(63) " "VHDL Signal Declaration warning at UART_TOP.vhd(63): used implicit default value for signal \"o_sig_TX_BUSY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670700561359 "|UART_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_DATA_OUT UART_TOP.vhd(65) " "VHDL Signal Declaration warning at UART_TOP.vhd(65): used implicit default value for signal \"o_DATA_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670700561359 "|UART_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_TX_BUSY UART_TOP.vhd(76) " "Verilog HDL or VHDL warning at UART_TOP.vhd(76): object \"s_TX_BUSY\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670700561359 "|UART_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:u_TX " "Elaborating entity \"TX\" for hierarchy \"TX:u_TX\"" {  } { { "UART_TOP.vhd" "u_TX" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670700561362 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_TX_LINE TX.vhd(13) " "Using initial value X (don't care) for net \"o_TX_LINE\" at TX.vhd(13)" {  } { { "TX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/TX.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670700561373 "|UART_TOP|TX:u_TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:u_RX " "Elaborating entity \"RX\" for hierarchy \"RX:u_RX\"" {  } { { "UART_TOP.vhd" "u_RX" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670700561406 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_UART RX.vhd(138) " "VHDL Process Statement warning at RX.vhd(138): signal \"MEM_UART\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/RX.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670700561409 "|UART_TOP|RX:u_RX"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_UART.data_a 0 RX.vhd(28) " "Net \"MEM_UART.data_a\" at RX.vhd(28) has no driver or initial value, using a default initial value '0'" {  } { { "RX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/RX.vhd" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670700561410 "|UART_TOP|RX:u_RX"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_UART.waddr_a 0 RX.vhd(28) " "Net \"MEM_UART.waddr_a\" at RX.vhd(28) has no driver or initial value, using a default initial value '0'" {  } { { "RX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/RX.vhd" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670700561410 "|UART_TOP|RX:u_RX"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_UART.we_a 0 RX.vhd(28) " "Net \"MEM_UART.we_a\" at RX.vhd(28) has no driver or initial value, using a default initial value '0'" {  } { { "RX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/RX.vhd" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670700561410 "|UART_TOP|RX:u_RX"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_TX GND " "Pin \"o_TX\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sig_CRRP_DATA GND " "Pin \"o_sig_CRRP_DATA\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_sig_CRRP_DATA"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sig_RX_BUSY VCC " "Pin \"o_sig_RX_BUSY\" is stuck at VCC" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_sig_RX_BUSY"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sig_TX_BUSY GND " "Pin \"o_sig_TX_BUSY\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_sig_TX_BUSY"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[0\] GND " "Pin \"o_DATA_OUT\[0\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[1\] GND " "Pin \"o_DATA_OUT\[1\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[2\] GND " "Pin \"o_DATA_OUT\[2\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[3\] GND " "Pin \"o_DATA_OUT\[3\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[4\] GND " "Pin \"o_DATA_OUT\[4\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[5\] GND " "Pin \"o_DATA_OUT\[5\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[6\] GND " "Pin \"o_DATA_OUT\[6\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[7\] GND " "Pin \"o_DATA_OUT\[7\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT_BUFFER\[0\] GND " "Pin \"o_DATA_OUT_BUFFER\[0\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT_BUFFER[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT_BUFFER\[1\] GND " "Pin \"o_DATA_OUT_BUFFER\[1\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT_BUFFER[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT_BUFFER\[2\] GND " "Pin \"o_DATA_OUT_BUFFER\[2\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT_BUFFER[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT_BUFFER\[3\] GND " "Pin \"o_DATA_OUT_BUFFER\[3\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT_BUFFER[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT_BUFFER\[4\] GND " "Pin \"o_DATA_OUT_BUFFER\[4\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT_BUFFER[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT_BUFFER\[5\] GND " "Pin \"o_DATA_OUT_BUFFER\[5\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT_BUFFER[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT_BUFFER\[6\] GND " "Pin \"o_DATA_OUT_BUFFER\[6\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT_BUFFER[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT_BUFFER\[7\] GND " "Pin \"o_DATA_OUT_BUFFER\[7\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670700562209 "|UART_TOP|o_DATA_OUT_BUFFER[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670700562209 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670700562247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670700562646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670700562646 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLOCK " "No output dependent on input pin \"i_CLOCK\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[0\] " "No output dependent on input pin \"i_DATA\[0\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[1\] " "No output dependent on input pin \"i_DATA\[1\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[2\] " "No output dependent on input pin \"i_DATA\[2\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[3\] " "No output dependent on input pin \"i_DATA\[3\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[4\] " "No output dependent on input pin \"i_DATA\[4\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[5\] " "No output dependent on input pin \"i_DATA\[5\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[6\] " "No output dependent on input pin \"i_DATA\[6\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[7\] " "No output dependent on input pin \"i_DATA\[7\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SEND " "No output dependent on input pin \"i_SEND\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_SEND"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RX " "No output dependent on input pin \"i_RX\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_log_ADDR\[0\] " "No output dependent on input pin \"i_log_ADDR\[0\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_log_ADDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_log_ADDR\[1\] " "No output dependent on input pin \"i_log_ADDR\[1\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_log_ADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_log_ADDR\[2\] " "No output dependent on input pin \"i_log_ADDR\[2\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_log_ADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_log_ADDR\[3\] " "No output dependent on input pin \"i_log_ADDR\[3\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_log_ADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_log_ADDR\[4\] " "No output dependent on input pin \"i_log_ADDR\[4\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_log_ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_log_ADDR\[5\] " "No output dependent on input pin \"i_log_ADDR\[5\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_log_ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_log_ADDR\[6\] " "No output dependent on input pin \"i_log_ADDR\[6\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_log_ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_log_ADDR\[7\] " "No output dependent on input pin \"i_log_ADDR\[7\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670700562750 "|UART_TOP|i_log_ADDR[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670700562750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670700562753 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670700562753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670700562753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670700562780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 02:29:22 2022 " "Processing ended: Sun Dec 11 02:29:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670700562780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670700562780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670700562780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670700562780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670700565271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670700565282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 02:29:24 2022 " "Processing started: Sun Dec 11 02:29:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670700565282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670700565282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670700565283 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670700565554 ""}
{ "Info" "0" "" "Project  = UART" {  } {  } 0 0 "Project  = UART" 0 0 "Fitter" 0 0 1670700565555 ""}
{ "Info" "0" "" "Revision = UART" {  } {  } 0 0 "Revision = UART" 0 0 "Fitter" 0 0 1670700565555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670700565743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670700565744 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670700565758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670700565846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670700565846 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670700566425 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670700566456 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670700566809 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670700566809 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670700566836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670700566836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670700566836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670700566836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670700566836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670700566836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670700566836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670700566836 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670700566836 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670700566839 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670700566839 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670700566839 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670700566839 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670700566843 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 39 " "No exact pin location assignment(s) for 17 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670700567396 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670700567984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670700567986 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1670700567986 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1670700567987 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670700567988 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1670700567988 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670700567988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670700568001 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670700568002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670700568002 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670700568003 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670700568004 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670700568004 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670700568004 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670700568004 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670700568004 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670700568004 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670700568004 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1670700568014 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1670700568014 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 8 1 0 " "Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 8 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1670700568014 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1670700568014 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670700568014 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670700568017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670700568017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670700568017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670700568017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 46 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670700568017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670700568017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670700568017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 19 33 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670700568017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670700568017 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1670700568017 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670700568017 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670700568119 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670700568140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670700571804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670700571931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670700571984 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670700572823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670700572823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670700580906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y44 X44_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54" {  } { { "loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54"} { { 12 { 0 ""} 33 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670700583905 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670700583905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670700584106 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1670700584106 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670700584106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670700584110 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670700584567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670700584587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670700585176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670700585177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670700586042 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670700587195 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 MAX 10 " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_CLOCK 3.3-V LVTTL P11 " "Pin i_CLOCK uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_CLOCK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_CLOCK" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA\[0\] 3.3-V LVTTL W1 " "Pin i_DATA\[0\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_DATA[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA\[0\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA\[1\] 3.3-V LVTTL F20 " "Pin i_DATA\[1\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_DATA[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA\[1\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA\[2\] 3.3-V LVTTL P9 " "Pin i_DATA\[2\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_DATA[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA\[2\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA\[3\] 3.3-V LVTTL F21 " "Pin i_DATA\[3\] uses I/O standard 3.3-V LVTTL at F21" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_DATA[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA\[3\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA\[4\] 3.3-V LVTTL C2 " "Pin i_DATA\[4\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_DATA[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA\[4\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA\[5\] 3.3-V LVTTL Y22 " "Pin i_DATA\[5\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_DATA[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA\[5\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA\[6\] 3.3-V LVTTL L18 " "Pin i_DATA\[6\] uses I/O standard 3.3-V LVTTL at L18" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_DATA[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA\[6\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DATA\[7\] 3.3-V LVTTL M22 " "Pin i_DATA\[7\] uses I/O standard 3.3-V LVTTL at M22" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_DATA[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DATA\[7\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SEND 3.3 V Schmitt Trigger B8 " "Pin i_SEND uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_SEND } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SEND" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_RX 3.3-V LVTTL Y19 " "Pin i_RX uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_RX } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_RX" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_log_ADDR\[0\] 3.3-V LVTTL C10 " "Pin i_log_ADDR\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_log_ADDR[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_log_ADDR\[0\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_log_ADDR\[1\] 3.3-V LVTTL C11 " "Pin i_log_ADDR\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_log_ADDR[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_log_ADDR\[1\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_log_ADDR\[2\] 3.3-V LVTTL D12 " "Pin i_log_ADDR\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_log_ADDR[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_log_ADDR\[2\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_log_ADDR\[3\] 3.3-V LVTTL C12 " "Pin i_log_ADDR\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_log_ADDR[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_log_ADDR\[3\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_log_ADDR\[4\] 3.3-V LVTTL A12 " "Pin i_log_ADDR\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_log_ADDR[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_log_ADDR\[4\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_log_ADDR\[5\] 3.3-V LVTTL B12 " "Pin i_log_ADDR\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_log_ADDR[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_log_ADDR\[5\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_log_ADDR\[6\] 3.3-V LVTTL A13 " "Pin i_log_ADDR\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_log_ADDR[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_log_ADDR\[6\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_log_ADDR\[7\] 3.3-V LVTTL A14 " "Pin i_log_ADDR\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i_log_ADDR[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_log_ADDR\[7\]" } } } } { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1670700587661 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1670700587661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/output_files/UART.fit.smsg " "Generated suppressed messages file E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/output_files/UART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670700587812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5637 " "Peak virtual memory: 5637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670700588491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 02:29:48 2022 " "Processing ended: Sun Dec 11 02:29:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670700588491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670700588491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670700588491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670700588491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670700590978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670700590996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 02:29:50 2022 " "Processing started: Sun Dec 11 02:29:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670700590996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670700590996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670700590996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670700591663 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670700595048 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670700595266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670700596911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 02:29:56 2022 " "Processing ended: Sun Dec 11 02:29:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670700596911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670700596911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670700596911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670700596911 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670700597664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670700599396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670700599411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 02:29:58 2022 " "Processing started: Sun Dec 11 02:29:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670700599411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670700599411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART -c UART " "Command: quartus_sta UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670700599411 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670700599666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670700600187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670700600187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670700600278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670700600278 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670700600932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670700600933 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670700600933 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670700600934 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670700600934 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670700600934 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670700600935 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1670700600948 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670700600951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700600955 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1670700600959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700600963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700600969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700600973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700600979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700600983 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670700600999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670700601039 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670700606081 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670700606227 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670700606227 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670700606227 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670700606228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700606240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700606276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700606324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700606376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700606401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700606405 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670700606409 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670700606793 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670700606793 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1670700606793 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1670700606793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700606796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700606802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700606805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700606829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670700606833 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670700608800 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670700608800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670700608908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 02:30:08 2022 " "Processing ended: Sun Dec 11 02:30:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670700608908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670700608908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670700608908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670700608908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1670700611048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670700611064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 02:30:10 2022 " "Processing started: Sun Dec 11 02:30:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670700611064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670700611064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670700611064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1670700612032 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART.vho E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/simulation/modelsim/ simulation " "Generated file UART.vho in folder \"E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670700612152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670700612216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 02:30:12 2022 " "Processing ended: Sun Dec 11 02:30:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670700612216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670700612216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670700612216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670700612216 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus Prime Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670700613030 ""}
