{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667669899694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667669899695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  5 11:38:19 2022 " "Processing started: Sat Nov  5 11:38:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667669899695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669899695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669899695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667669900080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667669900080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "E:/DisenoDigital/Proyecto/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_ROM " "Found entity 1: Memoria_ROM" {  } { { "Memoria_ROM.v" "" { Text "E:/DisenoDigital/Proyecto/Memoria_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "E:/DisenoDigital/Proyecto/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file testrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRom " "Found entity 1: TestRom" {  } { { "TestRom.sv" "" { Text "E:/DisenoDigital/Proyecto/TestRom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romcompleta.sv 1 1 " "Found 1 design units, including 1 entities, in source file romcompleta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RomCompleta " "Found entity 1: RomCompleta" {  } { { "RomCompleta.sv" "" { Text "E:/DisenoDigital/Proyecto/RomCompleta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_int.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_Int " "Found entity 1: Memoria_Int" {  } { { "Memoria_Int.v" "" { Text "E:/DisenoDigital/Proyecto/Memoria_Int.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "E:/DisenoDigital/Proyecto/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file testregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Testregfile " "Found entity 1: Testregfile" {  } { { "Testregfile.sv" "" { Text "E:/DisenoDigital/Proyecto/Testregfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "E:/DisenoDigital/Proyecto/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907064 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(25) " "Verilog HDL warning at decoder.sv(25): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "E:/DisenoDigital/Proyecto/decoder.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667669907065 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(37) " "Verilog HDL warning at decoder.sv(37): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "E:/DisenoDigital/Proyecto/decoder.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667669907065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "E:/DisenoDigital/Proyecto/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "E:/DisenoDigital/Proyecto/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "E:/DisenoDigital/Proyecto/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "E:/DisenoDigital/Proyecto/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file testcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestController " "Found entity 1: TestController" {  } { { "TestController.sv" "" { Text "E:/DisenoDigital/Proyecto/TestController.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667669907069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc TestController.sv(14) " "Verilog HDL Implicit Net warning at TestController.sv(14): created implicit net for \"PCSrc\"" {  } { { "TestController.sv" "" { Text "E:/DisenoDigital/Proyecto/TestController.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667669907069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667669907108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"decoder:dec\"" {  } { { "controller.sv" "dec" { Text "E:/DisenoDigital/Proyecto/controller.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667669907109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "E:/DisenoDigital/Proyecto/controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667669907110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "E:/DisenoDigital/Proyecto/condlogic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667669907111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "E:/DisenoDigital/Proyecto/condlogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667669907112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667669907497 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/DisenoDigital/Proyecto/output_files/Proyecto.map.smsg " "Generated suppressed messages file E:/DisenoDigital/Proyecto/output_files/Proyecto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667669907723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667669907723 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[16\] " "No output dependent on input pin \"Instr\[16\]\"" {  } { { "controller.sv" "" { Text "E:/DisenoDigital/Proyecto/controller.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667669907742 "|controller|Instr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[17\] " "No output dependent on input pin \"Instr\[17\]\"" {  } { { "controller.sv" "" { Text "E:/DisenoDigital/Proyecto/controller.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667669907742 "|controller|Instr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[18\] " "No output dependent on input pin \"Instr\[18\]\"" {  } { { "controller.sv" "" { Text "E:/DisenoDigital/Proyecto/controller.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667669907742 "|controller|Instr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[19\] " "No output dependent on input pin \"Instr\[19\]\"" {  } { { "controller.sv" "" { Text "E:/DisenoDigital/Proyecto/controller.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667669907742 "|controller|Instr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[21\] " "No output dependent on input pin \"Instr\[21\]\"" {  } { { "controller.sv" "" { Text "E:/DisenoDigital/Proyecto/controller.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667669907742 "|controller|Instr[21]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667669907742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667669907743 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667669907743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667669907743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667669907743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667669907751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  5 11:38:27 2022 " "Processing ended: Sat Nov  5 11:38:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667669907751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667669907751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667669907751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667669907751 ""}
