/**
 *
 * @file DMA_RegisterDefines_CHMAP.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 28 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 28 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CH_MAP_H_
#define XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CH_MAP_H_

#include <xDriver_MCU/Common/xHeader/MCU_Variables.h>

/**************************************************************************************
************************************* 23 CHMAP0 *************************************
****************************************************************************************/

/*--------*/
#define DMA_CH_MAP0_R_MAP0_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP0_R_MAP0_BIT    ((uint32_t) 0UL)
#define DMA_CH_MAP0_R_MAP0_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_R_MAP0_UART2_RX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP0_R_MAP0_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP0_R_MAP0_GPTM4A    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP0_R_MAP0_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP0_R_MAP0_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP0_R_MAP0_I2C0_RX    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP0_R_MAP0_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP0_R_MAP0_RESERVED8    ((uint32_t) 0x00000008UL)

#define DMA_CH_MAP0_MAP0_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP0_MAP0_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_MAP0_UART2_RX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP0_MAP0_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP0_MAP0_GPTM4A    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP0_MAP0_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP0_MAP0_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP0_MAP0_I2C0_RX    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP0_MAP0_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP0_MAP0_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP0_R_MAP1_MASK    ((uint32_t) 0x000000F0UL)
#define DMA_CH_MAP0_R_MAP1_BIT    ((uint32_t) 4UL)
#define DMA_CH_MAP0_R_MAP1_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_R_MAP1_UART2_TX    ((uint32_t) 0x00000010UL)
#define DMA_CH_MAP0_R_MAP1_RESERVED2    ((uint32_t) 0x00000020UL)
#define DMA_CH_MAP0_R_MAP1_GPTM4B    ((uint32_t) 0x00000030UL)
#define DMA_CH_MAP0_R_MAP1_RESERVED4    ((uint32_t) 0x00000040UL)
#define DMA_CH_MAP0_R_MAP1_RESERVED5    ((uint32_t) 0x00000050UL)
#define DMA_CH_MAP0_R_MAP1_I2C0_TX    ((uint32_t) 0x00000060UL)
#define DMA_CH_MAP0_R_MAP1_RESERVED7    ((uint32_t) 0x00000070UL)
#define DMA_CH_MAP0_R_MAP1_RESERVED8    ((uint32_t) 0x00000080UL)

#define DMA_CH_MAP0_MAP1_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP0_MAP1_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_MAP1_UART2_TX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP0_MAP1_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP0_MAP1_GPTM4B    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP0_MAP1_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP0_MAP1_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP0_MAP1_I2C0_TX    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP0_MAP1_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP0_MAP1_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP0_R_MAP2_MASK    ((uint32_t) 0x00000F00UL)
#define DMA_CH_MAP0_R_MAP2_BIT    ((uint32_t) 8UL)
#define DMA_CH_MAP0_R_MAP2_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_R_MAP2_GPTM3A    ((uint32_t) 0x0000010UL)
#define DMA_CH_MAP0_R_MAP2_RESERVED2    ((uint32_t) 0x0000020UL)
#define DMA_CH_MAP0_R_MAP2_RESERVED3    ((uint32_t) 0x00000300UL)
#define DMA_CH_MAP0_R_MAP2_RESERVED4    ((uint32_t) 0x00000400UL)
#define DMA_CH_MAP0_R_MAP2_RESERVED5    ((uint32_t) 0x00000500UL)
#define DMA_CH_MAP0_R_MAP2_I2C1_RX    ((uint32_t) 0x00000600UL)
#define DMA_CH_MAP0_R_MAP2_RESERVED7    ((uint32_t) 0x00000700UL)
#define DMA_CH_MAP0_R_MAP2_RESERVED8    ((uint32_t) 0x00000800UL)

#define DMA_CH_MAP0_MAP2_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP0_MAP2_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_MAP2_GPTM3A    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP0_MAP2_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP0_MAP2_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP0_MAP2_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP0_MAP2_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP0_MAP2_I2C1_RX    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP0_MAP2_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP0_MAP2_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP0_R_MAP3_MASK    ((uint32_t) 0x0000F000UL)
#define DMA_CH_MAP0_R_MAP3_BIT    ((uint32_t) 12UL)
#define DMA_CH_MAP0_R_MAP3_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_R_MAP3_GPTM3B    ((uint32_t) 0x00001000UL)
#define DMA_CH_MAP0_R_MAP3_RESERVED2    ((uint32_t) 0x00002000UL)
#define DMA_CH_MAP0_R_MAP3_RESERVED3    ((uint32_t) 0x00003000UL)
#define DMA_CH_MAP0_R_MAP3_RESERVED4    ((uint32_t) 0x00004000UL)
#define DMA_CH_MAP0_R_MAP3_RESERVED5    ((uint32_t) 0x00005000UL)
#define DMA_CH_MAP0_R_MAP3_I2C1_TX    ((uint32_t) 0x00006000UL)
#define DMA_CH_MAP0_R_MAP3_RESERVED7    ((uint32_t) 0x00007000UL)
#define DMA_CH_MAP0_R_MAP3_RESERVED8    ((uint32_t) 0x00008000UL)

#define DMA_CH_MAP0_MAP3_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP0_MAP3_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_MAP3_GPTM3B    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP0_MAP3_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP0_MAP3_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP0_MAP3_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP0_MAP3_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP0_MAP3_I2C1_TX    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP0_MAP3_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP0_MAP3_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP0_R_MAP4_MASK    ((uint32_t) 0x000F0000UL)
#define DMA_CH_MAP0_R_MAP4_BIT    ((uint32_t) 16UL)
#define DMA_CH_MAP0_R_MAP4_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_R_MAP4_GPTM2A    ((uint32_t) 0x00010000UL)
#define DMA_CH_MAP0_R_MAP4_RESERVED2    ((uint32_t) 0x00020000UL)
#define DMA_CH_MAP0_R_MAP4_GPIOA    ((uint32_t) 0x00030000UL)
#define DMA_CH_MAP0_R_MAP4_RESERVED4    ((uint32_t) 0x00040000UL)
#define DMA_CH_MAP0_R_MAP4_SHA_MD5_0_CIN    ((uint32_t) 0x00050000UL)
#define DMA_CH_MAP0_R_MAP4_I2C2_RX    ((uint32_t) 0x00060000UL)
#define DMA_CH_MAP0_R_MAP4_RESERVED7    ((uint32_t) 0x00070000UL)
#define DMA_CH_MAP0_R_MAP4_RESERVED8    ((uint32_t) 0x00080000UL)

#define DMA_CH_MAP0_MAP4_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP0_MAP4_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_MAP4_GPTM2A    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP0_MAP4_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP0_MAP4_GPIOA    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP0_MAP4_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP0_MAP4_SHA_MD5_0_CIN    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP0_MAP4_I2C2_RX    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP0_MAP4_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP0_MAP4_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP0_R_MAP5_MASK    ((uint32_t) 0x00F00000UL)
#define DMA_CH_MAP0_R_MAP5_BIT    ((uint32_t) 20UL)
#define DMA_CH_MAP0_R_MAP5_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_R_MAP5_GPTM2B    ((uint32_t) 0x00100000UL)
#define DMA_CH_MAP0_R_MAP5_RESERVED2    ((uint32_t) 0x00200000UL)
#define DMA_CH_MAP0_R_MAP5_GPIOB    ((uint32_t) 0x00300000UL)
#define DMA_CH_MAP0_R_MAP5_RESERVED4    ((uint32_t) 0x00400000UL)
#define DMA_CH_MAP0_R_MAP5_SHA_MD5_0_DIN    ((uint32_t) 0x00500000UL)
#define DMA_CH_MAP0_R_MAP5_I2C2_TX    ((uint32_t) 0x00600000UL)
#define DMA_CH_MAP0_R_MAP5_RESERVED7    ((uint32_t) 0x00700000UL)
#define DMA_CH_MAP0_R_MAP5_RESERVED8    ((uint32_t) 0x00800000UL

#define DMA_CH_MAP0_MAP5_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP0_MAP5_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_MAP5_GPTM2B    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP0_MAP5_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP0_MAP5_GPIOB    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP0_MAP5_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP0_MAP5_SHA_MD5_0_DIN    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP0_MAP5_I2C2_TX    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP0_MAP5_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP0_MAP5_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP0_R_MAP6_MASK    ((uint32_t) 0x0F000000UL)
#define DMA_CH_MAP0_R_MAP6_BIT    ((uint32_t) 24UL)
#define DMA_CH_MAP0_R_MAP6_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_R_MAP6_GPTM2A    ((uint32_t) 0x01000000UL)
#define DMA_CH_MAP0_R_MAP6_UART5_RX    ((uint32_t) 0x02000000UL)
#define DMA_CH_MAP0_R_MAP6_GPIOC    ((uint32_t) 0x03000000UL)
#define DMA_CH_MAP0_R_MAP6_I2C0_RX    ((uint32_t) 0x04000000UL)
#define DMA_CH_MAP0_R_MAP6_SHA_MD5_0_COUT    ((uint32_t) 0x05000000UL)
#define DMA_CH_MAP0_R_MAP6_RESERVED6    ((uint32_t) 0x06000000UL)
#define DMA_CH_MAP0_R_MAP6_RESERVED7    ((uint32_t) 0x07000000UL)
#define DMA_CH_MAP0_R_MAP6_RESERVED8    ((uint32_t) 0x08000000UL)

#define DMA_CH_MAP0_MAP6_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP0_MAP6_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_MAP6_GPTM2A    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP0_MAP6_UART5_RX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP0_MAP6_GPIOC    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP0_MAP6_I2C0_RX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP0_MAP6_SHA_MD5_0_COUT    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP0_MAP6_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP0_MAP6_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP0_MAP6_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP0_R_MAP7_MASK    ((uint32_t) 0xF0000000UL)
#define DMA_CH_MAP0_R_MAP7_BIT    ((uint32_t) 28UL)
#define DMA_CH_MAP0_R_MAP7_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_R_MAP7_GPTM2B    ((uint32_t) 0x10000000UL)
#define DMA_CH_MAP0_R_MAP7_UART5_TX    ((uint32_t) 0x20000000UL)
#define DMA_CH_MAP0_R_MAP7_GPIOD    ((uint32_t) 0x30000000UL)
#define DMA_CH_MAP0_R_MAP7_I2C0_TX    ((uint32_t) 0x40000000UL)
#define DMA_CH_MAP0_R_MAP7_RESERVED5    ((uint32_t) 0x50000000UL)
#define DMA_CH_MAP0_R_MAP7_RESERVED6    ((uint32_t) 0x60000000UL)
#define DMA_CH_MAP0_R_MAP7_RESERVED7    ((uint32_t) 0x70000000UL)
#define DMA_CH_MAP0_R_MAP7_RESERVED8    ((uint32_t) 0x80000000UL)

#define DMA_CH_MAP0_MAP7_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP0_MAP7_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP0_MAP7_GPTM2B    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP0_MAP7_UART5_TX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP0_MAP7_GPIOD    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP0_MAP7_I2C0_TX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP0_MAP7_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP0_MAP7_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP0_MAP7_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP0_MAP7_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/**************************************************************************************
************************************* 24 CHMAP1 *************************************
****************************************************************************************/

/*--------*/
#define DMA_CH_MAP1_R_MAP8_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP1_R_MAP8_BIT    ((uint32_t) 0UL)
#define DMA_CH_MAP1_R_MAP8_UART0_RX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_R_MAP8_UART1_RX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP1_R_MAP8_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP1_R_MAP8_GPTM5A    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP1_R_MAP8_I2C1_RX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP1_R_MAP8_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP1_R_MAP8_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP1_R_MAP8_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP1_R_MAP8_RESERVED8    ((uint32_t) 0x00000008UL)

#define DMA_CH_MAP1_MAP8_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP1_MAP8_UART0_RX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_MAP8_UART1_RX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP1_MAP8_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP1_MAP8_GPTM5A    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP1_MAP8_I2C1_RX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP1_MAP8_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP1_MAP8_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP1_MAP8_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP1_MAP8_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP1_R_MAP9_MASK    ((uint32_t) 0x000000F0UL)
#define DMA_CH_MAP1_R_MAP9_BIT    ((uint32_t) 4UL)
#define DMA_CH_MAP1_R_MAP9_UART0_TX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_R_MAP9_UART1_TX    ((uint32_t) 0x00000010UL)
#define DMA_CH_MAP1_R_MAP9_RESERVED2    ((uint32_t) 0x00000020UL)
#define DMA_CH_MAP1_R_MAP9_GPTM5B   ((uint32_t) 0x00000030UL)
#define DMA_CH_MAP1_R_MAP9_I2C1_TX    ((uint32_t) 0x00000040UL)
#define DMA_CH_MAP1_R_MAP9_RESERVED5    ((uint32_t) 0x00000050UL)
#define DMA_CH_MAP1_R_MAP9_RESERVED6    ((uint32_t) 0x00000060UL)
#define DMA_CH_MAP1_R_MAP9_RESERVED7    ((uint32_t) 0x00000070UL)
#define DMA_CH_MAP1_R_MAP9_RESERVED8    ((uint32_t) 0x00000080UL)

#define DMA_CH_MAP1_MAP9_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP1_MAP9_UART0_TX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_MAP9_UART1_TX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP1_MAP9_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP1_MAP9_GPTM5B    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP1_MAP9_I2C1_TX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP1_MAP9_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP1_MAP9_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP1_MAP9_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP1_MAP9_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP1_R_MAP10_MASK    ((uint32_t) 0x00000F00UL)
#define DMA_CH_MAP1_R_MAP10_BIT    ((uint32_t) 8UL)
#define DMA_CH_MAP1_R_MAP10_SSI0_RX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_R_MAP10_SSI1_RX    ((uint32_t) 0x0000010UL)
#define DMA_CH_MAP1_R_MAP10_UART6_RX    ((uint32_t) 0x0000020UL)
#define DMA_CH_MAP1_R_MAP10_RESERVED3    ((uint32_t) 0x00000300UL)
#define DMA_CH_MAP1_R_MAP10_I2C2_RX    ((uint32_t) 0x00000400UL)
#define DMA_CH_MAP1_R_MAP10_RESERVED5    ((uint32_t) 0x00000500UL)
#define DMA_CH_MAP1_R_MAP10_RESERVED6    ((uint32_t) 0x00000600UL)
#define DMA_CH_MAP1_R_MAP10_GPTM6A    ((uint32_t) 0x00000700UL)
#define DMA_CH_MAP1_R_MAP10_RESERVED8    ((uint32_t) 0x00000800UL)

#define DMA_CH_MAP1_MAP10_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP1_MAP10_SSI0_RX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_MAP10_SSI1_RX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP1_MAP10_UART6_RX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP1_MAP10_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP1_MAP10_I2C2_RX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP1_MAP10_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP1_MAP10_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP1_MAP10_GPTM6A    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP1_MAP10_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP1_R_MAP11_MASK    ((uint32_t) 0x0000F000UL)
#define DMA_CH_MAP1_R_MAP11_BIT    ((uint32_t) 12UL)
#define DMA_CH_MAP1_R_MAP11_SSI0_TX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_R_MAP11_SSI1_TX    ((uint32_t) 0x00001000UL)
#define DMA_CH_MAP1_R_MAP11_UART6_TX    ((uint32_t) 0x00002000UL)
#define DMA_CH_MAP1_R_MAP11_RESERVED3    ((uint32_t) 0x00003000UL)
#define DMA_CH_MAP1_R_MAP11_I2C2_TX    ((uint32_t) 0x00004000UL)
#define DMA_CH_MAP1_R_MAP11_RESERVED5    ((uint32_t) 0x00005000UL)
#define DMA_CH_MAP1_R_MAP11_RESERVED6    ((uint32_t) 0x00006000UL)
#define DMA_CH_MAP1_R_MAP11_GPTM6B    ((uint32_t) 0x00007000UL)
#define DMA_CH_MAP1_R_MAP11_RESERVED8    ((uint32_t) 0x00008000UL)

#define DMA_CH_MAP1_MAP11_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP1_MAP11_SSI0_TX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_MAP11_SSI1_TX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP1_MAP11_UART6_TX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP1_MAP11_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP1_MAP11_I2C2_TX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP1_MAP11_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP1_MAP11_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP1_MAP11_GPTM6B    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP1_MAP11_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP1_R_MAP12_MASK    ((uint32_t) 0x000F0000UL)
#define DMA_CH_MAP1_R_MAP12_BIT    ((uint32_t) 16UL)
#define DMA_CH_MAP1_R_MAP12_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_R_MAP12_UART2_RX    ((uint32_t) 0x00010000UL)
#define DMA_CH_MAP1_R_MAP12_SSI2_RX    ((uint32_t) 0x00020000UL)
#define DMA_CH_MAP1_R_MAP12_RESERVED3    ((uint32_t) 0x00030000UL)
#define DMA_CH_MAP1_R_MAP12_GPIOK    ((uint32_t) 0x00040000UL)
#define DMA_CH_MAP1_R_MAP12_AES0_CIN    ((uint32_t) 0x00050000UL)
#define DMA_CH_MAP1_R_MAP12_RESERVED6    ((uint32_t) 0x00060000UL)
#define DMA_CH_MAP1_R_MAP12_GPTM7A    ((uint32_t) 0x00070000UL)
#define DMA_CH_MAP1_R_MAP12_RESERVED8    ((uint32_t) 0x00080000UL)

#define DMA_CH_MAP1_MAP12_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP1_MAP12_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_MAP12_UART2_RX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP1_MAP12_SSI2_RX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP1_MAP12_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP1_MAP12_GPIOK    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP1_MAP12_AES0_CIN    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP1_MAP12_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP1_MAP12_GPTM7A    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP1_MAP12_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP1_R_MAP13_MASK    ((uint32_t) 0x00F00000UL)
#define DMA_CH_MAP1_R_MAP13_BIT    ((uint32_t) 20UL)
#define DMA_CH_MAP1_R_MAP13_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_R_MAP13_UART2_TX    ((uint32_t) 0x00100000UL)
#define DMA_CH_MAP1_R_MAP13_SSI2_TX    ((uint32_t) 0x00200000UL)
#define DMA_CH_MAP1_R_MAP13_RESERVED3   ((uint32_t) 0x00300000UL)
#define DMA_CH_MAP1_R_MAP13_GPIOL    ((uint32_t) 0x00400000UL)
#define DMA_CH_MAP1_R_MAP13_AES0_COUT    ((uint32_t) 0x00500000UL)
#define DMA_CH_MAP1_R_MAP13_RESERVED6    ((uint32_t) 0x00600000UL)
#define DMA_CH_MAP1_R_MAP13_GPTM7B    ((uint32_t) 0x00700000UL)
#define DMA_CH_MAP1_R_MAP13_RESERVED8    ((uint32_t) 0x00800000UL

#define DMA_CH_MAP1_MAP13_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP1_MAP13_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_MAP13_UART2_TX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP1_MAP13_SSI2_TX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP1_MAP13_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP1_MAP13_GPIOL    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP1_MAP13_AES0_COUT    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP1_MAP13_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP1_MAP13_GPTM7B    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP1_MAP13_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP1_R_MAP14_MASK    ((uint32_t) 0x0F000000UL)
#define DMA_CH_MAP1_R_MAP14_BIT    ((uint32_t) 24UL)
#define DMA_CH_MAP1_R_MAP14_ADC0_SS0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_R_MAP14_GPTM2A    ((uint32_t) 0x01000000UL)
#define DMA_CH_MAP1_R_MAP14_SSI3_RX    ((uint32_t) 0x02000000UL)
#define DMA_CH_MAP1_R_MAP14_GPIOE    ((uint32_t) 0x03000000UL)
#define DMA_CH_MAP1_R_MAP14_GPIOM    ((uint32_t) 0x04000000UL)
#define DMA_CH_MAP1_R_MAP14_AES0_DIN    ((uint32_t) 0x05000000UL)
#define DMA_CH_MAP1_R_MAP14_RESERVED6    ((uint32_t) 0x06000000UL)
#define DMA_CH_MAP1_R_MAP14_RESERVED7    ((uint32_t) 0x07000000UL)
#define DMA_CH_MAP1_R_MAP14_RESERVED8    ((uint32_t) 0x08000000UL)

#define DMA_CH_MAP1_MAP14_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP1_MAP14_ADC0_SS0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_MAP14_GPTM2A    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP1_MAP14_SSI3_RX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP1_MAP14_GPIOE    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP1_MAP14_GPIOM    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP1_MAP14_AES0_DIN    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP1_MAP14_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP1_MAP14_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP1_MAP14_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP1_R_MAP15_MASK    ((uint32_t) 0xF0000000UL)
#define DMA_CH_MAP1_R_MAP15_BIT    ((uint32_t) 28UL)
#define DMA_CH_MAP1_R_MAP15_ADC0_SS1    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_R_MAP15_GPTM2B    ((uint32_t) 0x10000000UL)
#define DMA_CH_MAP1_R_MAP15_SSI3_TX    ((uint32_t) 0x20000000UL)
#define DMA_CH_MAP1_R_MAP15_GPIOF    ((uint32_t) 0x30000000UL)
#define DMA_CH_MAP1_R_MAP15_GPION    ((uint32_t) 0x40000000UL)
#define DMA_CH_MAP1_R_MAP15_AES0_DOUT    ((uint32_t) 0x50000000UL)
#define DMA_CH_MAP1_R_MAP15_RESERVED6    ((uint32_t) 0x60000000UL)
#define DMA_CH_MAP1_R_MAP15_RESERVED7    ((uint32_t) 0x70000000UL)
#define DMA_CH_MAP1_R_MAP15_RESERVED8    ((uint32_t) 0x80000000UL)

#define DMA_CH_MAP1_MAP15_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP1_MAP15_ADC0_SS1    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP1_MAP15_GPTM2B    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP1_MAP15_SSI3_TX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP1_MAP15_GPIOF    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP1_MAP15_GPION    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP1_MAP15_AES0_DOUT    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP1_MAP15_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP1_MAP15_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP1_MAP15_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/**************************************************************************************
************************************* 25 CHMAP2 *************************************
****************************************************************************************/

/*--------*/
#define DMA_CH_MAP2_R_MAP16_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP2_R_MAP16_BIT    ((uint32_t) 0UL)
#define DMA_CH_MAP2_R_MAP16_ADC0_SS2    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_R_MAP16_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP2_R_MAP16_UART3_RX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP2_R_MAP16_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP2_R_MAP16_GPIOP    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP2_R_MAP16_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP2_R_MAP16_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP2_R_MAP16_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP2_R_MAP16_RESERVED8    ((uint32_t) 0x00000008UL)

#define DMA_CH_MAP2_MAP16_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP2_MAP16_ADC0_SS2    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_MAP16_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP2_MAP16_UART3_RX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP2_MAP16_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP2_MAP16_GPIOP    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP2_MAP16_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP2_MAP16_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP2_MAP16_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP2_MAP16_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP2_R_MAP17_MASK    ((uint32_t) 0x000000F0UL)
#define DMA_CH_MAP2_R_MAP17_BIT    ((uint32_t) 4UL)
#define DMA_CH_MAP2_R_MAP17_ADC0_SS3    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_R_MAP17_RESERVED1    ((uint32_t) 0x00000010UL)
#define DMA_CH_MAP2_R_MAP17_UART3_TX    ((uint32_t) 0x00000020UL)
#define DMA_CH_MAP2_R_MAP17_RESERVED3   ((uint32_t) 0x00000030UL)
#define DMA_CH_MAP2_R_MAP17_RESERVED4    ((uint32_t) 0x00000040UL)
#define DMA_CH_MAP2_R_MAP17_RESERVED5    ((uint32_t) 0x00000050UL)
#define DMA_CH_MAP2_R_MAP17_RESERVED6    ((uint32_t) 0x00000060UL)
#define DMA_CH_MAP2_R_MAP17_RESERVED7    ((uint32_t) 0x00000070UL)
#define DMA_CH_MAP2_R_MAP17_RESERVED8    ((uint32_t) 0x00000080UL)

#define DMA_CH_MAP2_MAP17_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP2_MAP17_ADC0_SS3    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_MAP17_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP2_MAP17_UART3_TX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP2_MAP17_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP2_MAP17_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP2_MAP17_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP2_MAP17_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP2_MAP17_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP2_MAP17_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP2_R_MAP18_MASK    ((uint32_t) 0x00000F00UL)
#define DMA_CH_MAP2_R_MAP18_BIT    ((uint32_t) 8UL)
#define DMA_CH_MAP2_R_MAP18_GPTM0A    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_R_MAP18_GPTM1A    ((uint32_t) 0x0000010UL)
#define DMA_CH_MAP2_R_MAP18_UART4_RX    ((uint32_t) 0x0000020UL)
#define DMA_CH_MAP2_R_MAP18_GPIOB    ((uint32_t) 0x00000300UL)
#define DMA_CH_MAP2_R_MAP18_I2C3_RX    ((uint32_t) 0x00000400UL)
#define DMA_CH_MAP2_R_MAP18_RESERVED5    ((uint32_t) 0x00000500UL)
#define DMA_CH_MAP2_R_MAP18_RESERVED6    ((uint32_t) 0x00000600UL)
#define DMA_CH_MAP2_R_MAP18_RESERVED7    ((uint32_t) 0x00000700UL)
#define DMA_CH_MAP2_R_MAP18_RESERVED8    ((uint32_t) 0x00000800UL)

#define DMA_CH_MAP2_MAP18_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP2_MAP18_GPTM0A    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_MAP18_GPTM1A    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP2_MAP18_UART4_RX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP2_MAP18_GPIOB    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP2_MAP18_I2C3_RX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP2_MAP18_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP2_MAP18_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP2_MAP18_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP2_MAP18_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP2_R_MAP19_MASK    ((uint32_t) 0x0000F000UL)
#define DMA_CH_MAP2_R_MAP19_BIT    ((uint32_t) 12UL)
#define DMA_CH_MAP2_R_MAP19_GPTM0B    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_R_MAP19_GPTM1B    ((uint32_t) 0x00001000UL)
#define DMA_CH_MAP2_R_MAP19_UART4_TX    ((uint32_t) 0x00002000UL)
#define DMA_CH_MAP2_R_MAP19_GPIOG    ((uint32_t) 0x00003000UL)
#define DMA_CH_MAP2_R_MAP19_I2C3_TX    ((uint32_t) 0x00004000UL)
#define DMA_CH_MAP2_R_MAP19_RESERVED5    ((uint32_t) 0x00005000UL)
#define DMA_CH_MAP2_R_MAP19_RESERVED6    ((uint32_t) 0x00006000UL)
#define DMA_CH_MAP2_R_MAP19_RESERVED7    ((uint32_t) 0x00007000UL)
#define DMA_CH_MAP2_R_MAP19_RESERVED8    ((uint32_t) 0x00008000UL)

#define DMA_CH_MAP2_MAP19_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP2_MAP19_GPTM0B    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_MAP19_GPTM1B    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP2_MAP19_UART4_TX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP2_MAP19_GPIOG    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP2_MAP19_I2C3_TX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP2_MAP19_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP2_MAP19_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP2_MAP19_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP2_MAP19_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP2_R_MAP20_MASK    ((uint32_t) 0x000F0000UL)
#define DMA_CH_MAP2_R_MAP20_BIT    ((uint32_t) 16UL)
#define DMA_CH_MAP2_R_MAP20_GPTM1A    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_R_MAP20_EPI0_RX    ((uint32_t) 0x00010000UL)
#define DMA_CH_MAP2_R_MAP20_UART7_RX    ((uint32_t) 0x00020000UL)
#define DMA_CH_MAP2_R_MAP20_GPIOH    ((uint32_t) 0x00030000UL)
#define DMA_CH_MAP2_R_MAP20_I2C4_RX    ((uint32_t) 0x00040000UL)
#define DMA_CH_MAP2_R_MAP20_DES0_CIN    ((uint32_t) 0x00050000UL)
#define DMA_CH_MAP2_R_MAP20_RESERVED6    ((uint32_t) 0x00060000UL)
#define DMA_CH_MAP2_R_MAP20_RESERVED7    ((uint32_t) 0x00070000UL)
#define DMA_CH_MAP2_R_MAP20_RESERVED8    ((uint32_t) 0x00080000UL)

#define DMA_CH_MAP2_MAP20_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP2_MAP20_GPTM1A    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_MAP20_EPI0_RX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP2_MAP20_UART7_RX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP2_MAP20_GPIOH    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP2_MAP20_I2C4_RX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP2_MAP20_DES0_CIN    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP2_MAP20_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP2_MAP20_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP2_MAP20_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP2_R_MAP21_MASK    ((uint32_t) 0x00F00000UL)
#define DMA_CH_MAP2_R_MAP21_BIT    ((uint32_t) 20UL)
#define DMA_CH_MAP2_R_MAP21_GPTM1B    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_R_MAP21_EPI0_TX    ((uint32_t) 0x00100000UL)
#define DMA_CH_MAP2_R_MAP21_UART7_TX    ((uint32_t) 0x00200000UL)
#define DMA_CH_MAP2_R_MAP21_GPIOJ   ((uint32_t) 0x00300000UL)
#define DMA_CH_MAP2_R_MAP21_I2C4_TX    ((uint32_t) 0x00400000UL)
#define DMA_CH_MAP2_R_MAP21_DES0_DIN    ((uint32_t) 0x00500000UL)
#define DMA_CH_MAP2_R_MAP21_RESERVED6    ((uint32_t) 0x00600000UL)
#define DMA_CH_MAP2_R_MAP21_RESERVED7    ((uint32_t) 0x00700000UL)
#define DMA_CH_MAP2_R_MAP21_RESERVED8    ((uint32_t) 0x00800000UL

#define DMA_CH_MAP2_MAP21_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP2_MAP21_GPTM1B    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_MAP21_EPI0_TX    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP2_MAP21_UART7_TX    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP2_MAP21_GPIOJ    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP2_MAP21_I2C4_TX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP2_MAP21_DES0_DIN    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP2_MAP21_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP2_MAP21_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP2_MAP21_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP2_R_MAP22_MASK    ((uint32_t) 0x0F000000UL)
#define DMA_CH_MAP2_R_MAP22_BIT    ((uint32_t) 24UL)
#define DMA_CH_MAP2_R_MAP22_UART1_RX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_R_MAP22_SOFTWARE0    ((uint32_t) 0x01000000UL)
#define DMA_CH_MAP2_R_MAP22_RESERVED2    ((uint32_t) 0x02000000UL)
#define DMA_CH_MAP2_R_MAP22_SOFTWARE1    ((uint32_t) 0x03000000UL)
#define DMA_CH_MAP2_R_MAP22_I2C5_RX    ((uint32_t) 0x04000000UL)
#define DMA_CH_MAP2_R_MAP22_DES0_DOUT    ((uint32_t) 0x05000000UL)
#define DMA_CH_MAP2_R_MAP22_RESERVED6    ((uint32_t) 0x06000000UL)
#define DMA_CH_MAP2_R_MAP22_RESERVED7    ((uint32_t) 0x07000000UL)
#define DMA_CH_MAP2_R_MAP22_I2C8_RX    ((uint32_t) 0x08000000UL)

#define DMA_CH_MAP2_MAP22_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP2_MAP22_UART1_RX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_MAP22_SOFTWARE0    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP2_MAP22_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP2_MAP22_SOFTWARE1    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP2_MAP22_I2C5_RX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP2_MAP22_DES0_DOUT    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP2_MAP22_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP2_MAP22_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP2_MAP22_I2C8_RX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP2_R_MAP23_MASK    ((uint32_t) 0xF0000000UL)
#define DMA_CH_MAP2_R_MAP23_BIT    ((uint32_t) 28UL)
#define DMA_CH_MAP2_R_MAP23_UART1_TX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_R_MAP23_SOFTWARE0    ((uint32_t) 0x10000000UL)
#define DMA_CH_MAP2_R_MAP23_RESERVED2    ((uint32_t) 0x20000000UL)
#define DMA_CH_MAP2_R_MAP23_SOFTWARE1    ((uint32_t) 0x30000000UL)
#define DMA_CH_MAP2_R_MAP23_I2C5_TX    ((uint32_t) 0x40000000UL)
#define DMA_CH_MAP2_R_MAP23_RESERVED5    ((uint32_t) 0x50000000UL)
#define DMA_CH_MAP2_R_MAP23_RESERVED6    ((uint32_t) 0x60000000UL)
#define DMA_CH_MAP2_R_MAP23_RESERVED7    ((uint32_t) 0x70000000UL)
#define DMA_CH_MAP2_R_MAP23_I2C8_TX    ((uint32_t) 0x80000000UL)

#define DMA_CH_MAP2_MAP23_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP2_MAP23_UART1_TX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP2_MAP23_SOFTWARE0    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP2_MAP23_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP2_MAP23_SOFTWARE1    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP2_MAP23_I2C5_TX    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP2_MAP23_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP2_MAP23_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP2_MAP23_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP2_MAP23_I2C8_TX    ((uint32_t) 0x00000008UL)
/*--------*/

/**************************************************************************************
************************************* 26 CHMAP3 *************************************
****************************************************************************************/

/*--------*/
#define DMA_CH_MAP3_R_MAP24_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP3_R_MAP24_BIT    ((uint32_t) 0UL)
#define DMA_CH_MAP3_R_MAP24_SSI1_RX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_R_MAP24_ADC1_SS0    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP3_R_MAP24_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP3_R_MAP24_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP3_R_MAP24_GPIOQ    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP3_R_MAP24_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP3_R_MAP24_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP3_R_MAP24_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP3_R_MAP24_I2C9_RX    ((uint32_t) 0x00000008UL)

#define DMA_CH_MAP3_MAP24_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP3_MAP24_SSI1_RX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_MAP24_ADC1_SS0    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP3_MAP24_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP3_MAP24_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP3_MAP24_GPIOQ    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP3_MAP24_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP3_MAP24_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP3_MAP24_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP3_MAP24_I2C9_RX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP3_R_MAP25_MASK    ((uint32_t) 0x000000F0UL)
#define DMA_CH_MAP3_R_MAP25_BIT    ((uint32_t) 4UL)
#define DMA_CH_MAP3_R_MAP25_SSI1_TX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_R_MAP25_ADC1_SS1    ((uint32_t) 0x00000010UL)
#define DMA_CH_MAP3_R_MAP25_RESERVED2    ((uint32_t) 0x00000020UL)
#define DMA_CH_MAP3_R_MAP25_RESERVED3   ((uint32_t) 0x00000030UL)
#define DMA_CH_MAP3_R_MAP25_SOFTWARE0    ((uint32_t) 0x00000040UL)
#define DMA_CH_MAP3_R_MAP25_RESERVED5    ((uint32_t) 0x00000050UL)
#define DMA_CH_MAP3_R_MAP25_RESERVED6    ((uint32_t) 0x00000060UL)
#define DMA_CH_MAP3_R_MAP25_RESERVED7    ((uint32_t) 0x00000070UL)
#define DMA_CH_MAP3_R_MAP25_I2C9_TX    ((uint32_t) 0x00000080UL)

#define DMA_CH_MAP3_MAP25_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP3_MAP25_SSI1_TX    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_MAP25_ADC1_SS1    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP3_MAP25_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP3_MAP25_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP3_MAP25_SOFTWARE0    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP3_MAP25_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP3_MAP25_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP3_MAP25_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP3_MAP25_I2C9_TX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP3_R_MAP26_MASK    ((uint32_t) 0x00000F00UL)
#define DMA_CH_MAP3_R_MAP26_BIT    ((uint32_t) 8UL)
#define DMA_CH_MAP3_R_MAP26_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_R_MAP26_ADC1_SS2    ((uint32_t) 0x0000010UL)
#define DMA_CH_MAP3_R_MAP26_RESERVED2    ((uint32_t) 0x0000020UL)
#define DMA_CH_MAP3_R_MAP26_RESERVED3    ((uint32_t) 0x00000300UL)
#define DMA_CH_MAP3_R_MAP26_SOFTWARE1    ((uint32_t) 0x00000400UL)
#define DMA_CH_MAP3_R_MAP26_RESERVED5    ((uint32_t) 0x00000500UL)
#define DMA_CH_MAP3_R_MAP26_RESERVED6    ((uint32_t) 0x00000600UL)
#define DMA_CH_MAP3_R_MAP26_RESERVED7    ((uint32_t) 0x00000700UL)
#define DMA_CH_MAP3_R_MAP26_I2C6_RX    ((uint32_t) 0x00000800UL)

#define DMA_CH_MAP3_MAP26_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP3_MAP26_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_MAP26_ADC1_SS2    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP3_MAP26_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP3_MAP26_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP3_MAP26_SOFTWARE1    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP3_MAP26_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP3_MAP26_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP3_MAP26_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP3_MAP26_I2C6_RX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP3_R_MAP27_MASK    ((uint32_t) 0x0000F000UL)
#define DMA_CH_MAP3_R_MAP27_BIT    ((uint32_t) 12UL)
#define DMA_CH_MAP3_R_MAP27_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_R_MAP27_ADC1_SS3    ((uint32_t) 0x00001000UL)
#define DMA_CH_MAP3_R_MAP27_RESERVED2    ((uint32_t) 0x00002000UL)
#define DMA_CH_MAP3_R_MAP27_RESERVED3    ((uint32_t) 0x00003000UL)
#define DMA_CH_MAP3_R_MAP27_RESERVED4    ((uint32_t) 0x00004000UL)
#define DMA_CH_MAP3_R_MAP27_RESERVED5    ((uint32_t) 0x00005000UL)
#define DMA_CH_MAP3_R_MAP27_SOFTWARE1    ((uint32_t) 0x00006000UL)
#define DMA_CH_MAP3_R_MAP27_RESERVED7    ((uint32_t) 0x00007000UL)
#define DMA_CH_MAP3_R_MAP27_I2C6_TX    ((uint32_t) 0x00008000UL)

#define DMA_CH_MAP3_MAP27_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP3_MAP27_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_MAP27_ADC1_SS3    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP3_MAP27_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP3_MAP27_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP3_MAP27_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP3_MAP27_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP3_MAP27_SOFTWARE1    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP3_MAP27_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP3_MAP27_I2C6_TX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP3_R_MAP28_MASK    ((uint32_t) 0x000F0000UL)
#define DMA_CH_MAP3_R_MAP28_BIT    ((uint32_t) 16UL)
#define DMA_CH_MAP3_R_MAP28_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_R_MAP28_RESERVED1    ((uint32_t) 0x00010000UL)
#define DMA_CH_MAP3_R_MAP28_RESERVED2    ((uint32_t) 0x00020000UL)
#define DMA_CH_MAP3_R_MAP28_RESERVED3    ((uint32_t) 0x00030000UL)
#define DMA_CH_MAP3_R_MAP28_RESERVED4    ((uint32_t) 0x00040000UL)
#define DMA_CH_MAP3_R_MAP28_RESERVED5    ((uint32_t) 0x00050000UL)
#define DMA_CH_MAP3_R_MAP28_RESERVED6    ((uint32_t) 0x00060000UL)
#define DMA_CH_MAP3_R_MAP28_RESERVED7    ((uint32_t) 0x00070000UL)
#define DMA_CH_MAP3_R_MAP28_I2C7_RX    ((uint32_t) 0x00080000UL)

#define DMA_CH_MAP3_MAP28_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP3_MAP28_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_MAP28_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP3_MAP28_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP3_MAP28_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP3_MAP28_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP3_MAP28_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP3_MAP28_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP3_MAP28_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP3_MAP28_I2C7_RX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP3_R_MAP29_MASK    ((uint32_t) 0x00F00000UL)
#define DMA_CH_MAP3_R_MAP29_BIT    ((uint32_t) 20UL)
#define DMA_CH_MAP3_R_MAP29_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_R_MAP29_RESERVED1    ((uint32_t) 0x00100000UL)
#define DMA_CH_MAP3_R_MAP29_RESERVED2    ((uint32_t) 0x00200000UL)
#define DMA_CH_MAP3_R_MAP29_RESERVED3   ((uint32_t) 0x00300000UL)
#define DMA_CH_MAP3_R_MAP29_RESERVED4    ((uint32_t) 0x00400000UL)
#define DMA_CH_MAP3_R_MAP29_RESERVED5    ((uint32_t) 0x00500000UL)
#define DMA_CH_MAP3_R_MAP29_RESERVED6    ((uint32_t) 0x00600000UL)
#define DMA_CH_MAP3_R_MAP29_RESERVED7    ((uint32_t) 0x00700000UL)
#define DMA_CH_MAP3_R_MAP29_I2C7_TX    ((uint32_t) 0x00800000UL

#define DMA_CH_MAP3_MAP29_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP3_MAP29_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_MAP29_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP3_MAP29_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP3_MAP29_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP3_MAP29_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP3_MAP29_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP3_MAP29_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP3_MAP29_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP3_MAP29_I2C7_TX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP3_R_MAP30_MASK    ((uint32_t) 0x0F000000UL)
#define DMA_CH_MAP3_R_MAP30_BIT    ((uint32_t) 24UL)
#define DMA_CH_MAP3_R_MAP30_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_R_MAP30_SOFTWARE1    ((uint32_t) 0x01000000UL)
#define DMA_CH_MAP3_R_MAP30_RESERVED2    ((uint32_t) 0x02000000UL)
#define DMA_CH_MAP3_R_MAP30_SOFTWARE2    ((uint32_t) 0x03000000UL)
#define DMA_CH_MAP3_R_MAP30_RESERVED4    ((uint32_t) 0x04000000UL)
#define DMA_CH_MAP3_R_MAP30_RESERVED5    ((uint32_t) 0x05000000UL)
#define DMA_CH_MAP3_R_MAP30_RESERVED6    ((uint32_t) 0x06000000UL)
#define DMA_CH_MAP3_R_MAP30_EPI0_RX    ((uint32_t) 0x07000000UL)
#define DMA_CH_MAP3_R_MAP30_SOFTWARE3    ((uint32_t) 0x08000000UL)

#define DMA_CH_MAP3_MAP30_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP3_MAP30_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_MAP30_SOFTWARE1    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP3_MAP30_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP3_MAP30_SOFTWARE2    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP3_MAP30_RESERVED4   ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP3_MAP30_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP3_MAP30_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP3_MAP30_EPI0_RX    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP3_MAP30_SOFTWARE3    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CH_MAP3_R_MAP31_MASK    ((uint32_t) 0xF0000000UL)
#define DMA_CH_MAP3_R_MAP31_BIT    ((uint32_t) 28UL)
#define DMA_CH_MAP3_R_MAP31_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_R_MAP31_RESERVED1    ((uint32_t) 0x10000000UL)
#define DMA_CH_MAP3_R_MAP31_RESERVED2    ((uint32_t) 0x20000000UL)
#define DMA_CH_MAP3_R_MAP31_RESERVED3    ((uint32_t) 0x30000000UL)
#define DMA_CH_MAP3_R_MAP31_RESERVED4    ((uint32_t) 0x40000000UL)
#define DMA_CH_MAP3_R_MAP31_RESERVED5    ((uint32_t) 0x50000000UL)
#define DMA_CH_MAP3_R_MAP31_RESERVED6    ((uint32_t) 0x60000000UL)
#define DMA_CH_MAP3_R_MAP31_EPI0_TX    ((uint32_t) 0x70000000UL)
#define DMA_CH_MAP3_R_MAP31_RESERVED8    ((uint32_t) 0x80000000UL)

#define DMA_CH_MAP3_MAP31_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CH_MAP3_MAP31_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CH_MAP3_MAP31_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CH_MAP3_MAP31_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CH_MAP3_MAP31_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CH_MAP3_MAP31_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CH_MAP3_MAP31_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CH_MAP3_MAP31_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CH_MAP3_MAP31_EPI0_TX    ((uint32_t) 0x00000007UL)
#define DMA_CH_MAP3_MAP31_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CH_MAP_H_ */
