Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec 13 08:30:24 2024
| Host         : bwrc-amd1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file /bwrcq/C/vikramj/dsp-chiplet-to/chipyard/fpga/generated-src/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig/obj/report/timing.txt -max_paths 10
| Design       : NexysVideoHarness
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.231        0.000                      0                40593        0.051        0.000                      0                40592        0.000        0.000                       0                 15271  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
ser_tl_clock                                                                                                                                                     {0.000 5.000}        10.000          100.000         
sys_clock                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_harnessSysPLLNode                                                                                                                                     {0.000 10.000}       20.000          50.000          
  clk_out2_harnessSysPLLNode                                                                                                                                     {0.000 5.000}        10.000          100.000         
    freq_refclk                                                                                                                                                  {0.000 0.625}        1.250           800.000         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.250}        2.500           400.000         
        iserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {0.000 1.250}        2.500           400.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
    mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.000         
      oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
      oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
      oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 2.500}        5.000           200.000         
      oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 2.500}        5.000           200.000         
    pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.000         
      clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.000         
    pll_clkfbout                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    sync_pulse                                                                                                                                                   {1.094 3.594}        40.000          25.000          
  clk_out3_harnessSysPLLNode                                                                                                                                     {0.000 2.500}        5.000           200.000         
  clkfbout_harnessSysPLLNode                                                                                                                                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                              3.899        0.000                      0                   53        0.214        0.000                      0                   53        3.000        0.000                       0                    29  
  clk_out1_harnessSysPLLNode                                                                                                                                           0.231        0.000                      0                21391        0.070        0.000                      0                21391        8.750        0.000                       0                  7359  
  clk_out2_harnessSysPLLNode                                                                                                                                                                                                                                                                                       3.000        0.000                       0                     3  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.000        0.000                       0                     8  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    0.833        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                 7.946        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    0.833        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                               7.929        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.312        0.000                      0                    1        0.336        0.000                      0                    1        0.625        0.000                       0                     8  
      oserdes_clk                                                                                                                                                                                                                                                                                                  0.833        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 8.022        0.000                      0                   44        0.090        0.000                      0                   44        2.850        0.000                       0                    12  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                0.833        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                               8.545        0.000                      0                   48        0.094        0.000                      0                   48        2.850        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    0.894        0.000                      0                    4        0.413        0.000                      0                    4        0.833        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               3.533        0.000                      0                   36        0.092        0.000                      0                   36        0.000        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                    0.910        0.000                      0                    4        0.408        0.000                      0                    4        0.833        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               3.568        0.000                      0                   36        0.086        0.000                      0                   36        0.000        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        2.098        0.000                      0                18042        0.051        0.000                      0                18042        2.850        0.000                       0                  7639  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   8.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.250        0.000                       0                     8  
  clk_out3_harnessSysPLLNode                                                                                                                                           1.282        0.000                      0                  126        0.156        0.000                      0                  126        0.264        0.000                       0                    64  
  clkfbout_harnessSysPLLNode                                                                                                                                                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_harnessSysPLLNode                                                                                                                                 sys_clock                                                                                                                                                        4.294        0.000                      0                   27        1.173        0.000                      0                   27  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk        7.220        0.000                      0                    8       37.764        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk        5.530        0.000                      0                    8       38.431        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       0.919        0.000                      0                    1        0.614        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   1.575        0.000                      0                   12        0.095        0.000                      0                   12  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 1.575        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 1.202        0.000                      0                   15        0.082        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 1.575        0.000                      0                   15        0.095        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_out1_harnessSysPLLNode  clk_out1_harnessSysPLLNode        8.917        0.000                      0                  555        0.490        0.000                      0                  555  
**async_default**           clk_pll_i                   clk_pll_i                         2.872        0.000                      0                  114        0.682        0.000                      0                  114  
**default**                 clk_pll_i                                                     2.881        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 REG_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.854ns (15.237%)  route 4.751ns (84.763%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 13.764 - 10.000 ) 
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.641     4.117    _sys_clock_ibufg_O
    SLICE_X105Y147       FDRE                                         r  REG_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y147       FDRE (Prop_fdre_C_Q)         0.456     4.573 f  REG_reg[24]/Q
                         net (fo=3, routed)           0.836     5.408    REG_reg[24]
    SLICE_X104Y145       LUT6 (Prop_lut6_I5_O)        0.124     5.532 r  REG_1_i_4/O
                         net (fo=1, routed)           0.945     6.477    REG_1_i_4_n_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I1_O)        0.124     6.601 r  REG_1_i_2/O
                         net (fo=1, routed)           0.688     7.289    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG_1
    SLICE_X102Y144       LUT3 (Prop_lut3_I2_O)        0.150     7.439 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG_1_i_1/O
                         net (fo=1, routed)           2.282     9.721    dutWrangler_n_3
    SLICE_X101Y144       FDRE                                         r  REG_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.360    13.764    _sys_clock_ibufg_O
    SLICE_X101Y144       FDRE                                         r  REG_1_reg/C
                         clock pessimism              0.380    14.144    
                         clock uncertainty           -0.252    13.891    
    SLICE_X101Y144       FDRE (Setup_fdre_C_D)       -0.271    13.620    REG_1_reg
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 REG_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.704ns (14.045%)  route 4.309ns (85.955%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 13.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.597     4.072    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y143       FDRE (Prop_fdre_C_Q)         0.456     4.528 r  REG_reg[10]/Q
                         net (fo=3, routed)           1.157     5.685    REG_reg[10]
    SLICE_X104Y144       LUT6 (Prop_lut6_I0_O)        0.124     5.809 r  REG[0]_i_3/O
                         net (fo=1, routed)           0.675     6.484    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG_reg_0_sn_1
    SLICE_X104Y144       LUT6 (Prop_lut6_I2_O)        0.124     6.608 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.476     9.084    dutWrangler_n_2
    SLICE_X105Y142       FDRE                                         r  REG_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.960    13.364    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[4]/C
                         clock pessimism              0.394    13.758    
                         clock uncertainty           -0.252    13.505    
    SLICE_X105Y142       FDRE (Setup_fdre_C_R)       -0.429    13.076    REG_reg[4]
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 REG_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.704ns (14.045%)  route 4.309ns (85.955%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 13.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.597     4.072    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y143       FDRE (Prop_fdre_C_Q)         0.456     4.528 r  REG_reg[10]/Q
                         net (fo=3, routed)           1.157     5.685    REG_reg[10]
    SLICE_X104Y144       LUT6 (Prop_lut6_I0_O)        0.124     5.809 r  REG[0]_i_3/O
                         net (fo=1, routed)           0.675     6.484    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG_reg_0_sn_1
    SLICE_X104Y144       LUT6 (Prop_lut6_I2_O)        0.124     6.608 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.476     9.084    dutWrangler_n_2
    SLICE_X105Y142       FDRE                                         r  REG_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.960    13.364    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[5]/C
                         clock pessimism              0.394    13.758    
                         clock uncertainty           -0.252    13.505    
    SLICE_X105Y142       FDRE (Setup_fdre_C_R)       -0.429    13.076    REG_reg[5]
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 REG_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.704ns (14.045%)  route 4.309ns (85.955%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 13.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.597     4.072    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y143       FDRE (Prop_fdre_C_Q)         0.456     4.528 r  REG_reg[10]/Q
                         net (fo=3, routed)           1.157     5.685    REG_reg[10]
    SLICE_X104Y144       LUT6 (Prop_lut6_I0_O)        0.124     5.809 r  REG[0]_i_3/O
                         net (fo=1, routed)           0.675     6.484    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG_reg_0_sn_1
    SLICE_X104Y144       LUT6 (Prop_lut6_I2_O)        0.124     6.608 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.476     9.084    dutWrangler_n_2
    SLICE_X105Y142       FDRE                                         r  REG_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.960    13.364    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[6]/C
                         clock pessimism              0.394    13.758    
                         clock uncertainty           -0.252    13.505    
    SLICE_X105Y142       FDRE (Setup_fdre_C_R)       -0.429    13.076    REG_reg[6]
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 REG_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.704ns (14.045%)  route 4.309ns (85.955%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 13.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.597     4.072    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y143       FDRE (Prop_fdre_C_Q)         0.456     4.528 r  REG_reg[10]/Q
                         net (fo=3, routed)           1.157     5.685    REG_reg[10]
    SLICE_X104Y144       LUT6 (Prop_lut6_I0_O)        0.124     5.809 r  REG[0]_i_3/O
                         net (fo=1, routed)           0.675     6.484    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG_reg_0_sn_1
    SLICE_X104Y144       LUT6 (Prop_lut6_I2_O)        0.124     6.608 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.476     9.084    dutWrangler_n_2
    SLICE_X105Y142       FDRE                                         r  REG_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.960    13.364    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[7]/C
                         clock pessimism              0.394    13.758    
                         clock uncertainty           -0.252    13.505    
    SLICE_X105Y142       FDRE (Setup_fdre_C_R)       -0.429    13.076    REG_reg[7]
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 REG_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.704ns (13.909%)  route 4.358ns (86.091%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 13.491 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.597     4.072    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y143       FDRE (Prop_fdre_C_Q)         0.456     4.528 r  REG_reg[10]/Q
                         net (fo=3, routed)           1.157     5.685    REG_reg[10]
    SLICE_X104Y144       LUT6 (Prop_lut6_I0_O)        0.124     5.809 r  REG[0]_i_3/O
                         net (fo=1, routed)           0.675     6.484    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG_reg_0_sn_1
    SLICE_X104Y144       LUT6 (Prop_lut6_I2_O)        0.124     6.608 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.525     9.133    dutWrangler_n_2
    SLICE_X105Y141       FDRE                                         r  REG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.086    13.491    _sys_clock_ibufg_O
    SLICE_X105Y141       FDRE                                         r  REG_reg[0]/C
                         clock pessimism              0.394    13.885    
                         clock uncertainty           -0.252    13.632    
    SLICE_X105Y141       FDRE (Setup_fdre_C_R)       -0.429    13.203    REG_reg[0]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 REG_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.704ns (13.909%)  route 4.358ns (86.091%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 13.491 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.597     4.072    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y143       FDRE (Prop_fdre_C_Q)         0.456     4.528 r  REG_reg[10]/Q
                         net (fo=3, routed)           1.157     5.685    REG_reg[10]
    SLICE_X104Y144       LUT6 (Prop_lut6_I0_O)        0.124     5.809 r  REG[0]_i_3/O
                         net (fo=1, routed)           0.675     6.484    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG_reg_0_sn_1
    SLICE_X104Y144       LUT6 (Prop_lut6_I2_O)        0.124     6.608 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.525     9.133    dutWrangler_n_2
    SLICE_X105Y141       FDRE                                         r  REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.086    13.491    _sys_clock_ibufg_O
    SLICE_X105Y141       FDRE                                         r  REG_reg[1]/C
                         clock pessimism              0.394    13.885    
                         clock uncertainty           -0.252    13.632    
    SLICE_X105Y141       FDRE (Setup_fdre_C_R)       -0.429    13.203    REG_reg[1]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 REG_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.704ns (13.909%)  route 4.358ns (86.091%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 13.491 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.597     4.072    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y143       FDRE (Prop_fdre_C_Q)         0.456     4.528 r  REG_reg[10]/Q
                         net (fo=3, routed)           1.157     5.685    REG_reg[10]
    SLICE_X104Y144       LUT6 (Prop_lut6_I0_O)        0.124     5.809 r  REG[0]_i_3/O
                         net (fo=1, routed)           0.675     6.484    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG_reg_0_sn_1
    SLICE_X104Y144       LUT6 (Prop_lut6_I2_O)        0.124     6.608 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.525     9.133    dutWrangler_n_2
    SLICE_X105Y141       FDRE                                         r  REG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.086    13.491    _sys_clock_ibufg_O
    SLICE_X105Y141       FDRE                                         r  REG_reg[2]/C
                         clock pessimism              0.394    13.885    
                         clock uncertainty           -0.252    13.632    
    SLICE_X105Y141       FDRE (Setup_fdre_C_R)       -0.429    13.203    REG_reg[2]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 REG_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.704ns (13.909%)  route 4.358ns (86.091%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 13.491 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.597     4.072    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y143       FDRE (Prop_fdre_C_Q)         0.456     4.528 r  REG_reg[10]/Q
                         net (fo=3, routed)           1.157     5.685    REG_reg[10]
    SLICE_X104Y144       LUT6 (Prop_lut6_I0_O)        0.124     5.809 r  REG[0]_i_3/O
                         net (fo=1, routed)           0.675     6.484    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG_reg_0_sn_1
    SLICE_X104Y144       LUT6 (Prop_lut6_I2_O)        0.124     6.608 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.525     9.133    dutWrangler_n_2
    SLICE_X105Y141       FDRE                                         r  REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.086    13.491    _sys_clock_ibufg_O
    SLICE_X105Y141       FDRE                                         r  REG_reg[3]/C
                         clock pessimism              0.394    13.885    
                         clock uncertainty           -0.252    13.632    
    SLICE_X105Y141       FDRE (Setup_fdre_C_R)       -0.429    13.203    REG_reg[3]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 REG_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 0.704ns (14.050%)  route 4.307ns (85.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 13.553 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.597     4.072    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y143       FDRE (Prop_fdre_C_Q)         0.456     4.528 r  REG_reg[10]/Q
                         net (fo=3, routed)           1.157     5.685    REG_reg[10]
    SLICE_X104Y144       LUT6 (Prop_lut6_I0_O)        0.124     5.809 r  REG[0]_i_3/O
                         net (fo=1, routed)           0.675     6.484    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG_reg_0_sn_1
    SLICE_X104Y144       LUT6 (Prop_lut6_I2_O)        0.124     6.608 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.474     9.082    dutWrangler_n_2
    SLICE_X105Y145       FDRE                                         r  REG_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.148    13.553    _sys_clock_ibufg_O
    SLICE_X105Y145       FDRE                                         r  REG_reg[16]/C
                         clock pessimism              0.349    13.901    
                         clock uncertainty           -0.252    13.649    
    SLICE_X105Y145       FDRE (Setup_fdre_C_R)       -0.429    13.220    REG_reg[16]
  -------------------------------------------------------------------
                         required time                         13.220    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  4.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.689%)  route 0.120ns (25.311%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.934     1.177    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDRE (Prop_fdre_C_Q)         0.141     1.318 r  REG_reg[7]/Q
                         net (fo=3, routed)           0.120     1.438    REG_reg[7]
    SLICE_X105Y142       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.598 r  REG_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.598    REG_reg[4]_i_1_n_0
    SLICE_X105Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.652 r  REG_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.652    REG_reg[8]_i_1_n_7
    SLICE_X105Y143       FDRE                                         r  REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.242     1.672    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[8]/C
                         clock pessimism             -0.339     1.334    
    SLICE_X105Y143       FDRE (Hold_fdre_C_D)         0.105     1.439    REG_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 REG_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.160%)  route 0.130ns (26.840%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.956     1.199    _sys_clock_ibufg_O
    SLICE_X105Y146       FDRE                                         r  REG_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y146       FDRE (Prop_fdre_C_Q)         0.141     1.340 r  REG_reg[23]/Q
                         net (fo=3, routed)           0.130     1.470    REG_reg[23]
    SLICE_X105Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.630 r  REG_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.630    REG_reg[20]_i_1_n_0
    SLICE_X105Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.684 r  REG_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.684    REG_reg[24]_i_1_n_7
    SLICE_X105Y147       FDRE                                         r  REG_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.265     1.696    _sys_clock_ibufg_O
    SLICE_X105Y147       FDRE                                         r  REG_reg[24]/C
                         clock pessimism             -0.341     1.355    
    SLICE_X105Y147       FDRE (Hold_fdre_C_D)         0.105     1.460    REG_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.261%)  route 0.120ns (24.739%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.934     1.177    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDRE (Prop_fdre_C_Q)         0.141     1.318 r  REG_reg[7]/Q
                         net (fo=3, routed)           0.120     1.438    REG_reg[7]
    SLICE_X105Y142       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.598 r  REG_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.598    REG_reg[4]_i_1_n_0
    SLICE_X105Y143       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.663 r  REG_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.663    REG_reg[8]_i_1_n_5
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.242     1.672    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/C
                         clock pessimism             -0.339     1.334    
    SLICE_X105Y143       FDRE (Hold_fdre_C_D)         0.105     1.439    REG_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.471%)  route 0.120ns (23.529%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.934     1.177    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDRE (Prop_fdre_C_Q)         0.141     1.318 r  REG_reg[7]/Q
                         net (fo=3, routed)           0.120     1.438    REG_reg[7]
    SLICE_X105Y142       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.598 r  REG_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.598    REG_reg[4]_i_1_n_0
    SLICE_X105Y143       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.688 r  REG_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.688    REG_reg[8]_i_1_n_4
    SLICE_X105Y143       FDRE                                         r  REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.242     1.672    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[11]/C
                         clock pessimism             -0.339     1.334    
    SLICE_X105Y143       FDRE (Hold_fdre_C_D)         0.105     1.439    REG_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.471%)  route 0.120ns (23.529%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.934     1.177    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDRE (Prop_fdre_C_Q)         0.141     1.318 r  REG_reg[7]/Q
                         net (fo=3, routed)           0.120     1.438    REG_reg[7]
    SLICE_X105Y142       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.598 r  REG_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.598    REG_reg[4]_i_1_n_0
    SLICE_X105Y143       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.688 r  REG_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.688    REG_reg[8]_i_1_n_6
    SLICE_X105Y143       FDRE                                         r  REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.242     1.672    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[9]/C
                         clock pessimism             -0.339     1.334    
    SLICE_X105Y143       FDRE (Hold_fdre_C_D)         0.105     1.439    REG_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 REG_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.391ns (75.014%)  route 0.130ns (24.986%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.956     1.199    _sys_clock_ibufg_O
    SLICE_X105Y146       FDRE                                         r  REG_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y146       FDRE (Prop_fdre_C_Q)         0.141     1.340 r  REG_reg[23]/Q
                         net (fo=3, routed)           0.130     1.470    REG_reg[23]
    SLICE_X105Y146       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.630 r  REG_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.630    REG_reg[20]_i_1_n_0
    SLICE_X105Y147       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.720 r  REG_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.720    REG_reg[24]_i_1_n_6
    SLICE_X105Y147       FDRE                                         r  REG_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.265     1.696    _sys_clock_ibufg_O
    SLICE_X105Y147       FDRE                                         r  REG_reg[25]/C
                         clock pessimism             -0.341     1.355    
    SLICE_X105Y147       FDRE (Hold_fdre_C_D)         0.105     1.460    REG_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.934     1.177    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDRE (Prop_fdre_C_Q)         0.141     1.318 r  REG_reg[7]/Q
                         net (fo=3, routed)           0.120     1.438    REG_reg[7]
    SLICE_X105Y142       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.546 r  REG_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.546    REG_reg[4]_i_1_n_4
    SLICE_X105Y142       FDRE                                         r  REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.098     1.529    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[7]/C
                         clock pessimism             -0.352     1.177    
    SLICE_X105Y142       FDRE (Hold_fdre_C_D)         0.105     1.282    REG_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 REG_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.956     1.199    _sys_clock_ibufg_O
    SLICE_X105Y146       FDRE                                         r  REG_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y146       FDRE (Prop_fdre_C_Q)         0.141     1.340 r  REG_reg[20]/Q
                         net (fo=3, routed)           0.117     1.457    REG_reg[20]
    SLICE_X105Y146       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.572 r  REG_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.572    REG_reg[20]_i_1_n_7
    SLICE_X105Y146       FDRE                                         r  REG_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.122     1.552    _sys_clock_ibufg_O
    SLICE_X105Y146       FDRE                                         r  REG_reg[20]/C
                         clock pessimism             -0.354     1.199    
    SLICE_X105Y146       FDRE (Hold_fdre_C_D)         0.105     1.304    REG_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.934     1.177    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDRE (Prop_fdre_C_Q)         0.141     1.318 r  REG_reg[4]/Q
                         net (fo=3, routed)           0.117     1.435    REG_reg[4]
    SLICE_X105Y142       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.550 r  REG_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.550    REG_reg[4]_i_1_n_7
    SLICE_X105Y142       FDRE                                         r  REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.098     1.529    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[4]/C
                         clock pessimism             -0.352     1.177    
    SLICE_X105Y142       FDRE (Hold_fdre_C_D)         0.105     1.282    REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 REG_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.974     1.217    _sys_clock_ibufg_O
    SLICE_X105Y144       FDRE                                         r  REG_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y144       FDRE (Prop_fdre_C_Q)         0.141     1.358 r  REG_reg[14]/Q
                         net (fo=3, routed)           0.122     1.480    REG_reg[14]
    SLICE_X105Y144       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.591 r  REG_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.591    REG_reg[12]_i_1_n_5
    SLICE_X105Y144       FDRE                                         r  REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.148     1.579    _sys_clock_ibufg_O
    SLICE_X105Y144       FDRE                                         r  REG_reg[14]/C
                         clock pessimism             -0.362     1.217    
    SLICE_X105Y144       FDRE (Hold_fdre_C_D)         0.105     1.322    REG_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X101Y144   REG_1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X105Y141   REG_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X105Y143   REG_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X105Y143   REG_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X105Y144   REG_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X105Y144   REG_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X105Y144   REG_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X105Y144   REG_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X105Y145   REG_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X101Y144   REG_1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X101Y144   REG_1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y141   REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y141   REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y143   REG_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y143   REG_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y143   REG_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y143   REG_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X101Y144   REG_1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X101Y144   REG_1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y141   REG_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y141   REG_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y143   REG_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y143   REG_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y143   REG_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X105Y143   REG_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_harnessSysPLLNode
  To Clock:  clk_out1_harnessSysPLLNode

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        19.379ns  (logic 8.070ns (41.642%)  route 11.309ns (58.358%))
  Logic Levels:           30  (CARRY4=17 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 18.247 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.657    -1.162    chiptop0/system/fbus/tsi2tl/clk_out1
    SLICE_X94Y155        FDRE                                         r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.644 r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/Q
                         net (fo=4, routed)           0.437    -0.207    chiptop0/system/fbus/tsi2tl/Q[6]
    SLICE_X93Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.467 r  chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2_n_0
    SLICE_X93Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.581 r  chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.581    chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2_n_0
    SLICE_X93Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.915 r  chiptop0/system/fbus/tsi2tl/addr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.711     1.626    chiptop0/system/fbus/tsi2tl/_GEN[17]
    SLICE_X93Y164        LUT2 (Prop_lut2_I0_O)        0.303     1.929 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.929    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15_n_0
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.479    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9_n_0
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.593    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11_n_0
    SLICE_X93Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.707    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9_n_0
    SLICE_X93Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.821    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11_n_0
    SLICE_X93Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.935    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9_n_0
    SLICE_X93Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.049    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11_n_0
    SLICE_X93Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.163 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.163    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9_n_0
    SLICE_X93Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.277 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.277    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11_n_0
    SLICE_X93Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.391 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.391    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9_n_0
    SLICE_X93Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.505 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.505    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11_n_0
    SLICE_X93Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.619 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.009     3.628    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9_n_0
    SLICE_X93Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.962 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_8/O[1]
                         net (fo=6, routed)           1.001     4.963    chiptop0/system/fbus/tsi2tl/_GEN_0[61]
    SLICE_X92Y171        LUT4 (Prop_lut4_I0_O)        0.303     5.266 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6/O
                         net (fo=1, routed)           0.000     5.266    chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6_n_0
    SLICE_X92Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.799 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6/CO[3]
                         net (fo=159, routed)         1.385     7.183    chiptop0/system/fbus/tsi2tl/raw_size1
    SLICE_X88Y172        LUT5 (Prop_lut5_I3_O)        0.150     7.333 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_150/O
                         net (fo=2, routed)           0.849     8.182    chiptop0/system/fbus/tsi2tl/p_1_in4_out[0]
    SLICE_X89Y172        LUT4 (Prop_lut4_I1_O)        0.376     8.558 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99/O
                         net (fo=3, routed)           0.585     9.143    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99_n_0
    SLICE_X89Y170        LUT3 (Prop_lut3_I2_O)        0.355     9.498 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77/O
                         net (fo=4, routed)           0.827    10.325    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I1_O)        0.355    10.680 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92/O
                         net (fo=2, routed)           0.669    11.349    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I4_O)        0.360    11.709 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32/O
                         net (fo=2, routed)           0.812    12.521    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32_n_0
    SLICE_X89Y167        LUT5 (Prop_lut5_I3_O)        0.326    12.847 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13/O
                         net (fo=2, routed)           0.784    13.632    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13_n_0
    SLICE_X97Y167        LUT4 (Prop_lut4_I3_O)        0.124    13.756 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.756    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4_n_0
    SLICE_X97Y167        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.292 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0/CO[2]
                         net (fo=1, routed)           0.823    15.115    chiptop0/system/fbus/tsi2tl/pow2size0[6]
    SLICE_X99Y166        LUT4 (Prop_lut4_I0_O)        0.313    15.428 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0/O
                         net (fo=1, routed)           0.403    15.831    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0_n_0
    SLICE_X99Y165        LUT4 (Prop_lut4_I0_O)        0.124    15.955 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_7__0/O
                         net (fo=9, routed)           0.459    16.414    chiptop0/system/fbus/tsi2tl/pow2size__5
    SLICE_X97Y164        LUT2 (Prop_lut2_I0_O)        0.124    16.538 f  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0/O
                         net (fo=9, routed)           0.942    17.480    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0_n_0
    SLICE_X103Y165       LUT6 (Prop_lut6_I1_O)        0.124    17.604 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_48_53_i_3__3/O
                         net (fo=1, routed)           0.613    18.217    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/DIB1
    SLICE_X102Y165       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.540    18.247    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/WCLK
    SLICE_X102Y165       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMB_D1/CLK
                         clock pessimism              0.552    18.799    
                         clock uncertainty           -0.122    18.676    
    SLICE_X102Y165       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    18.448    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.448    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        19.056ns  (logic 8.066ns (42.327%)  route 10.990ns (57.673%))
  Logic Levels:           30  (CARRY4=17 LUT2=2 LUT3=1 LUT4=6 LUT5=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 18.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.657    -1.162    chiptop0/system/fbus/tsi2tl/clk_out1
    SLICE_X94Y155        FDRE                                         r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.644 r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/Q
                         net (fo=4, routed)           0.437    -0.207    chiptop0/system/fbus/tsi2tl/Q[6]
    SLICE_X93Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.467 r  chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2_n_0
    SLICE_X93Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.581 r  chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.581    chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2_n_0
    SLICE_X93Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.915 r  chiptop0/system/fbus/tsi2tl/addr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.711     1.626    chiptop0/system/fbus/tsi2tl/_GEN[17]
    SLICE_X93Y164        LUT2 (Prop_lut2_I0_O)        0.303     1.929 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.929    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15_n_0
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.479    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9_n_0
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.593    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11_n_0
    SLICE_X93Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.707    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9_n_0
    SLICE_X93Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.821    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11_n_0
    SLICE_X93Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.935    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9_n_0
    SLICE_X93Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.049    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11_n_0
    SLICE_X93Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.163 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.163    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9_n_0
    SLICE_X93Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.277 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.277    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11_n_0
    SLICE_X93Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.391 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.391    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9_n_0
    SLICE_X93Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.505 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.505    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11_n_0
    SLICE_X93Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.619 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.009     3.628    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9_n_0
    SLICE_X93Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.962 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_8/O[1]
                         net (fo=6, routed)           1.001     4.963    chiptop0/system/fbus/tsi2tl/_GEN_0[61]
    SLICE_X92Y171        LUT4 (Prop_lut4_I0_O)        0.303     5.266 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6/O
                         net (fo=1, routed)           0.000     5.266    chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6_n_0
    SLICE_X92Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.799 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6/CO[3]
                         net (fo=159, routed)         1.385     7.183    chiptop0/system/fbus/tsi2tl/raw_size1
    SLICE_X88Y172        LUT5 (Prop_lut5_I3_O)        0.150     7.333 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_150/O
                         net (fo=2, routed)           0.849     8.182    chiptop0/system/fbus/tsi2tl/p_1_in4_out[0]
    SLICE_X89Y172        LUT4 (Prop_lut4_I1_O)        0.376     8.558 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99/O
                         net (fo=3, routed)           0.585     9.143    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99_n_0
    SLICE_X89Y170        LUT3 (Prop_lut3_I2_O)        0.355     9.498 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77/O
                         net (fo=4, routed)           0.827    10.325    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I1_O)        0.355    10.680 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92/O
                         net (fo=2, routed)           0.669    11.349    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I4_O)        0.360    11.709 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32/O
                         net (fo=2, routed)           0.812    12.521    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32_n_0
    SLICE_X89Y167        LUT5 (Prop_lut5_I3_O)        0.326    12.847 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13/O
                         net (fo=2, routed)           0.784    13.632    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13_n_0
    SLICE_X97Y167        LUT4 (Prop_lut4_I3_O)        0.124    13.756 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.756    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4_n_0
    SLICE_X97Y167        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.292 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0/CO[2]
                         net (fo=1, routed)           0.823    15.115    chiptop0/system/fbus/tsi2tl/pow2size0[6]
    SLICE_X99Y166        LUT4 (Prop_lut4_I0_O)        0.313    15.428 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0/O
                         net (fo=1, routed)           0.403    15.831    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0_n_0
    SLICE_X99Y165        LUT4 (Prop_lut4_I0_O)        0.124    15.955 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_7__0/O
                         net (fo=9, routed)           0.459    16.414    chiptop0/system/fbus/tsi2tl/pow2size__5
    SLICE_X97Y164        LUT2 (Prop_lut2_I0_O)        0.124    16.538 f  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0/O
                         net (fo=9, routed)           0.462    17.000    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0_n_0
    SLICE_X99Y165        LUT4 (Prop_lut4_I0_O)        0.120    17.120 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_2__1/O
                         net (fo=1, routed)           0.775    17.894    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/DIA0
    SLICE_X102Y154       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.546    18.253    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/WCLK
    SLICE_X102Y154       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMA/CLK
                         clock pessimism              0.552    18.805    
                         clock uncertainty           -0.122    18.682    
    SLICE_X102Y154       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.364    18.318    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         18.318    
                         arrival time                         -17.894    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        19.143ns  (logic 8.266ns (43.179%)  route 10.877ns (56.821%))
  Logic Levels:           30  (CARRY4=17 LUT2=1 LUT3=1 LUT4=6 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.757ns = ( 18.243 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.657    -1.162    chiptop0/system/fbus/tsi2tl/clk_out1
    SLICE_X94Y155        FDRE                                         r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.644 r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/Q
                         net (fo=4, routed)           0.437    -0.207    chiptop0/system/fbus/tsi2tl/Q[6]
    SLICE_X93Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.467 r  chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2_n_0
    SLICE_X93Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.581 r  chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.581    chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2_n_0
    SLICE_X93Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.915 r  chiptop0/system/fbus/tsi2tl/addr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.711     1.626    chiptop0/system/fbus/tsi2tl/_GEN[17]
    SLICE_X93Y164        LUT2 (Prop_lut2_I0_O)        0.303     1.929 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.929    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15_n_0
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.479    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9_n_0
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.593    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11_n_0
    SLICE_X93Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.707    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9_n_0
    SLICE_X93Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.821    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11_n_0
    SLICE_X93Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.935    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9_n_0
    SLICE_X93Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.049    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11_n_0
    SLICE_X93Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.163 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.163    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9_n_0
    SLICE_X93Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.277 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.277    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11_n_0
    SLICE_X93Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.391 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.391    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9_n_0
    SLICE_X93Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.505 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.505    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11_n_0
    SLICE_X93Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.619 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.009     3.628    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9_n_0
    SLICE_X93Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.962 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_8/O[1]
                         net (fo=6, routed)           1.001     4.963    chiptop0/system/fbus/tsi2tl/_GEN_0[61]
    SLICE_X92Y171        LUT4 (Prop_lut4_I0_O)        0.303     5.266 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6/O
                         net (fo=1, routed)           0.000     5.266    chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6_n_0
    SLICE_X92Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.799 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6/CO[3]
                         net (fo=159, routed)         1.385     7.183    chiptop0/system/fbus/tsi2tl/raw_size1
    SLICE_X88Y172        LUT5 (Prop_lut5_I3_O)        0.150     7.333 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_150/O
                         net (fo=2, routed)           0.849     8.182    chiptop0/system/fbus/tsi2tl/p_1_in4_out[0]
    SLICE_X89Y172        LUT4 (Prop_lut4_I1_O)        0.376     8.558 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99/O
                         net (fo=3, routed)           0.585     9.143    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99_n_0
    SLICE_X89Y170        LUT3 (Prop_lut3_I2_O)        0.355     9.498 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77/O
                         net (fo=4, routed)           0.827    10.325    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I1_O)        0.355    10.680 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92/O
                         net (fo=2, routed)           0.669    11.349    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I4_O)        0.360    11.709 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32/O
                         net (fo=2, routed)           0.812    12.521    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32_n_0
    SLICE_X89Y167        LUT5 (Prop_lut5_I3_O)        0.326    12.847 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13/O
                         net (fo=2, routed)           0.784    13.632    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13_n_0
    SLICE_X97Y167        LUT4 (Prop_lut4_I3_O)        0.124    13.756 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.756    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4_n_0
    SLICE_X97Y167        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.292 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0/CO[2]
                         net (fo=1, routed)           0.823    15.115    chiptop0/system/fbus/tsi2tl/pow2size0[6]
    SLICE_X99Y166        LUT4 (Prop_lut4_I0_O)        0.313    15.428 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0/O
                         net (fo=1, routed)           0.403    15.831    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0_n_0
    SLICE_X99Y165        LUT4 (Prop_lut4_I0_O)        0.124    15.955 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_7__0/O
                         net (fo=9, routed)           0.604    16.559    chiptop0/system/fbus/tsi2tl/pow2size__5
    SLICE_X99Y164        LUT4 (Prop_lut4_I3_O)        0.118    16.677 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_54_59_i_8__0/O
                         net (fo=2, routed)           0.449    17.126    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_54_59_i_8__0_n_0
    SLICE_X99Y164        LUT6 (Prop_lut6_I5_O)        0.326    17.452 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_54_59_i_1__3/O
                         net (fo=1, routed)           0.529    17.981    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/DIA1
    SLICE_X98Y164        RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.536    18.243    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/WCLK
    SLICE_X98Y164        RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMA_D1/CLK
                         clock pessimism              0.552    18.795    
                         clock uncertainty           -0.122    18.672    
    SLICE_X98Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.414    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -17.981    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        19.091ns  (logic 8.266ns (43.297%)  route 10.825ns (56.703%))
  Logic Levels:           30  (CARRY4=17 LUT2=1 LUT3=1 LUT4=6 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.757ns = ( 18.243 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.657    -1.162    chiptop0/system/fbus/tsi2tl/clk_out1
    SLICE_X94Y155        FDRE                                         r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.644 r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/Q
                         net (fo=4, routed)           0.437    -0.207    chiptop0/system/fbus/tsi2tl/Q[6]
    SLICE_X93Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.467 r  chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2_n_0
    SLICE_X93Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.581 r  chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.581    chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2_n_0
    SLICE_X93Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.915 r  chiptop0/system/fbus/tsi2tl/addr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.711     1.626    chiptop0/system/fbus/tsi2tl/_GEN[17]
    SLICE_X93Y164        LUT2 (Prop_lut2_I0_O)        0.303     1.929 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.929    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15_n_0
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.479    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9_n_0
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.593    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11_n_0
    SLICE_X93Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.707    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9_n_0
    SLICE_X93Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.821    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11_n_0
    SLICE_X93Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.935    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9_n_0
    SLICE_X93Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.049    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11_n_0
    SLICE_X93Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.163 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.163    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9_n_0
    SLICE_X93Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.277 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.277    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11_n_0
    SLICE_X93Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.391 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.391    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9_n_0
    SLICE_X93Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.505 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.505    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11_n_0
    SLICE_X93Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.619 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.009     3.628    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9_n_0
    SLICE_X93Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.962 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_8/O[1]
                         net (fo=6, routed)           1.001     4.963    chiptop0/system/fbus/tsi2tl/_GEN_0[61]
    SLICE_X92Y171        LUT4 (Prop_lut4_I0_O)        0.303     5.266 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6/O
                         net (fo=1, routed)           0.000     5.266    chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6_n_0
    SLICE_X92Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.799 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6/CO[3]
                         net (fo=159, routed)         1.385     7.183    chiptop0/system/fbus/tsi2tl/raw_size1
    SLICE_X88Y172        LUT5 (Prop_lut5_I3_O)        0.150     7.333 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_150/O
                         net (fo=2, routed)           0.849     8.182    chiptop0/system/fbus/tsi2tl/p_1_in4_out[0]
    SLICE_X89Y172        LUT4 (Prop_lut4_I1_O)        0.376     8.558 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99/O
                         net (fo=3, routed)           0.585     9.143    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99_n_0
    SLICE_X89Y170        LUT3 (Prop_lut3_I2_O)        0.355     9.498 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77/O
                         net (fo=4, routed)           0.827    10.325    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I1_O)        0.355    10.680 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92/O
                         net (fo=2, routed)           0.669    11.349    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I4_O)        0.360    11.709 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32/O
                         net (fo=2, routed)           0.812    12.521    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32_n_0
    SLICE_X89Y167        LUT5 (Prop_lut5_I3_O)        0.326    12.847 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13/O
                         net (fo=2, routed)           0.784    13.632    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13_n_0
    SLICE_X97Y167        LUT4 (Prop_lut4_I3_O)        0.124    13.756 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.756    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4_n_0
    SLICE_X97Y167        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.292 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0/CO[2]
                         net (fo=1, routed)           0.823    15.115    chiptop0/system/fbus/tsi2tl/pow2size0[6]
    SLICE_X99Y166        LUT4 (Prop_lut4_I0_O)        0.313    15.428 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0/O
                         net (fo=1, routed)           0.403    15.831    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0_n_0
    SLICE_X99Y165        LUT4 (Prop_lut4_I0_O)        0.124    15.955 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_7__0/O
                         net (fo=9, routed)           0.607    16.562    chiptop0/system/fbus/tsi2tl/pow2size__5
    SLICE_X99Y163        LUT4 (Prop_lut4_I3_O)        0.118    16.680 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_54_59_i_9__0/O
                         net (fo=2, routed)           0.449    17.129    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_54_59_i_9__0_n_0
    SLICE_X99Y163        LUT6 (Prop_lut6_I5_O)        0.326    17.455 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_54_59_i_3__3/O
                         net (fo=1, routed)           0.474    17.929    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/DIB1
    SLICE_X98Y164        RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.536    18.243    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/WCLK
    SLICE_X98Y164        RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMB_D1/CLK
                         clock pessimism              0.552    18.795    
                         clock uncertainty           -0.122    18.672    
    SLICE_X98Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    18.444    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                         -17.929    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        19.092ns  (logic 8.070ns (42.270%)  route 11.022ns (57.730%))
  Logic Levels:           30  (CARRY4=17 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 18.247 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.657    -1.162    chiptop0/system/fbus/tsi2tl/clk_out1
    SLICE_X94Y155        FDRE                                         r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.644 r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/Q
                         net (fo=4, routed)           0.437    -0.207    chiptop0/system/fbus/tsi2tl/Q[6]
    SLICE_X93Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.467 r  chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2_n_0
    SLICE_X93Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.581 r  chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.581    chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2_n_0
    SLICE_X93Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.915 r  chiptop0/system/fbus/tsi2tl/addr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.711     1.626    chiptop0/system/fbus/tsi2tl/_GEN[17]
    SLICE_X93Y164        LUT2 (Prop_lut2_I0_O)        0.303     1.929 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.929    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15_n_0
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.479    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9_n_0
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.593    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11_n_0
    SLICE_X93Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.707    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9_n_0
    SLICE_X93Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.821    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11_n_0
    SLICE_X93Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.935    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9_n_0
    SLICE_X93Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.049    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11_n_0
    SLICE_X93Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.163 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.163    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9_n_0
    SLICE_X93Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.277 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.277    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11_n_0
    SLICE_X93Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.391 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.391    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9_n_0
    SLICE_X93Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.505 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.505    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11_n_0
    SLICE_X93Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.619 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.009     3.628    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9_n_0
    SLICE_X93Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.962 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_8/O[1]
                         net (fo=6, routed)           1.001     4.963    chiptop0/system/fbus/tsi2tl/_GEN_0[61]
    SLICE_X92Y171        LUT4 (Prop_lut4_I0_O)        0.303     5.266 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6/O
                         net (fo=1, routed)           0.000     5.266    chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6_n_0
    SLICE_X92Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.799 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6/CO[3]
                         net (fo=159, routed)         1.385     7.183    chiptop0/system/fbus/tsi2tl/raw_size1
    SLICE_X88Y172        LUT5 (Prop_lut5_I3_O)        0.150     7.333 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_150/O
                         net (fo=2, routed)           0.849     8.182    chiptop0/system/fbus/tsi2tl/p_1_in4_out[0]
    SLICE_X89Y172        LUT4 (Prop_lut4_I1_O)        0.376     8.558 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99/O
                         net (fo=3, routed)           0.585     9.143    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99_n_0
    SLICE_X89Y170        LUT3 (Prop_lut3_I2_O)        0.355     9.498 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77/O
                         net (fo=4, routed)           0.827    10.325    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I1_O)        0.355    10.680 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92/O
                         net (fo=2, routed)           0.669    11.349    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I4_O)        0.360    11.709 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32/O
                         net (fo=2, routed)           0.812    12.521    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32_n_0
    SLICE_X89Y167        LUT5 (Prop_lut5_I3_O)        0.326    12.847 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13/O
                         net (fo=2, routed)           0.784    13.632    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13_n_0
    SLICE_X97Y167        LUT4 (Prop_lut4_I3_O)        0.124    13.756 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.756    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4_n_0
    SLICE_X97Y167        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.292 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0/CO[2]
                         net (fo=1, routed)           0.823    15.115    chiptop0/system/fbus/tsi2tl/pow2size0[6]
    SLICE_X99Y166        LUT4 (Prop_lut4_I0_O)        0.313    15.428 f  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0/O
                         net (fo=1, routed)           0.403    15.831    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0_n_0
    SLICE_X99Y165        LUT4 (Prop_lut4_I0_O)        0.124    15.955 f  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_7__0/O
                         net (fo=9, routed)           0.459    16.414    chiptop0/system/fbus/tsi2tl/pow2size__5
    SLICE_X97Y164        LUT2 (Prop_lut2_I0_O)        0.124    16.538 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0/O
                         net (fo=9, routed)           0.888    17.426    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0_n_0
    SLICE_X103Y165       LUT6 (Prop_lut6_I0_O)        0.124    17.550 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_48_53_i_6__3/O
                         net (fo=1, routed)           0.379    17.929    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/DIC0
    SLICE_X102Y165       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.540    18.247    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/WCLK
    SLICE_X102Y165       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMC/CLK
                         clock pessimism              0.552    18.799    
                         clock uncertainty           -0.122    18.676    
    SLICE_X102Y165       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    18.501    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                         -17.929    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        18.972ns  (logic 8.070ns (42.537%)  route 10.902ns (57.463%))
  Logic Levels:           30  (CARRY4=17 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.757ns = ( 18.243 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.657    -1.162    chiptop0/system/fbus/tsi2tl/clk_out1
    SLICE_X94Y155        FDRE                                         r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.644 r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/Q
                         net (fo=4, routed)           0.437    -0.207    chiptop0/system/fbus/tsi2tl/Q[6]
    SLICE_X93Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.467 r  chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2_n_0
    SLICE_X93Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.581 r  chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.581    chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2_n_0
    SLICE_X93Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.915 r  chiptop0/system/fbus/tsi2tl/addr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.711     1.626    chiptop0/system/fbus/tsi2tl/_GEN[17]
    SLICE_X93Y164        LUT2 (Prop_lut2_I0_O)        0.303     1.929 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.929    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15_n_0
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.479    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9_n_0
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.593    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11_n_0
    SLICE_X93Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.707    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9_n_0
    SLICE_X93Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.821    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11_n_0
    SLICE_X93Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.935    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9_n_0
    SLICE_X93Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.049    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11_n_0
    SLICE_X93Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.163 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.163    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9_n_0
    SLICE_X93Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.277 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.277    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11_n_0
    SLICE_X93Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.391 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.391    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9_n_0
    SLICE_X93Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.505 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.505    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11_n_0
    SLICE_X93Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.619 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.009     3.628    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9_n_0
    SLICE_X93Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.962 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_8/O[1]
                         net (fo=6, routed)           1.001     4.963    chiptop0/system/fbus/tsi2tl/_GEN_0[61]
    SLICE_X92Y171        LUT4 (Prop_lut4_I0_O)        0.303     5.266 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6/O
                         net (fo=1, routed)           0.000     5.266    chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6_n_0
    SLICE_X92Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.799 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6/CO[3]
                         net (fo=159, routed)         1.385     7.183    chiptop0/system/fbus/tsi2tl/raw_size1
    SLICE_X88Y172        LUT5 (Prop_lut5_I3_O)        0.150     7.333 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_150/O
                         net (fo=2, routed)           0.849     8.182    chiptop0/system/fbus/tsi2tl/p_1_in4_out[0]
    SLICE_X89Y172        LUT4 (Prop_lut4_I1_O)        0.376     8.558 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99/O
                         net (fo=3, routed)           0.585     9.143    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99_n_0
    SLICE_X89Y170        LUT3 (Prop_lut3_I2_O)        0.355     9.498 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77/O
                         net (fo=4, routed)           0.827    10.325    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I1_O)        0.355    10.680 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92/O
                         net (fo=2, routed)           0.669    11.349    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I4_O)        0.360    11.709 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32/O
                         net (fo=2, routed)           0.812    12.521    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32_n_0
    SLICE_X89Y167        LUT5 (Prop_lut5_I3_O)        0.326    12.847 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13/O
                         net (fo=2, routed)           0.784    13.632    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13_n_0
    SLICE_X97Y167        LUT4 (Prop_lut4_I3_O)        0.124    13.756 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.756    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4_n_0
    SLICE_X97Y167        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.292 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0/CO[2]
                         net (fo=1, routed)           0.823    15.115    chiptop0/system/fbus/tsi2tl/pow2size0[6]
    SLICE_X99Y166        LUT4 (Prop_lut4_I0_O)        0.313    15.428 f  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0/O
                         net (fo=1, routed)           0.403    15.831    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0_n_0
    SLICE_X99Y165        LUT4 (Prop_lut4_I0_O)        0.124    15.955 f  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_7__0/O
                         net (fo=9, routed)           0.459    16.414    chiptop0/system/fbus/tsi2tl/pow2size__5
    SLICE_X97Y164        LUT2 (Prop_lut2_I0_O)        0.124    16.538 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0/O
                         net (fo=9, routed)           0.816    17.354    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0_n_0
    SLICE_X99Y164        LUT6 (Prop_lut6_I0_O)        0.124    17.478 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_54_59_i_4__2/O
                         net (fo=1, routed)           0.332    17.809    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/DIB0
    SLICE_X98Y164        RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.536    18.243    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/WCLK
    SLICE_X98Y164        RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMB/CLK
                         clock pessimism              0.552    18.795    
                         clock uncertainty           -0.122    18.672    
    SLICE_X98Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    18.487    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                         -17.809    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 8.070ns (42.681%)  route 10.838ns (57.319%))
  Logic Levels:           30  (CARRY4=17 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 18.247 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.657    -1.162    chiptop0/system/fbus/tsi2tl/clk_out1
    SLICE_X94Y155        FDRE                                         r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.644 r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/Q
                         net (fo=4, routed)           0.437    -0.207    chiptop0/system/fbus/tsi2tl/Q[6]
    SLICE_X93Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.467 r  chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2_n_0
    SLICE_X93Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.581 r  chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.581    chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2_n_0
    SLICE_X93Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.915 r  chiptop0/system/fbus/tsi2tl/addr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.711     1.626    chiptop0/system/fbus/tsi2tl/_GEN[17]
    SLICE_X93Y164        LUT2 (Prop_lut2_I0_O)        0.303     1.929 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.929    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15_n_0
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.479    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9_n_0
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.593    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11_n_0
    SLICE_X93Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.707    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9_n_0
    SLICE_X93Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.821    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11_n_0
    SLICE_X93Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.935    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9_n_0
    SLICE_X93Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.049    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11_n_0
    SLICE_X93Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.163 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.163    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9_n_0
    SLICE_X93Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.277 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.277    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11_n_0
    SLICE_X93Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.391 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.391    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9_n_0
    SLICE_X93Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.505 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.505    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11_n_0
    SLICE_X93Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.619 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.009     3.628    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9_n_0
    SLICE_X93Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.962 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_8/O[1]
                         net (fo=6, routed)           1.001     4.963    chiptop0/system/fbus/tsi2tl/_GEN_0[61]
    SLICE_X92Y171        LUT4 (Prop_lut4_I0_O)        0.303     5.266 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6/O
                         net (fo=1, routed)           0.000     5.266    chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6_n_0
    SLICE_X92Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.799 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6/CO[3]
                         net (fo=159, routed)         1.385     7.183    chiptop0/system/fbus/tsi2tl/raw_size1
    SLICE_X88Y172        LUT5 (Prop_lut5_I3_O)        0.150     7.333 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_150/O
                         net (fo=2, routed)           0.849     8.182    chiptop0/system/fbus/tsi2tl/p_1_in4_out[0]
    SLICE_X89Y172        LUT4 (Prop_lut4_I1_O)        0.376     8.558 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99/O
                         net (fo=3, routed)           0.585     9.143    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99_n_0
    SLICE_X89Y170        LUT3 (Prop_lut3_I2_O)        0.355     9.498 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77/O
                         net (fo=4, routed)           0.827    10.325    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I1_O)        0.355    10.680 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92/O
                         net (fo=2, routed)           0.669    11.349    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I4_O)        0.360    11.709 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32/O
                         net (fo=2, routed)           0.812    12.521    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32_n_0
    SLICE_X89Y167        LUT5 (Prop_lut5_I3_O)        0.326    12.847 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13/O
                         net (fo=2, routed)           0.784    13.632    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13_n_0
    SLICE_X97Y167        LUT4 (Prop_lut4_I3_O)        0.124    13.756 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.756    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4_n_0
    SLICE_X97Y167        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.292 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0/CO[2]
                         net (fo=1, routed)           0.823    15.115    chiptop0/system/fbus/tsi2tl/pow2size0[6]
    SLICE_X99Y166        LUT4 (Prop_lut4_I0_O)        0.313    15.428 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0/O
                         net (fo=1, routed)           0.403    15.831    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0_n_0
    SLICE_X99Y165        LUT4 (Prop_lut4_I0_O)        0.124    15.955 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_7__0/O
                         net (fo=9, routed)           0.459    16.414    chiptop0/system/fbus/tsi2tl/pow2size__5
    SLICE_X97Y164        LUT2 (Prop_lut2_I0_O)        0.124    16.538 f  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0/O
                         net (fo=9, routed)           0.893    17.431    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0_n_0
    SLICE_X103Y165       LUT6 (Prop_lut6_I1_O)        0.124    17.555 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_48_53_i_5__3/O
                         net (fo=1, routed)           0.190    17.745    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/DIC1
    SLICE_X102Y165       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.540    18.247    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/WCLK
    SLICE_X102Y165       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMC_D1/CLK
                         clock pessimism              0.552    18.799    
                         clock uncertainty           -0.122    18.676    
    SLICE_X102Y165       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.427    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        18.983ns  (logic 8.070ns (42.511%)  route 10.913ns (57.489%))
  Logic Levels:           30  (CARRY4=17 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.757ns = ( 18.243 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.657    -1.162    chiptop0/system/fbus/tsi2tl/clk_out1
    SLICE_X94Y155        FDRE                                         r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.644 r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/Q
                         net (fo=4, routed)           0.437    -0.207    chiptop0/system/fbus/tsi2tl/Q[6]
    SLICE_X93Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.467 r  chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2_n_0
    SLICE_X93Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.581 r  chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.581    chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2_n_0
    SLICE_X93Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.915 r  chiptop0/system/fbus/tsi2tl/addr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.711     1.626    chiptop0/system/fbus/tsi2tl/_GEN[17]
    SLICE_X93Y164        LUT2 (Prop_lut2_I0_O)        0.303     1.929 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.929    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15_n_0
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.479    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9_n_0
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.593    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11_n_0
    SLICE_X93Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.707    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9_n_0
    SLICE_X93Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.821    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11_n_0
    SLICE_X93Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.935    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9_n_0
    SLICE_X93Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.049    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11_n_0
    SLICE_X93Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.163 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.163    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9_n_0
    SLICE_X93Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.277 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.277    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11_n_0
    SLICE_X93Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.391 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.391    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9_n_0
    SLICE_X93Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.505 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.505    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11_n_0
    SLICE_X93Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.619 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.009     3.628    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9_n_0
    SLICE_X93Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.962 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_8/O[1]
                         net (fo=6, routed)           1.001     4.963    chiptop0/system/fbus/tsi2tl/_GEN_0[61]
    SLICE_X92Y171        LUT4 (Prop_lut4_I0_O)        0.303     5.266 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6/O
                         net (fo=1, routed)           0.000     5.266    chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6_n_0
    SLICE_X92Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.799 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6/CO[3]
                         net (fo=159, routed)         1.385     7.183    chiptop0/system/fbus/tsi2tl/raw_size1
    SLICE_X88Y172        LUT5 (Prop_lut5_I3_O)        0.150     7.333 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_150/O
                         net (fo=2, routed)           0.849     8.182    chiptop0/system/fbus/tsi2tl/p_1_in4_out[0]
    SLICE_X89Y172        LUT4 (Prop_lut4_I1_O)        0.376     8.558 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99/O
                         net (fo=3, routed)           0.585     9.143    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99_n_0
    SLICE_X89Y170        LUT3 (Prop_lut3_I2_O)        0.355     9.498 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77/O
                         net (fo=4, routed)           0.827    10.325    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I1_O)        0.355    10.680 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92/O
                         net (fo=2, routed)           0.669    11.349    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I4_O)        0.360    11.709 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32/O
                         net (fo=2, routed)           0.812    12.521    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32_n_0
    SLICE_X89Y167        LUT5 (Prop_lut5_I3_O)        0.326    12.847 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13/O
                         net (fo=2, routed)           0.784    13.632    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13_n_0
    SLICE_X97Y167        LUT4 (Prop_lut4_I3_O)        0.124    13.756 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.756    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4_n_0
    SLICE_X97Y167        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.292 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0/CO[2]
                         net (fo=1, routed)           0.823    15.115    chiptop0/system/fbus/tsi2tl/pow2size0[6]
    SLICE_X99Y166        LUT4 (Prop_lut4_I0_O)        0.313    15.428 f  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0/O
                         net (fo=1, routed)           0.403    15.831    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0_n_0
    SLICE_X99Y165        LUT4 (Prop_lut4_I0_O)        0.124    15.955 f  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_7__0/O
                         net (fo=9, routed)           0.459    16.414    chiptop0/system/fbus/tsi2tl/pow2size__5
    SLICE_X97Y164        LUT2 (Prop_lut2_I0_O)        0.124    16.538 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0/O
                         net (fo=9, routed)           0.829    17.367    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0_n_0
    SLICE_X99Y163        LUT6 (Prop_lut6_I0_O)        0.124    17.491 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_54_59_i_2__3/O
                         net (fo=1, routed)           0.330    17.821    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/DIA0
    SLICE_X98Y164        RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.536    18.243    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/WCLK
    SLICE_X98Y164        RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMA/CLK
                         clock pessimism              0.552    18.795    
                         clock uncertainty           -0.122    18.672    
    SLICE_X98Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    18.511    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                         -17.821    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        18.954ns  (logic 8.070ns (42.577%)  route 10.884ns (57.423%))
  Logic Levels:           30  (CARRY4=17 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 18.247 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.657    -1.162    chiptop0/system/fbus/tsi2tl/clk_out1
    SLICE_X94Y155        FDRE                                         r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.644 r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/Q
                         net (fo=4, routed)           0.437    -0.207    chiptop0/system/fbus/tsi2tl/Q[6]
    SLICE_X93Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.467 r  chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2_n_0
    SLICE_X93Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.581 r  chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.581    chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2_n_0
    SLICE_X93Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.915 r  chiptop0/system/fbus/tsi2tl/addr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.711     1.626    chiptop0/system/fbus/tsi2tl/_GEN[17]
    SLICE_X93Y164        LUT2 (Prop_lut2_I0_O)        0.303     1.929 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.929    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15_n_0
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.479    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9_n_0
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.593    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11_n_0
    SLICE_X93Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.707    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9_n_0
    SLICE_X93Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.821    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11_n_0
    SLICE_X93Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.935    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9_n_0
    SLICE_X93Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.049    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11_n_0
    SLICE_X93Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.163 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.163    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9_n_0
    SLICE_X93Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.277 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.277    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11_n_0
    SLICE_X93Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.391 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.391    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9_n_0
    SLICE_X93Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.505 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.505    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11_n_0
    SLICE_X93Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.619 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.009     3.628    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9_n_0
    SLICE_X93Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.962 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_8/O[1]
                         net (fo=6, routed)           1.001     4.963    chiptop0/system/fbus/tsi2tl/_GEN_0[61]
    SLICE_X92Y171        LUT4 (Prop_lut4_I0_O)        0.303     5.266 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6/O
                         net (fo=1, routed)           0.000     5.266    chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6_n_0
    SLICE_X92Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.799 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6/CO[3]
                         net (fo=159, routed)         1.385     7.183    chiptop0/system/fbus/tsi2tl/raw_size1
    SLICE_X88Y172        LUT5 (Prop_lut5_I3_O)        0.150     7.333 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_150/O
                         net (fo=2, routed)           0.849     8.182    chiptop0/system/fbus/tsi2tl/p_1_in4_out[0]
    SLICE_X89Y172        LUT4 (Prop_lut4_I1_O)        0.376     8.558 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99/O
                         net (fo=3, routed)           0.585     9.143    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99_n_0
    SLICE_X89Y170        LUT3 (Prop_lut3_I2_O)        0.355     9.498 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77/O
                         net (fo=4, routed)           0.827    10.325    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I1_O)        0.355    10.680 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92/O
                         net (fo=2, routed)           0.669    11.349    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I4_O)        0.360    11.709 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32/O
                         net (fo=2, routed)           0.812    12.521    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32_n_0
    SLICE_X89Y167        LUT5 (Prop_lut5_I3_O)        0.326    12.847 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13/O
                         net (fo=2, routed)           0.784    13.632    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13_n_0
    SLICE_X97Y167        LUT4 (Prop_lut4_I3_O)        0.124    13.756 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.756    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4_n_0
    SLICE_X97Y167        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.292 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0/CO[2]
                         net (fo=1, routed)           0.823    15.115    chiptop0/system/fbus/tsi2tl/pow2size0[6]
    SLICE_X99Y166        LUT4 (Prop_lut4_I0_O)        0.313    15.428 f  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0/O
                         net (fo=1, routed)           0.403    15.831    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0_n_0
    SLICE_X99Y165        LUT4 (Prop_lut4_I0_O)        0.124    15.955 f  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_7__0/O
                         net (fo=9, routed)           0.459    16.414    chiptop0/system/fbus/tsi2tl/pow2size__5
    SLICE_X97Y164        LUT2 (Prop_lut2_I0_O)        0.124    16.538 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0/O
                         net (fo=9, routed)           0.940    17.478    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_8__0_n_0
    SLICE_X103Y165       LUT6 (Prop_lut6_I0_O)        0.124    17.602 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_48_53_i_4__3/O
                         net (fo=1, routed)           0.190    17.792    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/DIB0
    SLICE_X102Y165       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.540    18.247    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/WCLK
    SLICE_X102Y165       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMB/CLK
                         clock pessimism              0.552    18.799    
                         clock uncertainty           -0.122    18.676    
    SLICE_X102Y165       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    18.491    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         18.491    
                         arrival time                         -17.792    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        18.787ns  (logic 7.946ns (42.295%)  route 10.841ns (57.705%))
  Logic Levels:           29  (CARRY4=17 LUT2=1 LUT3=1 LUT4=5 LUT5=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 18.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.657    -1.162    chiptop0/system/fbus/tsi2tl/clk_out1
    SLICE_X94Y155        FDRE                                         r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.644 r  chiptop0/system/fbus/tsi2tl/addr_reg[9]/Q
                         net (fo=4, routed)           0.437    -0.207    chiptop0/system/fbus/tsi2tl/Q[6]
    SLICE_X93Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.467 r  chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    chiptop0/system/fbus/tsi2tl/addr_reg[11]_i_2_n_0
    SLICE_X93Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.581 r  chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.581    chiptop0/system/fbus/tsi2tl/addr_reg[15]_i_2_n_0
    SLICE_X93Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.915 r  chiptop0/system/fbus/tsi2tl/addr_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.711     1.626    chiptop0/system/fbus/tsi2tl/_GEN[17]
    SLICE_X93Y164        LUT2 (Prop_lut2_I0_O)        0.303     1.929 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.929    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_15_n_0
    SLICE_X93Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.479 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.479    chiptop0/system/fbus/tsi2tl/raw_size1_carry__0_i_9_n_0
    SLICE_X93Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.593 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.593    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_11_n_0
    SLICE_X93Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.707    chiptop0/system/fbus/tsi2tl/raw_size1_carry__1_i_9_n_0
    SLICE_X93Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.821    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_11_n_0
    SLICE_X93Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.935    chiptop0/system/fbus/tsi2tl/raw_size1_carry__2_i_9_n_0
    SLICE_X93Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.049    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_11_n_0
    SLICE_X93Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.163 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.163    chiptop0/system/fbus/tsi2tl/raw_size1_carry__3_i_9_n_0
    SLICE_X93Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.277 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.277    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_11_n_0
    SLICE_X93Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.391 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.391    chiptop0/system/fbus/tsi2tl/raw_size1_carry__4_i_9_n_0
    SLICE_X93Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.505 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.505    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_11_n_0
    SLICE_X93Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.619 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9/CO[3]
                         net (fo=1, routed)           0.009     3.628    chiptop0/system/fbus/tsi2tl/raw_size1_carry__5_i_9_n_0
    SLICE_X93Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.962 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_8/O[1]
                         net (fo=6, routed)           1.001     4.963    chiptop0/system/fbus/tsi2tl/_GEN_0[61]
    SLICE_X92Y171        LUT4 (Prop_lut4_I0_O)        0.303     5.266 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6/O
                         net (fo=1, routed)           0.000     5.266    chiptop0/system/fbus/tsi2tl/raw_size1_carry__6_i_6_n_0
    SLICE_X92Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.799 r  chiptop0/system/fbus/tsi2tl/raw_size1_carry__6/CO[3]
                         net (fo=159, routed)         1.385     7.183    chiptop0/system/fbus/tsi2tl/raw_size1
    SLICE_X88Y172        LUT5 (Prop_lut5_I3_O)        0.150     7.333 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_150/O
                         net (fo=2, routed)           0.849     8.182    chiptop0/system/fbus/tsi2tl/p_1_in4_out[0]
    SLICE_X89Y172        LUT4 (Prop_lut4_I1_O)        0.376     8.558 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99/O
                         net (fo=3, routed)           0.585     9.143    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_99_n_0
    SLICE_X89Y170        LUT3 (Prop_lut3_I2_O)        0.355     9.498 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77/O
                         net (fo=4, routed)           0.827    10.325    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_77_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I1_O)        0.355    10.680 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92/O
                         net (fo=2, routed)           0.669    11.349    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_92_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I4_O)        0.360    11.709 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32/O
                         net (fo=2, routed)           0.812    12.521    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry_i_32_n_0
    SLICE_X89Y167        LUT5 (Prop_lut5_I3_O)        0.326    12.847 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13/O
                         net (fo=2, routed)           0.784    13.632    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_13_n_0
    SLICE_X97Y167        LUT4 (Prop_lut4_I3_O)        0.124    13.756 r  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.756    chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0_i_4_n_0
    SLICE_X97Y167        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.292 f  chiptop0/system/fbus/tsi2tl/pow2size0__4_carry__0/CO[2]
                         net (fo=1, routed)           0.823    15.115    chiptop0/system/fbus/tsi2tl/pow2size0[6]
    SLICE_X99Y166        LUT4 (Prop_lut4_I0_O)        0.313    15.428 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0/O
                         net (fo=1, routed)           0.403    15.831    chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_9__0_n_0
    SLICE_X99Y165        LUT4 (Prop_lut4_I0_O)        0.124    15.955 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_7__0/O
                         net (fo=9, routed)           0.886    16.841    chiptop0/system/fbus/tsi2tl/pow2size__5
    SLICE_X99Y156        LUT5 (Prop_lut5_I0_O)        0.124    16.965 r  chiptop0/system/fbus/tsi2tl/Memory_reg_0_1_18_23_i_4__3/O
                         net (fo=1, routed)           0.660    17.625    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/DIB0
    SLICE_X102Y154       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.546    18.253    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/WCLK
    SLICE_X102Y154       RAMD32                                       r  chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMB/CLK
                         clock pessimism              0.552    18.805    
                         clock uncertainty           -0.122    18.682    
    SLICE_X102Y154       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    18.497    chiptop0/system/fbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         18.497    
                         arrival time                         -17.625    
  -------------------------------------------------------------------
                         slack                                  0.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/serdesser/des_4/data_3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_114_119/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.578    -0.722    chiptop0/system/serial_tl_domain/serdesser/des_4/clk_out1
    SLICE_X101Y162       FDRE                                         r  chiptop0/system/serial_tl_domain/serdesser/des_4/data_3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y162       FDRE (Prop_fdre_C_Q)         0.141    -0.581 r  chiptop0/system/serial_tl_domain/serdesser/des_4/data_3_reg[14]/Q
                         net (fo=1, routed)           0.113    -0.468    chiptop0/system/fbus/coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_114_119/DIB0
    SLICE_X102Y162       RAMD32                                       r  chiptop0/system/fbus/coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_114_119/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.849    -0.964    chiptop0/system/fbus/coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_114_119/WCLK
    SLICE_X102Y162       RAMD32                                       r  chiptop0/system/fbus/coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_114_119/RAMB/CLK
                         clock pessimism              0.280    -0.684    
    SLICE_X102Y162       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.538    chiptop0/system/fbus/coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_114_119/RAMB
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 chiptop0/system/fbus/uart_to_serial/rxm/shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/uart_to_serial/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.577    -0.723    chiptop0/system/fbus/uart_to_serial/rxm/clk_out1
    SLICE_X93Y157        FDRE                                         r  chiptop0/system/fbus/uart_to_serial/rxm/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.582 r  chiptop0/system/fbus/uart_to_serial/rxm/shifter_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.482    chiptop0/system/fbus/uart_to_serial/rxq/ram_ext/Memory_reg_0_7_0_5/DIA0
    SLICE_X94Y156        RAMD32                                       r  chiptop0/system/fbus/uart_to_serial/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.847    -0.966    chiptop0/system/fbus/uart_to_serial/rxq/ram_ext/Memory_reg_0_7_0_5/WCLK
    SLICE_X94Y156        RAMD32                                       r  chiptop0/system/fbus/uart_to_serial/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.260    -0.706    
    SLICE_X94Y156        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.559    chiptop0/system/fbus/uart_to_serial/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.588    -0.712    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/clk_out1
    SLICE_X107Y140       FDRE                                         r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.571 r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/Q
                         net (fo=10, routed)          0.285    -0.285    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/A0
    SLICE_X108Y140       RAMD32                                       r  phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.861    -0.953    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/WCLK
    SLICE_X108Y140       RAMD32                                       r  phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/DP/CLK
                         clock pessimism              0.280    -0.673    
    SLICE_X108Y140       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.363    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/DP
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.588    -0.712    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/clk_out1
    SLICE_X107Y140       FDRE                                         r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.571 r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/Q
                         net (fo=10, routed)          0.285    -0.285    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/A0
    SLICE_X108Y140       RAMD32                                       r  phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.861    -0.953    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/WCLK
    SLICE_X108Y140       RAMD32                                       r  phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/SP/CLK
                         clock pessimism              0.280    -0.673    
    SLICE_X108Y140       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.363    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5/SP
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.588    -0.712    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/clk_out1
    SLICE_X107Y140       FDRE                                         r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.571 r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/Q
                         net (fo=10, routed)          0.285    -0.285    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/A0
    SLICE_X108Y140       RAMD32                                       r  phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.861    -0.953    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/WCLK
    SLICE_X108Y140       RAMD32                                       r  phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/DP/CLK
                         clock pessimism              0.280    -0.673    
    SLICE_X108Y140       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.363    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/DP
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.588    -0.712    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/clk_out1
    SLICE_X107Y140       FDRE                                         r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.571 r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_io_enq_q_2/enq_ptr_value_reg[0]/Q
                         net (fo=10, routed)          0.285    -0.285    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/A0
    SLICE_X108Y140       RAMD32                                       r  phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.861    -0.953    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/WCLK
    SLICE_X108Y140       RAMD32                                       r  phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/SP/CLK
                         clock pessimism              0.280    -0.673    
    SLICE_X108Y140       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.363    phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_5__0/SP
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.623%)  route 0.266ns (65.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.577    -0.723    chiptop0/system/fbus/uart_to_serial/txq/clk_out1
    SLICE_X97Y160        FDRE                                         r  chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.582 r  chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/Q
                         net (fo=17, routed)          0.266    -0.315    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/A1
    SLICE_X98Y160        RAMD32                                       r  chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.847    -0.966    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/WCLK
    SLICE_X98Y160        RAMD32                                       r  chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/DP/CLK
                         clock pessimism              0.259    -0.707    
    SLICE_X98Y160        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.398    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.623%)  route 0.266ns (65.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.577    -0.723    chiptop0/system/fbus/uart_to_serial/txq/clk_out1
    SLICE_X97Y160        FDRE                                         r  chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.582 r  chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/Q
                         net (fo=17, routed)          0.266    -0.315    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/A1
    SLICE_X98Y160        RAMD32                                       r  chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.847    -0.966    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/WCLK
    SLICE_X98Y160        RAMD32                                       r  chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/SP/CLK
                         clock pessimism              0.259    -0.707    
    SLICE_X98Y160        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.398    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.623%)  route 0.266ns (65.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.577    -0.723    chiptop0/system/fbus/uart_to_serial/txq/clk_out1
    SLICE_X97Y160        FDRE                                         r  chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.582 r  chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/Q
                         net (fo=17, routed)          0.266    -0.315    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/A1
    SLICE_X98Y160        RAMD32                                       r  chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.847    -0.966    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/WCLK
    SLICE_X98Y160        RAMD32                                       r  chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/DP/CLK
                         clock pessimism              0.259    -0.707    
    SLICE_X98Y160        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.398    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.623%)  route 0.266ns (65.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.577    -0.723    chiptop0/system/fbus/uart_to_serial/txq/clk_out1
    SLICE_X97Y160        FDRE                                         r  chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.582 r  chiptop0/system/fbus/uart_to_serial/txq/enq_ptr_value_reg[1]/Q
                         net (fo=17, routed)          0.266    -0.315    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/A1
    SLICE_X98Y160        RAMD32                                       r  chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.847    -0.966    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/WCLK
    SLICE_X98Y160        RAMD32                                       r  chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/SP/CLK
                         clock pessimism              0.259    -0.707    
    SLICE_X98Y160        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.398    chiptop0/system/fbus/uart_to_serial/txq/ram_ext/Memory_reg_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_harnessSysPLLNode
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    harnessSysPLLNode/inst/clkout1_buf/I
Min Period        n/a     FDSE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y120    chiptop0/system/fbus/uart_to_serial/txm/out_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X1Y107    chiptop0/system/serial_tl_domain/phy/in_demux/channel_vec_0_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X133Y164   ddrBlockDuringReset_nodeIn_d_c_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X133Y164   ddrBlockDuringReset_nodeIn_d_c_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X133Y164   ddrBlockDuringReset_nodeIn_d_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X132Y162   ddrBlockDuringReset_nodeOut_a_c_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X132Y162   ddrBlockDuringReset_nodeOut_a_c_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X132Y162   ddrBlockDuringReset_nodeOut_a_r_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X102Y170   chiptop0/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_harnessSysPLLNode
  To Clock:  clk_out2_harnessSysPLLNode

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_harnessSysPLLNode
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    harnessSysPLLNode/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3   mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y3   mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.250       0.001      PLLE2_ADV_X1Y3        mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         1.250       0.001      PHASER_REF_X1Y3       mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.250       1.251      PHASER_REF_X1Y3       mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.250       158.750    PLLE2_ADV_X1Y3        mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.625       0.063      PHASER_REF_X1Y3       mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         0.625       0.063      PHASER_REF_X1Y3       mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y14   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y14   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y15   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y15   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y176  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y176  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y178  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y178  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y179  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y179  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y180  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y180  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y183  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y183  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        7.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.946ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.170 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.699    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.079    11.216    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    10.645    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.645    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                  7.946    

Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.170 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.698    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.079    11.216    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    10.645    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.645    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  7.947    

Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.170 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.698    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.079    11.216    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    10.645    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.645    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  7.947    

Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.170 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.698    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.079    11.216    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    10.645    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.645    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  7.947    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.175 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.704    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.079    11.216    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    10.694    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             7.991ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.175 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.703    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.079    11.216    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.522    10.694    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  7.991    

Slack (MET) :             7.991ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.175 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.703    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.079    11.216    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.522    10.694    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  7.991    

Slack (MET) :             7.991ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.175 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.703    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.079    11.216    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.522    10.694    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  7.991    

Slack (MET) :             7.998ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     1.743    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y178        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.168 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.697    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.079    11.216    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    10.695    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  7.998    

Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     1.743    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y178        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.168 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.696    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.079    11.216    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    10.695    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  7.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     0.897 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     0.897    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     0.826    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.126 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.336    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     0.803    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.126 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.336    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     0.803    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.126 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.337    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     0.803    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.126 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.337    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     0.803    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.124 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.334    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     0.793    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.124 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.334    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     0.793    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.124 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.335    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     0.793    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.124 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.335    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     0.793    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     0.993    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y179        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y179        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.123 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.333    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     0.791    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y176  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y178  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y179  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y180  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y183  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y184  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y185  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y186  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y187  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y187  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y188  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y188  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y191  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y191  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y192  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y192  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y195  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y195  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        7.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.177 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.706    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.079    11.206    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    10.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                  7.929    

Slack (MET) :             7.930ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.177 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.705    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.079    11.206    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    10.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.930    

Slack (MET) :             7.930ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.177 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.705    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.079    11.206    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    10.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.930    

Slack (MET) :             7.930ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.177 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.705    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.079    11.206    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    10.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.930    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.177 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.706    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.079    11.206    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.544    10.662    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.177 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.705    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.079    11.206    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.544    10.662    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.177 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.705    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.079    11.206    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.544    10.662    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.177 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.705    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.079    11.206    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.544    10.662    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.472     1.757    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y198        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y198        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.182 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.711    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.079    11.206    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    10.684    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.974ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.472     1.757    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y198        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y198        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.182 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.710    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.079    11.206    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.522    10.684    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  7.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     0.891 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     0.891    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     0.820    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.125 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.335    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     0.797    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.125 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.335    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     0.797    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.125 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.336    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     0.797    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.125 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.336    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     0.797    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.123 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.333    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     0.787    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.123 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.333    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     0.787    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.123 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.334    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     0.787    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.123 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.334    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     0.787    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     0.992    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y191        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y191        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.122 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.332    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     0.785    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y187  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y188  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y191  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y192  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y195  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y196  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y197  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y198  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 1.515 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621    -0.356    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     0.737    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.067    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     0.843    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     1.515    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.629     2.144    
                         clock uncertainty           -0.084     2.060    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011     2.049    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  1.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195    -0.449    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313    -0.136 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     0.010    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215    -0.671    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.222    -0.449    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123    -0.326    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         2.500       1.025      PHY_CONTROL_X1Y3      mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y3        mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y3        mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y14   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y14   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y151  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y150  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y152  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y153  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y154  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y155  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y156  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y159  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y160  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y161  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.022ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.674ns (40.087%)  route 1.007ns (59.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[7]
                         net (fo=1, routed)           1.007     3.611    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y150        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.084    12.258    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.633    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  8.022    

Slack (MET) :             8.023ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.674ns (40.111%)  route 1.006ns (59.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[6])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[6]
                         net (fo=1, routed)           1.006     3.610    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y150        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.084    12.258    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.633    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  8.023    

Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.674ns (40.179%)  route 1.003ns (59.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[5]
                         net (fo=1, routed)           1.003     3.607    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y150        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.084    12.258    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.633    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.674ns (44.845%)  route 0.829ns (55.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[4]
                         net (fo=1, routed)           0.829     3.433    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y150        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.084    12.258    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.633    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                  8.200    

Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[0]
                         net (fo=1, routed)           0.489     3.093    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.084    12.258    
    OLOGIC_X1Y152        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.633    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.557ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.084    12.254    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.629    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.557    

Slack (MET) :             8.557ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.084    12.254    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.629    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.557    

Slack (MET) :             8.557ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.084    12.254    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.629    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.557    

Slack (MET) :             8.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.071    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.084    12.254    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.629    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  8.558    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y155        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    11.642    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.340    
                         clock uncertainty           -0.084    12.256    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.631    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.588 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.738    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.648    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.588 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.738    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.648    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.588 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.738    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.648    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.588 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.739    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.648    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y162        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.630    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.649    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y162        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.630    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.649    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y162        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.630    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.649    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.648    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.648    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.648    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y151   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y150   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y152   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y153   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y154   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y155   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y156   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y159   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y160   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y163  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y169  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y170  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y164  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y165  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y166  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y167  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y168  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y171  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y172  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.084    12.231    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.606    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.084    12.231    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.606    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.084    12.231    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.606    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y170        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.084    12.231    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.606    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y170        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.084    12.231    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.606    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y170        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.084    12.231    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.606    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y171        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.084    12.231    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.606    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y171        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.084    12.231    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.606    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y171        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.084    12.231    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.606    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.546ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[6]
                         net (fo=1, routed)           0.467     3.060    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.084    12.231    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.606    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  8.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.581 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.731    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y165        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.581 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.731    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y165        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.581 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.731    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y165        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.581 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.732    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y165        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y174        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.619    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.638    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y174        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.619    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.638    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y174        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.619    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.638    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y164        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y164        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y164        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y163   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y169   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y170   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y164   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y165   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y166   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y167   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y168   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y171   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        0.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.014 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.490    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.067    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     0.843    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.084     5.269    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.885     4.384    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     3.002 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     3.471    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.067    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     0.843    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.084     5.269    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.834     4.435    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.435    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     3.002 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     3.471    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.067    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     0.843    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.084     5.269    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.834     4.435    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.435    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.014 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.490    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.067    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     0.843    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.084     5.269    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.788     4.481    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.481    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  0.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.252 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.402    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.093     1.989    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.252 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.403    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.093     1.989    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.257 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.417    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.113     1.969    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.257 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.417    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.113     1.969    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y176  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y177  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y178  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y179  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y180  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y183  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y184  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y185  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y186  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y181  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        3.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.489     3.093    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y180        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.084     7.251    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y183        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.084     7.249    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.624    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y183        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.084     7.249    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.624    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y183        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.084     7.249    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.624    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.071    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y183        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.084     7.249    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     6.624    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y179        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.084     7.251    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y179        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.084     7.251    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y179        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.084     7.251    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y180        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.084     7.251    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674     2.604 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468     3.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y180        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.084     7.251    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.588 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.738    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y177        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.588 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.738    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y177        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.588 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.738    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y177        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.588 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.739    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y177        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y186        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.456    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.628    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.647    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y186        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.456    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.628    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.647    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y186        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.456    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.628    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.647    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y176        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y176        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.741    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y176        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y176   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y177   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y178   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y179   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y180   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y183   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y184   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y185   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y186   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.003 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.479    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.067    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     0.843    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.084     5.274    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.885     4.389    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.389    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     2.991 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     3.460    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.067    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     0.843    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.084     5.274    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.834     4.440    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.440    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     2.991 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     3.460    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.067    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     0.843    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.084     5.274    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.834     4.440    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.440    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.003 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.479    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.067    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     0.843    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.084     5.274    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.788     4.486    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.486    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  1.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.245 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.395    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.093     1.987    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.245 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.396    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.093     1.987    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.250 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.410    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.113     1.967    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.250 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.410    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.113     1.967    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y187  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y188  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y189  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y191  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y192  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y195  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y196  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y197  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y198  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y193  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        3.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y195        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.084     7.254    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.629    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y195        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.084     7.254    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.629    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y195        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.084     7.254    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.629    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.060    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y195        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.084     7.254    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     6.629    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y191        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.084     7.256    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.631    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y191        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.084     7.256    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.631    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y191        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.084     7.256    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.631    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y192        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.084     7.256    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.631    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y192        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.084     7.256    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.631    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674     2.593 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468     3.061    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y192        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.084     7.256    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.631    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.581 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.731    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y189        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.645    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.581 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.731    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y189        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.645    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.581 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.731    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y189        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.645    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.581 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.732    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y189        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.645    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y198        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.627    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y198        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.627    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y198        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.453    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.627    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.646    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y188        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.645    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y188        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.645    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.584 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.734    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y188        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.645    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y187   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y188   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y189   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y191   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y192   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y195   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y196   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y197   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y198   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         10.000      7.845      BUFHCE_X1Y36     mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3   mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y3   mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        2.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 0.456ns (6.617%)  route 6.435ns (93.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.596ns = ( 10.596 - 10.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        2.017     1.751    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X159Y206       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y206       FDPE (Prop_fdpe_C_Q)         0.456     2.207 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/Q
                         net (fo=49, routed)          6.435     8.643    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[0]_0
    SLICE_X79Y187        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.507    10.596    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X79Y187        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[10]/C
                         clock pessimism              0.653    11.249    
                         clock uncertainty           -0.079    11.169    
    SLICE_X79Y187        FDRE (Setup_fdre_C_R)       -0.429    10.740    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[10]
  -------------------------------------------------------------------
                         required time                         10.740    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 0.456ns (6.617%)  route 6.435ns (93.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.596ns = ( 10.596 - 10.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        2.017     1.751    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X159Y206       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y206       FDPE (Prop_fdpe_C_Q)         0.456     2.207 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/Q
                         net (fo=49, routed)          6.435     8.643    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[0]_0
    SLICE_X79Y187        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.507    10.596    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X79Y187        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[11]/C
                         clock pessimism              0.653    11.249    
                         clock uncertainty           -0.079    11.169    
    SLICE_X79Y187        FDRE (Setup_fdre_C_R)       -0.429    10.740    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[11]
  -------------------------------------------------------------------
                         required time                         10.740    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.456ns (6.756%)  route 6.293ns (93.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns = ( 10.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        2.017     1.751    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X159Y206       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y206       FDPE (Prop_fdpe_C_Q)         0.456     2.207 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/Q
                         net (fo=49, routed)          6.293     8.501    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[0]_0
    SLICE_X79Y186        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.506    10.595    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X79Y186        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[6]/C
                         clock pessimism              0.653    11.248    
                         clock uncertainty           -0.079    11.168    
    SLICE_X79Y186        FDRE (Setup_fdre_C_R)       -0.429    10.739    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[6]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.456ns (6.756%)  route 6.293ns (93.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns = ( 10.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        2.017     1.751    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X159Y206       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y206       FDPE (Prop_fdpe_C_Q)         0.456     2.207 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/Q
                         net (fo=49, routed)          6.293     8.501    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[0]_0
    SLICE_X79Y186        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.506    10.595    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X79Y186        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[7]/C
                         clock pessimism              0.653    11.248    
                         clock uncertainty           -0.079    11.168    
    SLICE_X79Y186        FDRE (Setup_fdre_C_R)       -0.429    10.739    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[7]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.456ns (6.756%)  route 6.293ns (93.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns = ( 10.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        2.017     1.751    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X159Y206       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y206       FDPE (Prop_fdpe_C_Q)         0.456     2.207 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/Q
                         net (fo=49, routed)          6.293     8.501    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[0]_0
    SLICE_X79Y186        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.506    10.595    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X79Y186        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[8]/C
                         clock pessimism              0.653    11.248    
                         clock uncertainty           -0.079    11.168    
    SLICE_X79Y186        FDRE (Setup_fdre_C_R)       -0.429    10.739    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[8]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.456ns (6.756%)  route 6.293ns (93.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns = ( 10.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        2.017     1.751    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X159Y206       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y206       FDPE (Prop_fdpe_C_Q)         0.456     2.207 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/Q
                         net (fo=49, routed)          6.293     8.501    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[0]_0
    SLICE_X79Y186        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.506    10.595    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X79Y186        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[9]/C
                         clock pessimism              0.653    11.248    
                         clock uncertainty           -0.079    11.168    
    SLICE_X79Y186        FDRE (Setup_fdre_C_R)       -0.429    10.739    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[9]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.456ns (6.852%)  route 6.199ns (93.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns = ( 10.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        2.017     1.751    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X159Y206       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y206       FDPE (Prop_fdpe_C_Q)         0.456     2.207 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/Q
                         net (fo=49, routed)          6.199     8.406    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[0]_0
    SLICE_X81Y185        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.506    10.595    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X81Y185        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[1]/C
                         clock pessimism              0.653    11.248    
                         clock uncertainty           -0.079    11.168    
    SLICE_X81Y185        FDRE (Setup_fdre_C_R)       -0.429    10.739    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[1]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 1.191ns (16.599%)  route 5.984ns (83.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.639ns = ( 10.639 - 10.000 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.693     1.427    mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X135Y146       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y146       FDCE (Prop_fdce_C_Q)         0.419     1.846 r  mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/Q
                         net (fo=70, routed)          3.302     5.149    mig/island/axi4asink/_source_valid_io_out
    SLICE_X90Y177        LUT5 (Prop_lut5_I3_O)        0.320     5.469 r  mig/island/axi4asink/ridx_gray[2]_i_2__1/O
                         net (fo=2, routed)           0.617     6.086    mig/island/axi4asink/ridx_gray[2]_i_2__1_n_0
    SLICE_X89Y177        LUT4 (Prop_lut4_I2_O)        0.328     6.414 r  mig/island/axi4asink/ridx_gray[2]_i_1__1/O
                         net (fo=2, routed)           0.276     6.689    mig/island/axi4asink/ridx_8[2]
    SLICE_X89Y177        LUT6 (Prop_lut6_I4_O)        0.124     6.813 r  mig/island/axi4asink/cdc_reg[72]_i_1/O
                         net (fo=74, routed)          1.789     8.603    mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X107Y196       FDRE                                         r  mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.550    10.639    mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X107Y196       FDRE                                         r  mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/C
                         clock pessimism              0.645    11.284    
                         clock uncertainty           -0.079    11.204    
    SLICE_X107Y196       FDRE (Setup_fdre_C_CE)      -0.205    10.999    mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 1.191ns (16.599%)  route 5.984ns (83.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.639ns = ( 10.639 - 10.000 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.693     1.427    mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X135Y146       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y146       FDCE (Prop_fdce_C_Q)         0.419     1.846 r  mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/Q
                         net (fo=70, routed)          3.302     5.149    mig/island/axi4asink/_source_valid_io_out
    SLICE_X90Y177        LUT5 (Prop_lut5_I3_O)        0.320     5.469 r  mig/island/axi4asink/ridx_gray[2]_i_2__1/O
                         net (fo=2, routed)           0.617     6.086    mig/island/axi4asink/ridx_gray[2]_i_2__1_n_0
    SLICE_X89Y177        LUT4 (Prop_lut4_I2_O)        0.328     6.414 r  mig/island/axi4asink/ridx_gray[2]_i_1__1/O
                         net (fo=2, routed)           0.276     6.689    mig/island/axi4asink/ridx_8[2]
    SLICE_X89Y177        LUT6 (Prop_lut6_I4_O)        0.124     6.813 r  mig/island/axi4asink/cdc_reg[72]_i_1/O
                         net (fo=74, routed)          1.789     8.603    mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X107Y196       FDRE                                         r  mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.550    10.639    mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X107Y196       FDRE                                         r  mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[37]/C
                         clock pessimism              0.645    11.284    
                         clock uncertainty           -0.079    11.204    
    SLICE_X107Y196       FDRE (Setup_fdre_C_CE)      -0.205    10.999    mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 1.191ns (16.603%)  route 5.982ns (83.397%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.639ns = ( 10.639 - 10.000 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.693     1.427    mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X135Y146       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y146       FDCE (Prop_fdce_C_Q)         0.419     1.846 r  mig/island/axi4asink/nodeOut_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/Q
                         net (fo=70, routed)          3.302     5.149    mig/island/axi4asink/_source_valid_io_out
    SLICE_X90Y177        LUT5 (Prop_lut5_I3_O)        0.320     5.469 r  mig/island/axi4asink/ridx_gray[2]_i_2__1/O
                         net (fo=2, routed)           0.617     6.086    mig/island/axi4asink/ridx_gray[2]_i_2__1_n_0
    SLICE_X89Y177        LUT4 (Prop_lut4_I2_O)        0.328     6.414 r  mig/island/axi4asink/ridx_gray[2]_i_1__1/O
                         net (fo=2, routed)           0.276     6.689    mig/island/axi4asink/ridx_8[2]
    SLICE_X89Y177        LUT6 (Prop_lut6_I4_O)        0.124     6.813 r  mig/island/axi4asink/cdc_reg[72]_i_1/O
                         net (fo=74, routed)          1.787     8.601    mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X105Y195       FDRE                                         r  mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.550    10.639    mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X105Y195       FDRE                                         r  mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
                         clock pessimism              0.645    11.284    
                         clock uncertainty           -0.079    11.204    
    SLICE_X105Y195       FDRE (Setup_fdre_C_CE)      -0.205    10.999    mig/island/axi4asink/nodeOut_w_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  2.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall3_and_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_data_match_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.864%)  route 0.347ns (65.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.281ns
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.615     0.131    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X141Y199       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall3_and_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y199       FDRE (Prop_fdre_C_Q)         0.141     0.272 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall3_and_r_reg/Q
                         net (fo=1, routed)           0.347     0.620    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_match_fall3_and_r
    SLICE_X142Y203       LUT5 (Prop_lut5_I1_O)        0.045     0.665 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_data_match_r_i_1/O
                         net (fo=1, routed)           0.000     0.665    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_data_match_r0
    SLICE_X142Y203       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_data_match_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.982     0.281    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X142Y203       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_data_match_r_reg/C
                         clock pessimism              0.212     0.494    
    SLICE_X142Y203       FDRE (Hold_fdre_C_D)         0.120     0.614    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_data_match_r_reg
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall3_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall3_prev_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.343%)  route 0.340ns (70.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.281ns
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.615     0.131    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X143Y194       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall3_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y194       FDRE (Prop_fdre_C_Q)         0.141     0.272 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall3_r_reg[0]/Q
                         net (fo=3, routed)           0.340     0.612    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall3_r_reg_n_0_[0]
    SLICE_X140Y205       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall3_prev_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.982     0.281    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X140Y205       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall3_prev_r_reg/C
                         clock pessimism              0.212     0.494    
    SLICE_X140Y205       FDRE (Hold_fdre_C_D)         0.063     0.557    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall3_prev_r_reg
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.602%)  route 0.324ns (66.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.282ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.617     0.133    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X152Y194       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y194       FDRE (Prop_fdre_C_Q)         0.164     0.297 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0]/Q
                         net (fo=1, routed)           0.324     0.621    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0]
    SLICE_X145Y200       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.983     0.282    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X145Y200       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0][0]/C
                         clock pessimism              0.212     0.495    
    SLICE_X145Y200       FDRE (Hold_fdre_C_D)         0.071     0.566    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.184ns (35.074%)  route 0.341ns (64.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.592     0.108    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X138Y198       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y198       FDRE (Prop_fdre_C_Q)         0.141     0.249 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2][0]/Q
                         net (fo=6, routed)           0.341     0.590    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]_69
    SLICE_X129Y200       LUT4 (Prop_lut4_I2_O)        0.043     0.633 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.633    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r[2]_i_1_n_0
    SLICE_X129Y200       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.957     0.256    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X129Y200       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2]/C
                         clock pessimism              0.212     0.469    
    SLICE_X129Y200       FDRE (Hold_fdre_C_D)         0.107     0.576    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.352%)  route 0.339ns (70.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.282ns
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.615     0.131    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X149Y190       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y190       FDRE (Prop_fdre_C_Q)         0.141     0.272 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0]/Q
                         net (fo=1, routed)           0.339     0.612    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0]
    SLICE_X148Y205       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.983     0.282    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X148Y205       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0][0]/C
                         clock pessimism              0.212     0.495    
    SLICE_X148Y205       FDRE (Hold_fdre_C_D)         0.059     0.554    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.292%)  route 0.341ns (64.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.257ns
    Source Clock Delay      (SCD):    0.108ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.592     0.108    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X135Y199       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y199       FDRE (Prop_fdre_C_Q)         0.141     0.249 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5][0]/Q
                         net (fo=1, routed)           0.341     0.590    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5]_136
    SLICE_X134Y200       LUT4 (Prop_lut4_I3_O)        0.045     0.635 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r[5]_i_1_n_0
    SLICE_X134Y200       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.958     0.257    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X134Y200       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5]/C
                         clock pessimism              0.212     0.470    
    SLICE_X134Y200       FDRE (Hold_fdre_C_D)         0.107     0.577    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.680%)  route 0.351ns (71.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.282ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.617     0.133    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X155Y194       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.141     0.274 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0]/Q
                         net (fo=1, routed)           0.351     0.625    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg_n_0_[0]
    SLICE_X147Y201       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.983     0.282    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X147Y201       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0][0]/C
                         clock pessimism              0.212     0.495    
    SLICE_X147Y201       FDRE (Hold_fdre_C_D)         0.071     0.566    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.153ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.637     0.153    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X161Y181       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y181       FDRE (Prop_fdre_C_Q)         0.141     0.294 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]/Q
                         net (fo=108, routed)         0.195     0.490    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/ADDRD3
    SLICE_X158Y182       RAMD32                                       r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.908     0.207    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/WCLK
    SLICE_X158Y182       RAMD32                                       r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.017     0.190    
    SLICE_X158Y182       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.430    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.153ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.637     0.153    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X161Y181       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y181       FDRE (Prop_fdre_C_Q)         0.141     0.294 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]/Q
                         net (fo=108, routed)         0.195     0.490    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/ADDRD3
    SLICE_X158Y182       RAMD32                                       r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.908     0.207    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/WCLK
    SLICE_X158Y182       RAMD32                                       r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA_D1/CLK
                         clock pessimism             -0.017     0.190    
    SLICE_X158Y182       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.430    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.153ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.637     0.153    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X161Y181       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y181       FDRE (Prop_fdre_C_Q)         0.141     0.294 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]/Q
                         net (fo=108, routed)         0.195     0.490    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/ADDRD3
    SLICE_X158Y182       RAMD32                                       r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.908     0.207    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/WCLK
    SLICE_X158Y182       RAMD32                                       r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB/CLK
                         clock pessimism             -0.017     0.190    
    SLICE_X158Y182       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.430    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y12    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y13    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y14     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y14    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y15     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y15    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         10.000      7.050      PHY_CONTROL_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y176     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y178     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y179     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y3   mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y3   mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         40.000
Sources:            { mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y3        mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y3        mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y12  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y13  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         2.500       1.250      PHASER_IN_PHY_X1Y14   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         2.500       1.250      PHASER_IN_PHY_X1Y14   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y14  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         2.500       1.250      PHASER_IN_PHY_X1Y15   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         2.500       1.250      PHASER_IN_PHY_X1Y15   mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_harnessSysPLLNode
  To Clock:  clk_out3_harnessSysPLLNode

Setup :            0  Failing Endpoints,  Worst Slack        1.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.773ns (24.465%)  route 2.387ns (75.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 3.318 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.640    -1.179    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.733     1.032    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y177        LUT2 (Prop_lut2_I0_O)        0.295     1.327 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.654     1.980    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.611     3.318    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.552     3.870    
                         clock uncertainty           -0.083     3.787    
    SLICE_X40Y176        FDRE (Setup_fdre_C_R)       -0.524     3.263    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          3.263    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.773ns (24.465%)  route 2.387ns (75.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 3.318 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.640    -1.179    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.733     1.032    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y177        LUT2 (Prop_lut2_I0_O)        0.295     1.327 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.654     1.980    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.611     3.318    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.552     3.870    
                         clock uncertainty           -0.083     3.787    
    SLICE_X40Y176        FDRE (Setup_fdre_C_R)       -0.524     3.263    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          3.263    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.773ns (24.465%)  route 2.387ns (75.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 3.318 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.640    -1.179    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.733     1.032    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y177        LUT2 (Prop_lut2_I0_O)        0.295     1.327 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.654     1.980    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.611     3.318    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.552     3.870    
                         clock uncertainty           -0.083     3.787    
    SLICE_X40Y176        FDRE (Setup_fdre_C_R)       -0.524     3.263    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          3.263    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.773ns (25.323%)  route 2.280ns (74.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 3.319 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.640    -1.179    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.733     1.032    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y177        LUT2 (Prop_lut2_I0_O)        0.295     1.327 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.546     1.873    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.612     3.319    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.552     3.871    
                         clock uncertainty           -0.083     3.788    
    SLICE_X40Y177        FDRE (Setup_fdre_C_R)       -0.524     3.264    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.773ns (25.323%)  route 2.280ns (74.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 3.319 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.640    -1.179    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.733     1.032    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y177        LUT2 (Prop_lut2_I0_O)        0.295     1.327 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.546     1.873    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.612     3.319    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.552     3.871    
                         clock uncertainty           -0.083     3.788    
    SLICE_X40Y177        FDRE (Setup_fdre_C_R)       -0.524     3.264    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.773ns (25.323%)  route 2.280ns (74.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 3.319 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.640    -1.179    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.733     1.032    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y177        LUT2 (Prop_lut2_I0_O)        0.295     1.327 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.546     1.873    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.612     3.319    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.552     3.871    
                         clock uncertainty           -0.083     3.788    
    SLICE_X40Y177        FDRE (Setup_fdre_C_R)       -0.524     3.264    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.773ns (25.323%)  route 2.280ns (74.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 3.319 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.640    -1.179    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.733     1.032    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y177        LUT2 (Prop_lut2_I0_O)        0.295     1.327 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.546     1.873    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.612     3.319    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.552     3.871    
                         clock uncertainty           -0.083     3.788    
    SLICE_X40Y177        FDRE (Setup_fdre_C_R)       -0.524     3.264    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.773ns (25.323%)  route 2.280ns (74.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 3.319 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.640    -1.179    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.733     1.032    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y177        LUT2 (Prop_lut2_I0_O)        0.295     1.327 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.546     1.873    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.612     3.319    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism              0.552     3.871    
                         clock uncertainty           -0.083     3.788    
    SLICE_X40Y177        FDRE (Setup_fdre_C_R)       -0.524     3.264    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.773ns (25.666%)  route 2.239ns (74.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 3.318 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.640    -1.179    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.733     1.032    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y177        LUT2 (Prop_lut2_I0_O)        0.295     1.327 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.506     1.833    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X39Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.611     3.318    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X39Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.552     3.870    
                         clock uncertainty           -0.083     3.787    
    SLICE_X39Y176        FDRE (Setup_fdre_C_R)       -0.429     3.358    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.773ns (25.666%)  route 2.239ns (74.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 3.318 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.640    -1.179    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.733     1.032    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X39Y177        LUT2 (Prop_lut2_I0_O)        0.295     1.327 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.506     1.833    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X39Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.611     3.318    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X39Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.552     3.870    
                         clock uncertainty           -0.083     3.787    
    SLICE_X39Y176        FDRE (Setup_fdre_C_R)       -0.429     3.358    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                  1.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.570    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X94Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y128        FDPE (Prop_fdpe_C_Q)         0.164    -0.566 r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/Q
                         net (fo=1, routed)           0.051    -0.515    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][9]
    SLICE_X95Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.838    -0.976    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X95Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                         clock pessimism              0.259    -0.717    
    SLICE_X95Y128        FDPE (Hold_fdpe_C_D)         0.046    -0.671    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.709%)  route 0.077ns (29.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.604    -0.696    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.555 f  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.077    -0.478    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X39Y177        LUT4 (Prop_lut4_I2_O)        0.045    -0.433 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000    -0.433    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X39Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.873    -0.941    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X39Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism              0.258    -0.683    
    SLICE_X39Y177        FDRE (Hold_fdre_C_D)         0.091    -0.592    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.571    -0.729    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y176        FDRE (Prop_fdre_C_Q)         0.164    -0.565 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056    -0.509    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.838    -0.975    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X56Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism              0.246    -0.729    
    SLICE_X56Y176        FDRE (Hold_fdre_C_D)         0.060    -0.669    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.604    -0.696    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y177        FDSE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y177        FDSE (Prop_fdse_C_Q)         0.141    -0.555 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.456    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X39Y177        LUT5 (Prop_lut5_I1_O)        0.045    -0.411 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000    -0.411    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X39Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.873    -0.941    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X39Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism              0.258    -0.683    
    SLICE_X39Y177        FDRE (Hold_fdre_C_D)         0.092    -0.591    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.570    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X92Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDPE (Prop_fdpe_C_Q)         0.164    -0.566 r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/Q
                         net (fo=1, routed)           0.113    -0.453    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][2]
    SLICE_X93Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.838    -0.976    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X93Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                         clock pessimism              0.259    -0.717    
    SLICE_X93Y128        FDPE (Hold_fdpe_C_D)         0.070    -0.647    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.604    -0.696    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y177        FDRE (Prop_fdre_C_Q)         0.164    -0.532 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/Q
                         net (fo=6, routed)           0.094    -0.437    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
    SLICE_X41Y177        LUT6 (Prop_lut6_I2_O)        0.045    -0.392 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000    -0.392    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X41Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.873    -0.941    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X41Y177        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism              0.258    -0.683    
    SLICE_X41Y177        FDRE (Hold_fdre_C_D)         0.091    -0.592    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.570    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X95Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y128        FDPE (Prop_fdpe_C_Q)         0.141    -0.589 r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/Q
                         net (fo=1, routed)           0.145    -0.444    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][13]
    SLICE_X95Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.838    -0.976    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X95Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C
                         clock pessimism              0.246    -0.730    
    SLICE_X95Y128        FDPE (Hold_fdpe_C_D)         0.075    -0.655    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.749%)  route 0.189ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.572    -0.728    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X43Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.587 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.189    -0.398    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X47Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.838    -0.975    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X47Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism              0.280    -0.695    
    SLICE_X47Y176        FDRE (Hold_fdre_C_D)         0.075    -0.620    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.570    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X93Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y128        FDPE (Prop_fdpe_C_Q)         0.141    -0.589 r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/Q
                         net (fo=1, routed)           0.156    -0.433    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][6]
    SLICE_X94Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.838    -0.976    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X94Y128        FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
                         clock pessimism              0.260    -0.716    
    SLICE_X94Y128        FDPE (Hold_fdpe_C_D)         0.059    -0.657    mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.943ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.602    -0.698    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y176        FDRE (Prop_fdre_C_Q)         0.148    -0.550 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/Q
                         net (fo=4, routed)           0.101    -0.448    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
    SLICE_X40Y176        LUT6 (Prop_lut6_I4_O)        0.098    -0.350 r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/p_0_in__0[5]
    SLICE_X40Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.871    -0.943    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y176        FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.245    -0.698    
    SLICE_X40Y176        FDRE (Hold_fdre_C_D)         0.121    -0.577    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_harnessSysPLLNode
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    harnessSysPLLNode/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X56Y176    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X56Y176    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y176    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y176    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y177    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y176    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y176    mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_harnessSysPLLNode
  To Clock:  clkfbout_harnessSysPLLNode

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_harnessSysPLLNode
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    harnessSysPLLNode/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_harnessSysPLLNode
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 0.642ns (6.775%)  route 8.835ns (93.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 13.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.677    -1.142    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.518    -0.624 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.358     5.735    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.859 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.476     8.335    dutWrangler_n_2
    SLICE_X105Y142       FDRE                                         r  REG_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.960    13.364    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[4]/C
                         clock pessimism              0.071    13.435    
                         clock uncertainty           -0.377    13.058    
    SLICE_X105Y142       FDRE (Setup_fdre_C_R)       -0.429    12.629    REG_reg[4]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 0.642ns (6.775%)  route 8.835ns (93.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 13.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.677    -1.142    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.518    -0.624 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.358     5.735    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.859 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.476     8.335    dutWrangler_n_2
    SLICE_X105Y142       FDRE                                         r  REG_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.960    13.364    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[5]/C
                         clock pessimism              0.071    13.435    
                         clock uncertainty           -0.377    13.058    
    SLICE_X105Y142       FDRE (Setup_fdre_C_R)       -0.429    12.629    REG_reg[5]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 0.642ns (6.775%)  route 8.835ns (93.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 13.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.677    -1.142    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.518    -0.624 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.358     5.735    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.859 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.476     8.335    dutWrangler_n_2
    SLICE_X105Y142       FDRE                                         r  REG_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.960    13.364    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[6]/C
                         clock pessimism              0.071    13.435    
                         clock uncertainty           -0.377    13.058    
    SLICE_X105Y142       FDRE (Setup_fdre_C_R)       -0.429    12.629    REG_reg[6]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 0.642ns (6.775%)  route 8.835ns (93.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 13.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.677    -1.142    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.518    -0.624 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.358     5.735    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.859 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.476     8.335    dutWrangler_n_2
    SLICE_X105Y142       FDRE                                         r  REG_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.960    13.364    _sys_clock_ibufg_O
    SLICE_X105Y142       FDRE                                         r  REG_reg[7]/C
                         clock pessimism              0.071    13.435    
                         clock uncertainty           -0.377    13.058    
    SLICE_X105Y142       FDRE (Setup_fdre_C_R)       -0.429    12.629    REG_reg[7]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 0.642ns (6.740%)  route 8.884ns (93.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 13.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.677    -1.142    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.518    -0.624 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.358     5.735    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.859 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.525     8.384    dutWrangler_n_2
    SLICE_X105Y141       FDRE                                         r  REG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.086    13.491    _sys_clock_ibufg_O
    SLICE_X105Y141       FDRE                                         r  REG_reg[0]/C
                         clock pessimism              0.071    13.562    
                         clock uncertainty           -0.377    13.185    
    SLICE_X105Y141       FDRE (Setup_fdre_C_R)       -0.429    12.756    REG_reg[0]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 0.642ns (6.740%)  route 8.884ns (93.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 13.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.677    -1.142    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.518    -0.624 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.358     5.735    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.859 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.525     8.384    dutWrangler_n_2
    SLICE_X105Y141       FDRE                                         r  REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.086    13.491    _sys_clock_ibufg_O
    SLICE_X105Y141       FDRE                                         r  REG_reg[1]/C
                         clock pessimism              0.071    13.562    
                         clock uncertainty           -0.377    13.185    
    SLICE_X105Y141       FDRE (Setup_fdre_C_R)       -0.429    12.756    REG_reg[1]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 0.642ns (6.740%)  route 8.884ns (93.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 13.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.677    -1.142    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.518    -0.624 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.358     5.735    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.859 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.525     8.384    dutWrangler_n_2
    SLICE_X105Y141       FDRE                                         r  REG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.086    13.491    _sys_clock_ibufg_O
    SLICE_X105Y141       FDRE                                         r  REG_reg[2]/C
                         clock pessimism              0.071    13.562    
                         clock uncertainty           -0.377    13.185    
    SLICE_X105Y141       FDRE (Setup_fdre_C_R)       -0.429    12.756    REG_reg[2]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 0.642ns (6.740%)  route 8.884ns (93.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 13.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.677    -1.142    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.518    -0.624 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.358     5.735    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.859 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.525     8.384    dutWrangler_n_2
    SLICE_X105Y141       FDRE                                         r  REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.086    13.491    _sys_clock_ibufg_O
    SLICE_X105Y141       FDRE                                         r  REG_reg[3]/C
                         clock pessimism              0.071    13.562    
                         clock uncertainty           -0.377    13.185    
    SLICE_X105Y141       FDRE (Setup_fdre_C_R)       -0.429    12.756    REG_reg[3]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 0.642ns (6.776%)  route 8.833ns (93.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 13.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.677    -1.142    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.518    -0.624 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.358     5.735    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.859 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.474     8.333    dutWrangler_n_2
    SLICE_X105Y145       FDRE                                         r  REG_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.148    13.553    _sys_clock_ibufg_O
    SLICE_X105Y145       FDRE                                         r  REG_reg[16]/C
                         clock pessimism              0.071    13.623    
                         clock uncertainty           -0.377    13.247    
    SLICE_X105Y145       FDRE (Setup_fdre_C_R)       -0.429    12.818    REG_reg[16]
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 0.642ns (6.776%)  route 8.833ns (93.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 13.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.677    -1.142    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.518    -0.624 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.358     5.735    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.859 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          2.474     8.333    dutWrangler_n_2
    SLICE_X105Y145       FDRE                                         r  REG_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.148    13.553    _sys_clock_ibufg_O
    SLICE_X105Y145       FDRE                                         r  REG_reg[17]/C
                         clock pessimism              0.071    13.623    
                         clock uncertainty           -0.377    13.247    
    SLICE_X105Y145       FDRE (Setup_fdre_C_R)       -0.429    12.818    REG_reg[17]
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.209ns (5.603%)  route 3.521ns (94.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.586    -0.714    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.164    -0.550 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           2.383     1.834    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.138     3.016    dutWrangler_n_2
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.242     1.672    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[10]/C
                         clock pessimism             -0.188     1.485    
                         clock uncertainty            0.377     1.861    
    SLICE_X105Y143       FDRE (Hold_fdre_C_R)        -0.018     1.843    REG_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.209ns (5.603%)  route 3.521ns (94.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.586    -0.714    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.164    -0.550 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           2.383     1.834    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.138     3.016    dutWrangler_n_2
    SLICE_X105Y143       FDRE                                         r  REG_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.242     1.672    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[11]/C
                         clock pessimism             -0.188     1.485    
                         clock uncertainty            0.377     1.861    
    SLICE_X105Y143       FDRE (Hold_fdre_C_R)        -0.018     1.843    REG_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.209ns (5.603%)  route 3.521ns (94.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.586    -0.714    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.164    -0.550 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           2.383     1.834    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.138     3.016    dutWrangler_n_2
    SLICE_X105Y143       FDRE                                         r  REG_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.242     1.672    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[8]/C
                         clock pessimism             -0.188     1.485    
                         clock uncertainty            0.377     1.861    
    SLICE_X105Y143       FDRE (Hold_fdre_C_R)        -0.018     1.843    REG_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.209ns (5.603%)  route 3.521ns (94.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.586    -0.714    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.164    -0.550 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           2.383     1.834    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.138     3.016    dutWrangler_n_2
    SLICE_X105Y143       FDRE                                         r  REG_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.242     1.672    _sys_clock_ibufg_O
    SLICE_X105Y143       FDRE                                         r  REG_reg[9]/C
                         clock pessimism             -0.188     1.485    
                         clock uncertainty            0.377     1.861    
    SLICE_X105Y143       FDRE (Hold_fdre_C_R)        -0.018     1.843    REG_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.209ns (5.661%)  route 3.483ns (94.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.586    -0.714    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.164    -0.550 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           2.383     1.834    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.100     2.978    dutWrangler_n_2
    SLICE_X105Y146       FDRE                                         r  REG_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.122     1.552    _sys_clock_ibufg_O
    SLICE_X105Y146       FDRE                                         r  REG_reg[20]/C
                         clock pessimism             -0.188     1.365    
                         clock uncertainty            0.377     1.742    
    SLICE_X105Y146       FDRE (Hold_fdre_C_R)        -0.018     1.724    REG_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.209ns (5.661%)  route 3.483ns (94.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.586    -0.714    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.164    -0.550 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           2.383     1.834    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.100     2.978    dutWrangler_n_2
    SLICE_X105Y146       FDRE                                         r  REG_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.122     1.552    _sys_clock_ibufg_O
    SLICE_X105Y146       FDRE                                         r  REG_reg[21]/C
                         clock pessimism             -0.188     1.365    
                         clock uncertainty            0.377     1.742    
    SLICE_X105Y146       FDRE (Hold_fdre_C_R)        -0.018     1.724    REG_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.209ns (5.661%)  route 3.483ns (94.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.586    -0.714    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.164    -0.550 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           2.383     1.834    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.100     2.978    dutWrangler_n_2
    SLICE_X105Y146       FDRE                                         r  REG_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.122     1.552    _sys_clock_ibufg_O
    SLICE_X105Y146       FDRE                                         r  REG_reg[22]/C
                         clock pessimism             -0.188     1.365    
                         clock uncertainty            0.377     1.742    
    SLICE_X105Y146       FDRE (Hold_fdre_C_R)        -0.018     1.724    REG_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.209ns (5.661%)  route 3.483ns (94.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.586    -0.714    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.164    -0.550 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           2.383     1.834    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.100     2.978    dutWrangler_n_2
    SLICE_X105Y146       FDRE                                         r  REG_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.122     1.552    _sys_clock_ibufg_O
    SLICE_X105Y146       FDRE                                         r  REG_reg[23]/C
                         clock pessimism             -0.188     1.365    
                         clock uncertainty            0.377     1.742    
    SLICE_X105Y146       FDRE (Hold_fdre_C_R)        -0.018     1.724    REG_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.209ns (5.435%)  route 3.636ns (94.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.586    -0.714    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.164    -0.550 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           2.383     1.834    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.253     3.132    dutWrangler_n_2
    SLICE_X105Y147       FDRE                                         r  REG_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.265     1.696    _sys_clock_ibufg_O
    SLICE_X105Y147       FDRE                                         r  REG_reg[24]/C
                         clock pessimism             -0.188     1.508    
                         clock uncertainty            0.377     1.885    
    SLICE_X105Y147       FDRE (Hold_fdre_C_R)        -0.018     1.867    REG_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.209ns (5.435%)  route 3.636ns (94.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.586    -0.714    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y144       FDCE (Prop_fdce_C_Q)         0.164    -0.550 f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           2.383     1.834    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X104Y144       LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.253     3.132    dutWrangler_n_2
    SLICE_X105Y147       FDRE                                         r  REG_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.265     1.696    _sys_clock_ibufg_O
    SLICE_X105Y147       FDRE                                         r  REG_reg[25]/C
                         clock pessimism             -0.188     1.508    
                         clock uncertainty            0.377     1.885    
    SLICE_X105Y147       FDRE (Hold_fdre_C_R)        -0.018     1.867    REG_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  1.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.764ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 3.929ns (64.907%)  route 2.124ns (35.093%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 2.118 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.124     4.178    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.774 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.774    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.589 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.589    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    14.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y186        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.215    
                         clock uncertainty           -0.241    14.974    
    ILOGIC_X1Y186        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.809    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 3.929ns (67.424%)  route 1.898ns (32.576%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 2.118 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.898     3.952    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    J1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.548 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.548    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.363 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    14.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y185        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.215    
                         clock uncertainty           -0.241    14.974    
    ILOGIC_X1Y185        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.809    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 3.929ns (68.395%)  route 1.816ns (31.605%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 2.118 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.816     3.869    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    H2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.465 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.465    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.280 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.280    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    14.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y184        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.215    
                         clock uncertainty           -0.241    14.974    
    ILOGIC_X1Y184        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.809    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 3.929ns (70.969%)  route 1.607ns (29.031%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 2.116 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.607     3.661    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    G2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.257 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.257    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.072 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.072    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    14.616    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y183        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.213    
                         clock uncertainty           -0.241    14.972    
    ILOGIC_X1Y183        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.807    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 3.929ns (82.019%)  route 0.861ns (17.981%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 2.114 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.861     2.915    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    J5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.511 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.511    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.326 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.326    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    14.614    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y180        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.211    
                         clock uncertainty           -0.241    14.970    
    ILOGIC_X1Y180        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.805    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.620ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 3.929ns (84.507%)  route 0.720ns (15.493%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 2.114 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.720     2.774    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.370 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.370    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.185 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.185    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    14.614    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y179        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.211    
                         clock uncertainty           -0.241    14.970    
    ILOGIC_X1Y179        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.805    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  8.620    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 3.929ns (84.647%)  route 0.713ns (15.353%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 2.115 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.713     2.766    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    H4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.362 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.362    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.177 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.177    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y176        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    14.615    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y176        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.212    
                         clock uncertainty           -0.241    14.971    
    ILOGIC_X1Y176        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.806    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 3.929ns (87.342%)  route 0.569ns (12.658%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 2.114 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.569     2.623    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    H3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.219 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.219    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.034 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.034    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y178        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    14.614    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y178        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.211    
                         clock uncertainty           -0.241    14.970    
    ILOGIC_X1Y178        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.805    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  8.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.764ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.382ns  (logic 1.091ns (78.920%)  route 0.291ns (21.080%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.291    50.605    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    H3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.289 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.289    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.532 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.532    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y178        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    13.228    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y178        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.471    
                         clock uncertainty            0.241    13.711    
    ILOGIC_X1Y178        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.767    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.767    
                         arrival time                          51.532    
  -------------------------------------------------------------------
                         slack                                 37.764    

Slack (MET) :             37.824ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.442ns  (logic 1.091ns (75.678%)  route 0.351ns (24.322%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.351    50.664    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    H4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.348 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.348    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.591 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.591    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y176        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    13.228    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y176        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.471    
                         clock uncertainty            0.241    13.711    
    ILOGIC_X1Y176        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.767    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.767    
                         arrival time                          51.591    
  -------------------------------------------------------------------
                         slack                                 37.824    

Slack (MET) :             37.830ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.447ns  (logic 1.091ns (75.380%)  route 0.356ns (24.620%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.356    50.670    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.354 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.354    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.597 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.597    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    13.227    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y179        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.470    
                         clock uncertainty            0.241    13.710    
    ILOGIC_X1Y179        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.766    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.766    
                         arrival time                          51.597    
  -------------------------------------------------------------------
                         slack                                 37.830    

Slack (MET) :             37.885ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.502ns  (logic 1.091ns (72.619%)  route 0.411ns (27.381%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.411    50.725    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    J5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.409 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.409    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.652 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.652    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    13.227    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y180        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.470    
                         clock uncertainty            0.241    13.710    
    ILOGIC_X1Y180        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.766    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.766    
                         arrival time                          51.652    
  -------------------------------------------------------------------
                         slack                                 37.885    

Slack (MET) :             38.198ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.817ns  (logic 1.091ns (60.036%)  route 0.726ns (39.964%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.726    51.040    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    G2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.724 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.724    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.967 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.967    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    13.229    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y183        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.241    13.712    
    ILOGIC_X1Y183        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.768    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.768    
                         arrival time                          51.967    
  -------------------------------------------------------------------
                         slack                                 38.198    

Slack (MET) :             38.279ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.900ns  (logic 1.091ns (57.433%)  route 0.809ns (42.567%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.809    51.122    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    H2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.806 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.806    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.049 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.049    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    13.230    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y184        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.473    
                         clock uncertainty            0.241    13.713    
    ILOGIC_X1Y184        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.769    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.769    
                         arrival time                          52.049    
  -------------------------------------------------------------------
                         slack                                 38.279    

Slack (MET) :             38.317ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.937ns  (logic 1.091ns (56.314%)  route 0.846ns (43.686%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.846    51.160    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    J1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.844 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.844    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.087 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.087    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    13.230    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y185        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.473    
                         clock uncertainty            0.241    13.713    
    ILOGIC_X1Y185        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.769    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.769    
                         arrival time                          52.087    
  -------------------------------------------------------------------
                         slack                                 38.317    

Slack (MET) :             38.418ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.038ns  (logic 1.091ns (53.525%)  route 0.947ns (46.475%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.947    51.261    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.945 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.945    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.188 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.188    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    13.230    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y186        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.473    
                         clock uncertainty            0.241    13.713    
    ILOGIC_X1Y186        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.769    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.769    
                         arrival time                          52.188    
  -------------------------------------------------------------------
                         slack                                 38.418    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 3.929ns (50.690%)  route 3.822ns (49.310%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 2.125 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.822     5.876    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    B1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.472 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.472    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.287 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.287    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    14.625    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y198        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.222    
                         clock uncertainty           -0.241    14.981    
    ILOGIC_X1Y198        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.816    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 3.929ns (52.285%)  route 3.586ns (47.715%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 2.125 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.586     5.639    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    A1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.235 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.235    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.050 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.050    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    14.625    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y197        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.222    
                         clock uncertainty           -0.241    14.981    
    ILOGIC_X1Y197        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.816    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 3.929ns (52.793%)  route 3.513ns (47.207%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 2.125 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.513     5.567    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    C2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.163 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.163    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.978 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.978    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    14.625    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y196        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.222    
                         clock uncertainty           -0.241    14.981    
    ILOGIC_X1Y196        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.816    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 3.929ns (54.313%)  route 3.305ns (45.687%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 2.123 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.305     5.359    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    B2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.955 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.955    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.770 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.770    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    14.623    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y195        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.220    
                         clock uncertainty           -0.241    14.979    
    ILOGIC_X1Y195        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.814    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 3.929ns (57.577%)  route 2.895ns (42.423%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 2.121 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.895     4.949    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    E2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.545 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.545    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.360    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y192        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    14.621    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y192        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.218    
                         clock uncertainty           -0.241    14.977    
    ILOGIC_X1Y192        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.812    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 3.929ns (58.135%)  route 2.829ns (41.865%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 2.121 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.829     4.883    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.479 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.479    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.294 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.294    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    14.621    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y191        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.218    
                         clock uncertainty           -0.241    14.977    
    ILOGIC_X1Y191        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.812    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 3.929ns (61.757%)  route 2.433ns (38.243%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 2.122 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.433     4.487    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.083 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.083    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y188        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.898 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.898    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y188        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    14.622    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y188        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.219    
                         clock uncertainty           -0.241    14.978    
    ILOGIC_X1Y188        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.813    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 3.929ns (64.326%)  route 2.179ns (35.674%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 2.122 - 1.250 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.802     1.536    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.518     2.054 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.179     4.233    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    E3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.829 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.829    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y187        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y187        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    16.317    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.457 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    12.093    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    14.622    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y187        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.219    
                         clock uncertainty           -0.241    14.978    
    ILOGIC_X1Y187        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.813    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  7.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.431ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.047ns  (logic 1.091ns (53.298%)  route 0.956ns (46.702%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.956    51.269    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    E3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.953 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.953    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y187        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.196 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.196    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y187        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    13.226    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y187        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.469    
                         clock uncertainty            0.241    13.709    
    ILOGIC_X1Y187        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.765    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.765    
                         arrival time                          52.196    
  -------------------------------------------------------------------
                         slack                                 38.431    

Slack (MET) :             38.560ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.177ns  (logic 1.091ns (50.115%)  route 1.086ns (49.885%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.086    51.399    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.083 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.083    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y188        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.326 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.326    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y188        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    13.227    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y188        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.470    
                         clock uncertainty            0.241    13.710    
    ILOGIC_X1Y188        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.766    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.766    
                         arrival time                          52.326    
  -------------------------------------------------------------------
                         slack                                 38.560    

Slack (MET) :             38.746ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.362ns  (logic 1.091ns (46.181%)  route 1.271ns (53.819%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.271    51.585    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.269    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.512 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.512    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    13.226    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y191        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.469    
                         clock uncertainty            0.241    13.709    
    ILOGIC_X1Y191        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.765    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.765    
                         arrival time                          52.512    
  -------------------------------------------------------------------
                         slack                                 38.746    

Slack (MET) :             38.770ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.386ns  (logic 1.091ns (45.726%)  route 1.295ns (54.274%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.295    51.608    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    E2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.292 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.292    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.535 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.535    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y192        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    13.226    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y192        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.469    
                         clock uncertainty            0.241    13.709    
    ILOGIC_X1Y192        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.765    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.765    
                         arrival time                          52.535    
  -------------------------------------------------------------------
                         slack                                 38.770    

Slack (MET) :             38.964ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.582ns  (logic 1.091ns (42.254%)  route 1.491ns (57.746%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.491    51.804    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    B2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.488 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.488    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.731 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.731    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    13.228    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y195        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.471    
                         clock uncertainty            0.241    13.711    
    ILOGIC_X1Y195        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.767    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.767    
                         arrival time                          52.731    
  -------------------------------------------------------------------
                         slack                                 38.964    

Slack (MET) :             39.045ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.664ns  (logic 1.091ns (40.948%)  route 1.573ns (59.052%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.573    51.887    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    C2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.571 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.571    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.814 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.814    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    13.229    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y196        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.241    13.712    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.768    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.768    
                         arrival time                          52.814    
  -------------------------------------------------------------------
                         slack                                 39.045    

Slack (MET) :             39.073ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.692ns  (logic 1.091ns (40.533%)  route 1.601ns (59.467%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.601    51.914    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    A1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.598 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.598    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.841 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.841    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    13.229    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y197        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.241    13.712    
    ILOGIC_X1Y197        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.768    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.768    
                         arrival time                          52.841    
  -------------------------------------------------------------------
                         slack                                 39.073    

Slack (MET) :             39.184ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.803ns  (logic 1.091ns (38.922%)  route 1.712ns (61.078%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    50.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.701 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    49.306    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.633    50.149    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X158Y178       FDRE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y178       FDRE (Prop_fdre_C_Q)         0.164    50.313 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.712    52.025    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    B1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.709 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.709    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.952 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.952    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    13.411    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.686 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    11.561    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    13.229    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y198        ISERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.241    13.712    
    ILOGIC_X1Y198        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.768    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.768    
                         arrival time                          52.952    
  -------------------------------------------------------------------
                         slack                                 39.184    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@5.000ns - sync_pulse fall@3.594ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 4.015 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.977ns = ( 2.617 - 3.594 ) 
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      3.594     3.594 f  
    R4                                                0.000     3.594 f  sys_clock (IN)
                         net (fo=0)                   0.000     3.594    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.069 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     6.302    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -1.130 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     0.679    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.775 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     2.529    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.617 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     3.238    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     4.015    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.597     4.612    
                         clock uncertainty           -0.274     4.338    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     4.156    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          4.156    
                         arrival time                          -3.238    
  -------------------------------------------------------------------
                         slack                                  0.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -1.574ns = ( -0.480 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    R4                                                0.000     1.094 r  sys_clock (IN)
                         net (fo=0)                   0.000     1.094    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.498 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     3.660    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -4.013 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -2.290    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.199 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636    -0.563    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    -0.480 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     0.109    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621    -0.356    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.597    -0.953    
                         clock uncertainty            0.274    -0.680    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174    -0.506    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.614    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 11.232 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      7.500     7.500 r  
    R4                                                0.000     7.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     7.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233    10.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     2.776 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.585    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.681 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     6.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     6.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     7.137    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     9.273 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     9.611 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.611    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000    11.232    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.688    11.921    
                         clock uncertainty           -0.084    11.837    
    OUT_FIFO_X1Y12       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.186    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         11.186    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.723ns  (logic 0.517ns (18.984%)  route 2.206ns (81.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.206     9.496    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y150        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.084    12.249    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.400    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.592ns  (logic 0.517ns (19.947%)  route 2.075ns (80.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.075     9.365    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y151        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y151        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.084    12.249    
    OLOGIC_X1Y151        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.400    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.579ns  (logic 0.517ns (20.044%)  route 2.062ns (79.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.062     9.352    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.084    12.249    
    OLOGIC_X1Y152        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.400    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.573ns  (logic 0.517ns (20.095%)  route 2.056ns (79.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.056     9.346    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.084    12.249    
    OLOGIC_X1Y153        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.400    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.517ns (21.316%)  route 1.908ns (78.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.908     9.198    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.084    12.249    
    OLOGIC_X1Y154        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.400    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.400ns  (logic 0.517ns (21.545%)  route 1.883ns (78.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.883     9.172    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    11.642    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.331    
                         clock uncertainty           -0.084    12.247    
    OLOGIC_X1Y156        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.398    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.332ns  (logic 0.517ns (22.169%)  route 1.815ns (77.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.815     9.105    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y160        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.411    11.643    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y160        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.332    
                         clock uncertainty           -0.084    12.248    
    OLOGIC_X1Y160        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.399    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.399    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.261ns  (logic 0.517ns (22.864%)  route 1.744ns (77.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.744     9.034    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    11.642    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.331    
                         clock uncertainty           -0.084    12.247    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.398    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.179ns  (logic 0.517ns (23.722%)  route 1.662ns (76.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.662     8.952    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.329    
                         clock uncertainty           -0.084    12.245    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.396    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  2.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.539 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.539    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.278    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.177     1.455    
    OUT_FIFO_X1Y12       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.444    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.272ns (29.020%)  route 0.665ns (70.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.665     2.304    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y162        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.635    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.194    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.272ns (28.475%)  route 0.683ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.683     2.322    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y161        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y161        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.635    
    OLOGIC_X1Y161        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.194    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.053%)  route 0.733ns (72.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.733     2.372    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.456    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.633    
    OLOGIC_X1Y159        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.192    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.272ns (25.850%)  route 0.780ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.780     2.419    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.456    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.633    
    OLOGIC_X1Y155        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.192    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.272ns (25.658%)  route 0.788ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.788     2.427    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y160        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y160        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y160        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.272ns (24.601%)  route 0.834ns (75.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.834     2.472    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.456    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.633    
    OLOGIC_X1Y156        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.192    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.272ns (24.474%)  route 0.839ns (75.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.839     2.478    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y154        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.272ns (23.331%)  route 0.894ns (76.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.894     2.533    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.272ns (23.026%)  route 0.909ns (76.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.909     2.548    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 11.222 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      7.500     7.500 r  
    R4                                                0.000     7.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     7.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233    10.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     2.776 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.585    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.681 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     6.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     6.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     7.126    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     9.262 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     9.600 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.600    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    11.222    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.687    11.910    
                         clock uncertainty           -0.084    11.826    
    OUT_FIFO_X1Y13       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.175    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         11.175    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.712ns  (logic 0.517ns (19.067%)  route 2.195ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.195     9.473    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y163        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y163        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.084    12.226    
    OLOGIC_X1Y163        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.377    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.377    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.699ns  (logic 0.517ns (19.155%)  route 2.182ns (80.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.182     9.461    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y164        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.084    12.226    
    OLOGIC_X1Y164        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.377    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.377    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.557ns  (logic 0.517ns (20.216%)  route 2.040ns (79.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.040     9.319    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y165        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.084    12.226    
    OLOGIC_X1Y165        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.377    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.377    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.545ns  (logic 0.517ns (20.316%)  route 2.028ns (79.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.028     9.307    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y166        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y166        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.084    12.226    
    OLOGIC_X1Y166        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.377    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.377    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.498ns  (logic 0.517ns (20.701%)  route 1.981ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.981     9.259    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y174        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.621    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.309    
                         clock uncertainty           -0.084    12.225    
    OLOGIC_X1Y174        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.376    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.393ns  (logic 0.517ns (21.604%)  route 1.876ns (78.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.876     9.155    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y167        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    11.620    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.308    
                         clock uncertainty           -0.084    12.224    
    OLOGIC_X1Y167        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.375    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.381ns  (logic 0.517ns (21.718%)  route 1.864ns (78.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.864     9.142    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y168        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    11.620    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y168        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.308    
                         clock uncertainty           -0.084    12.224    
    OLOGIC_X1Y168        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.375    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.374ns  (logic 0.517ns (21.777%)  route 1.857ns (78.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.857     9.136    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.306    
                         clock uncertainty           -0.084    12.222    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.373    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.359ns  (logic 0.517ns (21.915%)  route 1.842ns (78.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.181 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     3.935    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.842     9.121    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.621    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.309    
                         clock uncertainty           -0.084    12.225    
    OLOGIC_X1Y173        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.376    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  2.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.532 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.532    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.269    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.179     1.448    
    OUT_FIFO_X1Y13       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.437    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.272ns (26.216%)  route 0.766ns (73.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.766     2.397    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y171        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y171        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.272ns (24.802%)  route 0.825ns (75.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.825     2.456    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y170        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y170        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.272ns (24.709%)  route 0.829ns (75.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.829     2.461    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y172        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y172        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.623    
    OLOGIC_X1Y172        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.182    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.272ns (23.630%)  route 0.879ns (76.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.879     2.511    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y169        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.272ns (23.366%)  route 0.892ns (76.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.892     2.524    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.624    
    OLOGIC_X1Y173        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.183    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.272ns (23.316%)  route 0.895ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.895     2.526    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y168        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y168        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y168        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.272ns (23.206%)  route 0.900ns (76.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.900     2.532    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y167        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y167        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.272ns (22.341%)  route 0.946ns (77.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.946     2.577    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y174        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.624    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.183    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.272ns (21.815%)  route 0.975ns (78.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.975     2.607    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y166        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y166        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.623    
    OLOGIC_X1Y166        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.182    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.517ns (15.121%)  route 2.902ns (84.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 6.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.902     5.192    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y186        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     6.638    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.327    
                         clock uncertainty           -0.084     7.243    
    OLOGIC_X1Y186        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.394    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.394    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.517ns (15.758%)  route 2.764ns (84.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 6.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.764     5.054    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y185        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     6.638    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y185        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.327    
                         clock uncertainty           -0.084     7.243    
    OLOGIC_X1Y185        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.394    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.394    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.517ns (16.504%)  route 2.615ns (83.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 6.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.615     4.905    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y184        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     6.638    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.327    
                         clock uncertainty           -0.084     7.243    
    OLOGIC_X1Y184        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.394    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.394    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 6.232 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     1.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     4.611 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.611    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.232    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.688     6.921    
                         clock uncertainty           -0.084     6.837    
    OUT_FIFO_X1Y14       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     6.186    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          6.186    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.517ns (17.325%)  route 2.467ns (82.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.467     4.757    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y183        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.084     7.240    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.391    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     1.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.543 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.018    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.084     7.240    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     6.855    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     1.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.543 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.018    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.084     7.240    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     6.855    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     1.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.543 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.018    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.084     7.240    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     6.855    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     1.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.543 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.018    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.084     7.240    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     6.855    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.517ns (19.183%)  route 2.178ns (80.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.178     4.468    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.084     7.240    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.391    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                  1.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.272ns (30.021%)  route 0.634ns (69.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.634     2.273    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y176        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.632    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.191    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.272ns (29.850%)  route 0.639ns (70.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.639     2.278    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y177        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.632    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.191    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.539 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.539    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.278    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.177     1.455    
    OUT_FIFO_X1Y14       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.444    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.504 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.664    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.543    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.504 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.664    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.543    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.504 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.664    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.543    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.504 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.664    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.543    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.272ns (26.532%)  route 0.753ns (73.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.753     2.392    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y178        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y178        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.632    
    OLOGIC_X1Y178        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.191    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.272ns (24.989%)  route 0.816ns (75.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.816     2.455    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y179        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y179        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.272ns (23.616%)  route 0.880ns (76.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.880     2.519    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y180        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y180        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 6.222 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     1.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     4.600 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.600    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.222    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.687     6.910    
                         clock uncertainty           -0.084     6.826    
    OUT_FIFO_X1Y15       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     6.175    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                          6.175    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     1.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.532 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.007    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.084     7.245    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     6.860    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.860    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     1.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.532 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.007    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.084     7.245    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     6.860    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.860    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     1.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.532 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.007    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.084     7.245    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     6.860    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.860    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.208    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754     1.435    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.532 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.007    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.084     7.245    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     6.860    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.860    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.517ns (19.231%)  route 2.171ns (80.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 6.644 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.171     4.450    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y198        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     6.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.332    
                         clock uncertainty           -0.084     7.248    
    OLOGIC_X1Y198        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.399    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.517ns (20.274%)  route 2.033ns (79.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 6.644 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.033     4.312    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y197        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     6.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y197        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.332    
                         clock uncertainty           -0.084     7.248    
    OLOGIC_X1Y197        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.399    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.517ns (20.781%)  route 1.971ns (79.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.971     4.250    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y192        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.331    
                         clock uncertainty           -0.084     7.247    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.398    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.517ns (21.526%)  route 1.885ns (78.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 6.644 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.885     4.163    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y196        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     6.644    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y196        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.332    
                         clock uncertainty           -0.084     7.248    
    OLOGIC_X1Y196        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.399    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.517ns (22.005%)  route 1.832ns (77.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.832     4.111    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y191        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     3.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.331    
                         clock uncertainty           -0.084     7.247    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.398    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -4.111    
  -------------------------------------------------------------------
                         slack                                  2.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.532 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.532    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.269    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.179     1.448    
    OUT_FIFO_X1Y15       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.437    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.497 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.657    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.542    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.497 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.657    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.542    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.497 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.657    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.542    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.497 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.657    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.542    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.272ns (27.030%)  route 0.734ns (72.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.734     2.366    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.189    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.272ns (26.147%)  route 0.768ns (73.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.768     2.400    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y189        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.631    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.272ns (24.720%)  route 0.828ns (75.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.828     2.460    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y187        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y187        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.631    
    OLOGIC_X1Y187        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.272ns (24.168%)  route 0.853ns (75.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.853     2.485    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y195        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y195        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.189    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.272ns (23.576%)  route 0.882ns (76.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.882     2.513    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y188        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.631    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_harnessSysPLLNode
  To Clock:  clk_out1_harnessSysPLLNode

Setup :            0  Failing Endpoints,  Worst Slack        8.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 0.580ns (5.590%)  route 9.796ns (94.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 18.212 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.684    -1.135    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X107Y149       FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDCE (Prop_fdce_C_Q)         0.456    -0.679 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=46, routed)          2.578     1.899    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X132Y162       LUT1 (Prop_lut1_I0_O)        0.124     2.023 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=966, routed)         7.218     9.241    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X87Y178        FDCE                                         f  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.505    18.212    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/clk_out1
    SLICE_X87Y178        FDCE                                         r  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
                         clock pessimism              0.474    18.686    
                         clock uncertainty           -0.122    18.563    
    SLICE_X87Y178        FDCE (Recov_fdce_C_CLR)     -0.405    18.158    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_0_reg
  -------------------------------------------------------------------
                         required time                         18.158    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 0.580ns (5.590%)  route 9.796ns (94.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 18.212 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.684    -1.135    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X107Y149       FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDCE (Prop_fdce_C_Q)         0.456    -0.679 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=46, routed)          2.578     1.899    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X132Y162       LUT1 (Prop_lut1_I0_O)        0.124     2.023 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=966, routed)         7.218     9.241    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X87Y178        FDCE                                         f  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.505    18.212    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/clk_out1
    SLICE_X87Y178        FDCE                                         r  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
                         clock pessimism              0.474    18.686    
                         clock uncertainty           -0.122    18.563    
    SLICE_X87Y178        FDCE (Recov_fdce_C_CLR)     -0.405    18.158    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_1_reg
  -------------------------------------------------------------------
                         required time                         18.158    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 0.580ns (5.590%)  route 9.796ns (94.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 18.212 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.684    -1.135    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X107Y149       FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDCE (Prop_fdce_C_Q)         0.456    -0.679 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=46, routed)          2.578     1.899    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X132Y162       LUT1 (Prop_lut1_I0_O)        0.124     2.023 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=966, routed)         7.218     9.241    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X87Y178        FDCE                                         f  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.505    18.212    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/clk_out1
    SLICE_X87Y178        FDCE                                         r  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
                         clock pessimism              0.474    18.686    
                         clock uncertainty           -0.122    18.563    
    SLICE_X87Y178        FDCE (Recov_fdce_C_CLR)     -0.405    18.158    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_2/sync_2_reg
  -------------------------------------------------------------------
                         required time                         18.158    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             9.364ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 0.580ns (5.845%)  route 9.344ns (94.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 18.207 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.684    -1.135    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X107Y149       FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDCE (Prop_fdce_C_Q)         0.456    -0.679 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=46, routed)          2.578     1.899    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X132Y162       LUT1 (Prop_lut1_I0_O)        0.124     2.023 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=966, routed)         6.766     8.789    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X87Y174        FDCE                                         f  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.500    18.207    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/clk_out1
    SLICE_X87Y174        FDCE                                         r  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/sync_1_reg/C
                         clock pessimism              0.474    18.681    
                         clock uncertainty           -0.122    18.558    
    SLICE_X87Y174        FDCE (Recov_fdce_C_CLR)     -0.405    18.153    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         18.153    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                  9.364    

Slack (MET) :             9.364ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 0.580ns (5.845%)  route 9.344ns (94.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 18.207 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.684    -1.135    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X107Y149       FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDCE (Prop_fdce_C_Q)         0.456    -0.679 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=46, routed)          2.578     1.899    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X132Y162       LUT1 (Prop_lut1_I0_O)        0.124     2.023 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=966, routed)         6.766     8.789    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X87Y174        FDCE                                         f  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.500    18.207    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/clk_out1
    SLICE_X87Y174        FDCE                                         r  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.474    18.681    
                         clock uncertainty           -0.122    18.558    
    SLICE_X87Y174        FDCE (Recov_fdce_C_CLR)     -0.405    18.153    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         18.153    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                  9.364    

Slack (MET) :             9.417ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/nodeOut_w_source/ready_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 0.580ns (5.868%)  route 9.304ns (94.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.780ns = ( 18.220 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.684    -1.135    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X107Y149       FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDCE (Prop_fdce_C_Q)         0.456    -0.679 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=46, routed)          2.578     1.899    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X132Y162       LUT1 (Prop_lut1_I0_O)        0.124     2.023 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=966, routed)         6.726     8.749    mig/axi4asource/nodeOut_w_source/_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X89Y175        FDCE                                         f  mig/axi4asource/nodeOut_w_source/ready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.513    18.220    mig/axi4asource/nodeOut_w_source/clk_out1
    SLICE_X89Y175        FDCE                                         r  mig/axi4asource/nodeOut_w_source/ready_reg_reg/C
                         clock pessimism              0.474    18.694    
                         clock uncertainty           -0.122    18.571    
    SLICE_X89Y175        FDCE (Recov_fdce_C_CLR)     -0.405    18.166    mig/axi4asource/nodeOut_w_source/ready_reg_reg
  -------------------------------------------------------------------
                         required time                         18.166    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  9.417    

Slack (MET) :             9.417ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/nodeOut_w_source/widx_gray_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 0.580ns (5.868%)  route 9.304ns (94.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.780ns = ( 18.220 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.684    -1.135    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X107Y149       FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDCE (Prop_fdce_C_Q)         0.456    -0.679 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=46, routed)          2.578     1.899    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X132Y162       LUT1 (Prop_lut1_I0_O)        0.124     2.023 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=966, routed)         6.726     8.749    mig/axi4asource/nodeOut_w_source/_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X89Y175        FDCE                                         f  mig/axi4asource/nodeOut_w_source/widx_gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.513    18.220    mig/axi4asource/nodeOut_w_source/clk_out1
    SLICE_X89Y175        FDCE                                         r  mig/axi4asource/nodeOut_w_source/widx_gray_reg[1]/C
                         clock pessimism              0.474    18.694    
                         clock uncertainty           -0.122    18.571    
    SLICE_X89Y175        FDCE (Recov_fdce_C_CLR)     -0.405    18.166    mig/axi4asource/nodeOut_w_source/widx_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         18.166    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  9.417    

Slack (MET) :             9.457ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/nodeOut_w_source/widx_gray_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.846ns  (logic 0.580ns (5.891%)  route 9.266ns (94.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 18.222 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.684    -1.135    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X107Y149       FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDCE (Prop_fdce_C_Q)         0.456    -0.679 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=46, routed)          2.578     1.899    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X132Y162       LUT1 (Prop_lut1_I0_O)        0.124     2.023 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=966, routed)         6.688     8.711    mig/axi4asource/nodeOut_w_source/_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X89Y176        FDCE                                         f  mig/axi4asource/nodeOut_w_source/widx_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.515    18.222    mig/axi4asource/nodeOut_w_source/clk_out1
    SLICE_X89Y176        FDCE                                         r  mig/axi4asource/nodeOut_w_source/widx_gray_reg[0]/C
                         clock pessimism              0.474    18.696    
                         clock uncertainty           -0.122    18.573    
    SLICE_X89Y176        FDCE (Recov_fdce_C_CLR)     -0.405    18.168    mig/axi4asource/nodeOut_w_source/widx_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         18.168    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  9.457    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.875ns  (logic 0.580ns (5.873%)  route 9.295ns (94.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.777ns = ( 18.223 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.684    -1.135    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X107Y149       FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDCE (Prop_fdce_C_Q)         0.456    -0.679 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=46, routed)          2.578     1.899    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X132Y162       LUT1 (Prop_lut1_I0_O)        0.124     2.023 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=966, routed)         6.717     8.740    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X88Y177        FDCE                                         f  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.516    18.223    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/clk_out1
    SLICE_X88Y177        FDCE                                         r  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
                         clock pessimism              0.474    18.697    
                         clock uncertainty           -0.122    18.574    
    SLICE_X88Y177        FDCE (Recov_fdce_C_CLR)     -0.361    18.213    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/sync_1_reg
  -------------------------------------------------------------------
                         required time                         18.213    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.875ns  (logic 0.580ns (5.873%)  route 9.295ns (94.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.777ns = ( 18.223 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.684    -1.135    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X107Y149       FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDCE (Prop_fdce_C_Q)         0.456    -0.679 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=46, routed)          2.578     1.899    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X132Y162       LUT1 (Prop_lut1_I0_O)        0.124     2.023 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=966, routed)         6.717     8.740    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset
    SLICE_X88Y177        FDCE                                         f  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        1.516    18.223    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/clk_out1
    SLICE_X88Y177        FDCE                                         r  mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/sync_2_reg/C
                         clock pessimism              0.474    18.697    
                         clock uncertainty           -0.122    18.574    
    SLICE_X88Y177        FDCE (Recov_fdce_C_CLR)     -0.361    18.213    mig/axi4asource/nodeOut_w_source/ridx_ridx_gray/output_chain_3/sync_2_reg
  -------------------------------------------------------------------
                         required time                         18.213    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  9.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.344%)  route 0.300ns (64.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.581    -0.719    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X98Y146        FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDPE (Prop_fdpe_C_Q)         0.164    -0.555 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=6, routed)           0.300    -0.255    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X102Y144       FDCE                                         f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.856    -0.958    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism              0.280    -0.678    
    SLICE_X102Y144       FDCE (Remov_fdce_C_CLR)     -0.067    -0.745    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.344%)  route 0.300ns (64.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.581    -0.719    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X98Y146        FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDPE (Prop_fdpe_C_Q)         0.164    -0.555 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=6, routed)           0.300    -0.255    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X102Y144       FDCE                                         f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.856    -0.958    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
                         clock pessimism              0.280    -0.678    
    SLICE_X102Y144       FDCE (Remov_fdce_C_CLR)     -0.067    -0.745    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.344%)  route 0.300ns (64.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.581    -0.719    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X98Y146        FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDPE (Prop_fdpe_C_Q)         0.164    -0.555 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=6, routed)           0.300    -0.255    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X102Y144       FDCE                                         f  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.856    -0.958    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X102Y144       FDCE                                         r  dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
                         clock pessimism              0.280    -0.678    
    SLICE_X102Y144       FDCE (Remov_fdce_C_CLR)     -0.067    -0.745    dutWrangler/nodeOut_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.183ns (32.414%)  route 0.382ns (67.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.592    -0.708    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X117Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.234    -0.332    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X117Y143       LUT2 (Prop_lut2_I1_O)        0.042    -0.290 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0/O
                         net (fo=9, routed)           0.147    -0.143    chiptop0/system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X108Y143       FDCE                                         f  chiptop0/system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.862    -0.952    chiptop0/system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_sink_valid_0/output_chain/clk_out1
    SLICE_X108Y143       FDCE                                         r  chiptop0/system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.280    -0.672    
    SLICE_X108Y143       FDCE (Remov_fdce_C_CLR)     -0.129    -0.801    chiptop0/system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.414%)  route 0.400ns (68.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.592    -0.708    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X117Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.179    -0.387    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X117Y142       LUT1 (Prop_lut1_I0_O)        0.042    -0.345 f  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/ridx_gray[3]_i_2__3/O
                         net (fo=232, routed)         0.220    -0.125    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/_phy_io_outer_reset_catcher_io_sync_reset
    SLICE_X114Y142       FDCE                                         f  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.862    -0.952    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/clk_out1
    SLICE_X114Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_0_reg/C
                         clock pessimism              0.280    -0.672    
    SLICE_X114Y142       FDCE (Remov_fdce_C_CLR)     -0.154    -0.826    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.414%)  route 0.400ns (68.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.592    -0.708    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X117Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.179    -0.387    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X117Y142       LUT1 (Prop_lut1_I0_O)        0.042    -0.345 f  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/ridx_gray[3]_i_2__3/O
                         net (fo=232, routed)         0.220    -0.125    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/_phy_io_outer_reset_catcher_io_sync_reset
    SLICE_X114Y142       FDCE                                         f  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.862    -0.952    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/clk_out1
    SLICE_X114Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_1_reg/C
                         clock pessimism              0.280    -0.672    
    SLICE_X114Y142       FDCE (Remov_fdce_C_CLR)     -0.154    -0.826    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.414%)  route 0.400ns (68.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.592    -0.708    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X117Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.179    -0.387    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X117Y142       LUT1 (Prop_lut1_I0_O)        0.042    -0.345 f  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/ridx_gray[3]_i_2__3/O
                         net (fo=232, routed)         0.220    -0.125    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/_phy_io_outer_reset_catcher_io_sync_reset
    SLICE_X114Y142       FDCE                                         f  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.862    -0.952    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/clk_out1
    SLICE_X114Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.280    -0.672    
    SLICE_X114Y142       FDCE (Remov_fdce_C_CLR)     -0.154    -0.826    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.414%)  route 0.400ns (68.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.592    -0.708    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X117Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.179    -0.387    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X117Y142       LUT1 (Prop_lut1_I0_O)        0.042    -0.345 f  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/ridx_gray[3]_i_2__3/O
                         net (fo=232, routed)         0.220    -0.125    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/_phy_io_outer_reset_catcher_io_sync_reset
    SLICE_X114Y142       FDCE                                         f  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.862    -0.952    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/clk_out1
    SLICE_X114Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_0_reg/C
                         clock pessimism              0.280    -0.672    
    SLICE_X114Y142       FDCE (Remov_fdce_C_CLR)     -0.154    -0.826    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.414%)  route 0.400ns (68.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.592    -0.708    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X117Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.179    -0.387    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X117Y142       LUT1 (Prop_lut1_I0_O)        0.042    -0.345 f  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/ridx_gray[3]_i_2__3/O
                         net (fo=232, routed)         0.220    -0.125    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/_phy_io_outer_reset_catcher_io_sync_reset
    SLICE_X114Y142       FDCE                                         f  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.862    -0.952    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/clk_out1
    SLICE_X114Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_1_reg/C
                         clock pessimism              0.280    -0.672    
    SLICE_X114Y142       FDCE (Remov_fdce_C_CLR)     -0.154    -0.826    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_1/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.414%)  route 0.400ns (68.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.592    -0.708    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X117Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.179    -0.387    chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X117Y142       LUT1 (Prop_lut1_I0_O)        0.042    -0.345 f  chiptop0/system/serial_tl_domain/phy_io_outer_reset_catcher/io_sync_reset_chain/output_chain/ridx_gray[3]_i_2__3/O
                         net (fo=232, routed)         0.220    -0.125    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/_phy_io_outer_reset_catcher_io_sync_reset
    SLICE_X114Y142       FDCE                                         f  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=7358, routed)        0.862    -0.952    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/clk_out1
    SLICE_X114Y142       FDCE                                         r  chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_0_reg/C
                         clock pessimism              0.280    -0.672    
    SLICE_X114Y142       FDCE (Remov_fdce_C_CLR)     -0.154    -0.826    chiptop0/system/serial_tl_domain/phy/out_phits_out_async_3/sink/widx_widx_gray/output_chain_3/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.701    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        2.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 0.580ns (8.957%)  route 5.895ns (91.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 10.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.741     1.475    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.456     1.931 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         5.255     7.186    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X127Y141       LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.641     7.950    mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X129Y141       FDCE                                         f  mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.572    10.662    mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X129Y141       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.645    11.306    
                         clock uncertainty           -0.079    11.227    
    SLICE_X129Y141       FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 0.580ns (8.957%)  route 5.895ns (91.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 10.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.741     1.475    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.456     1.931 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         5.255     7.186    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X127Y141       LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.641     7.950    mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X129Y141       FDCE                                         f  mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.572    10.662    mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X129Y141       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.645    11.306    
                         clock uncertainty           -0.079    11.227    
    SLICE_X129Y141       FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.580ns (9.168%)  route 5.747ns (90.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 10.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.741     1.475    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.456     1.931 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         5.255     7.186    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X127Y141       LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.492     7.801    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X131Y141       FDCE                                         f  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.572    10.662    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X131Y141       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.645    11.306    
                         clock uncertainty           -0.079    11.227    
    SLICE_X131Y141       FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.580ns (9.168%)  route 5.747ns (90.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 10.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.741     1.475    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.456     1.931 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         5.255     7.186    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X127Y141       LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.492     7.801    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X131Y141       FDCE                                         f  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.572    10.662    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X131Y141       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.645    11.306    
                         clock uncertainty           -0.079    11.227    
    SLICE_X131Y141       FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.580ns (9.168%)  route 5.747ns (90.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 10.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.741     1.475    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.456     1.931 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         5.255     7.186    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X127Y141       LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.492     7.801    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X131Y141       FDCE                                         f  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.572    10.662    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X131Y141       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.645    11.306    
                         clock uncertainty           -0.079    11.227    
    SLICE_X131Y141       FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.580ns (9.168%)  route 5.747ns (90.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 10.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.741     1.475    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.456     1.931 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         5.255     7.186    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X127Y141       LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.492     7.801    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X131Y141       FDCE                                         f  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.572    10.662    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X131Y141       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.645    11.306    
                         clock uncertainty           -0.079    11.227    
    SLICE_X131Y141       FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.580ns (9.168%)  route 5.747ns (90.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 10.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.741     1.475    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.456     1.931 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         5.255     7.186    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X127Y141       LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.492     7.801    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X131Y141       FDCE                                         f  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.572    10.662    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X131Y141       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.645    11.306    
                         clock uncertainty           -0.079    11.227    
    SLICE_X131Y141       FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.580ns (9.168%)  route 5.747ns (90.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 10.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.741     1.475    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.456     1.931 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         5.255     7.186    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X127Y141       LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.492     7.801    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X131Y141       FDCE                                         f  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.572    10.662    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X131Y141       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.645    11.306    
                         clock uncertainty           -0.079    11.227    
    SLICE_X131Y141       FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.580ns (9.168%)  route 5.747ns (90.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 10.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.741     1.475    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.456     1.931 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         5.255     7.186    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X127Y141       LUT2 (Prop_lut2_I0_O)        0.124     7.310 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.492     7.801    mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X131Y141       FDCE                                         f  mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.572    10.662    mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X131Y141       FDCE                                         r  mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.645    11.306    
                         clock uncertainty           -0.079    11.227    
    SLICE_X131Y141       FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeOut_w_sink/valid_reg_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 0.456ns (7.417%)  route 5.692ns (92.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.630ns = ( 10.630 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.708    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.754    -1.065    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.741     1.475    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.456     1.931 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         5.692     7.623    mig/island/axi4asink/nodeOut_w_sink/ui_clk_sync_rst
    SLICE_X109Y181       FDCE                                         f  mig/island/axi4asink/nodeOut_w_sink/valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    12.567    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.636     8.343    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.541    10.630    mig/island/axi4asink/nodeOut_w_sink/ui_clk
    SLICE_X109Y181       FDCE                                         r  mig/island/axi4asink/nodeOut_w_sink/valid_reg_reg/C
                         clock pessimism              0.724    11.354    
                         clock uncertainty           -0.079    11.274    
    SLICE_X109Y181       FDCE (Recov_fdce_C_CLR)     -0.405    10.869    mig/island/axi4asink/nodeOut_w_sink/valid_reg_reg
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  3.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.151%)  route 0.468ns (76.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    0.248ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.731     0.248    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X160Y214       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y214       FDPE (Prop_fdpe_C_Q)         0.141     0.389 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/Q
                         net (fo=49, routed)          0.468     0.857    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[0]_0[0]
    SLICE_X163Y209       FDCE                                         f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        1.012     0.311    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X163Y209       FDCE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.045     0.267    
    SLICE_X163Y209       FDCE (Remov_fdce_C_CLR)     -0.092     0.175    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.133%)  route 0.526ns (78.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.214ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.616     0.132    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         0.526     0.799    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    SLICE_X161Y189       FDCE                                         f  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.915     0.214    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X161Y189       FDCE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.017     0.197    
    SLICE_X161Y189       FDCE (Remov_fdce_C_CLR)     -0.092     0.105    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.141ns (9.125%)  route 1.404ns (90.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.180ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.616     0.132    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         1.404     1.677    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/ui_clk_sync_rst
    SLICE_X146Y166       FDCE                                         f  mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.881     0.180    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/ui_clk
    SLICE_X146Y166       FDCE                                         r  mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                         clock pessimism             -0.017     0.163    
    SLICE_X146Y166       FDCE (Remov_fdce_C_CLR)     -0.067     0.096    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.141ns (9.125%)  route 1.404ns (90.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.180ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.616     0.132    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         1.404     1.677    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/ui_clk_sync_rst
    SLICE_X146Y166       FDCE                                         f  mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.881     0.180    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/ui_clk
    SLICE_X146Y166       FDCE                                         r  mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/sync_1_reg/C
                         clock pessimism             -0.017     0.163    
    SLICE_X146Y166       FDCE (Remov_fdce_C_CLR)     -0.067     0.096    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.141ns (8.450%)  route 1.528ns (91.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.179ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.616     0.132    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         1.528     1.801    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/ui_clk_sync_rst
    SLICE_X144Y167       FDCE                                         f  mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.879     0.179    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/ui_clk
    SLICE_X144Y167       FDCE                                         r  mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
                         clock pessimism             -0.017     0.162    
    SLICE_X144Y167       FDCE (Remov_fdce_C_CLR)     -0.067     0.095    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.141ns (8.450%)  route 1.528ns (91.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.179ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.616     0.132    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         1.528     1.801    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/ui_clk_sync_rst
    SLICE_X144Y167       FDCE                                         f  mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.879     0.179    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/ui_clk
    SLICE_X144Y167       FDCE                                         r  mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
                         clock pessimism             -0.017     0.162    
    SLICE_X144Y167       FDCE (Remov_fdce_C_CLR)     -0.067     0.095    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.141ns (8.450%)  route 1.528ns (91.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.179ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.616     0.132    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         1.528     1.801    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/ui_clk_sync_rst
    SLICE_X144Y167       FDCE                                         f  mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.879     0.179    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/ui_clk
    SLICE_X144Y167       FDCE                                         r  mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
                         clock pessimism             -0.017     0.162    
    SLICE_X144Y167       FDCE (Remov_fdce_C_CLR)     -0.067     0.095    mig/island/axi4asink/nodeIn_r_source/ridx_ridx_gray/output_chain_2/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeIn_r_source/widx_gray_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.141ns (8.450%)  route 1.528ns (91.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.179ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.616     0.132    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         1.528     1.801    mig/island/axi4asink/nodeIn_r_source/ui_clk_sync_rst
    SLICE_X144Y167       FDCE                                         f  mig/island/axi4asink/nodeIn_r_source/widx_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.879     0.179    mig/island/axi4asink/nodeIn_r_source/ui_clk
    SLICE_X144Y167       FDCE                                         r  mig/island/axi4asink/nodeIn_r_source/widx_gray_reg[0]/C
                         clock pessimism             -0.017     0.162    
    SLICE_X144Y167       FDCE (Remov_fdce_C_CLR)     -0.067     0.095    mig/island/axi4asink/nodeIn_r_source/widx_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeIn_r_source/widx_widx_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.141ns (8.559%)  route 1.506ns (91.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.180ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.616     0.132    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         1.506     1.780    mig/island/axi4asink/nodeIn_r_source/ui_clk_sync_rst
    SLICE_X145Y166       FDCE                                         f  mig/island/axi4asink/nodeIn_r_source/widx_widx_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.881     0.180    mig/island/axi4asink/nodeIn_r_source/ui_clk
    SLICE_X145Y166       FDCE                                         r  mig/island/axi4asink/nodeIn_r_source/widx_widx_bin_reg[0]/C
                         clock pessimism             -0.017     0.163    
    SLICE_X145Y166       FDCE (Remov_fdce_C_CLR)     -0.092     0.071    mig/island/axi4asink/nodeIn_r_source/widx_widx_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/axi4asink/nodeIn_r_source/widx_widx_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.141ns (8.559%)  route 1.506ns (91.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.180ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.683    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.606    -0.694    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.616     0.132    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK
    SLICE_X147Y193       FDPE                                         r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         1.506     1.780    mig/island/axi4asink/nodeIn_r_source/ui_clk_sync_rst
    SLICE_X145Y166       FDCE                                         f  mig/island/axi4asink/nodeIn_r_source/widx_widx_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.911    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.875    -0.939    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7637, routed)        0.881     0.180    mig/island/axi4asink/nodeIn_r_source/ui_clk
    SLICE_X145Y166       FDCE                                         r  mig/island/axi4asink/nodeIn_r_source/widx_widx_bin_reg[1]/C
                         clock pessimism             -0.017     0.163    
    SLICE_X145Y166       FDCE (Remov_fdce_C_CLR)     -0.092     0.071    mig/island/axi4asink/nodeIn_r_source/widx_widx_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  1.708    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.881ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.522%)  route 1.663ns (78.478%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y193                                    0.000     0.000 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X147Y193       FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=137, routed)         1.663     2.119    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y3     PHY_CONTROL                  0.000     5.000    mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.119    
  -------------------------------------------------------------------
                         slack                                  2.881    





