<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="xts_aes" language="c" vlnv="xilinx.com:hls:xts_aes:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="M_AXI_DATA0" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA1" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA2" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA3" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CTRL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="key_V" addressQualifier="1" id="0" port="M_AXI_DATA0" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <arg name="tweak_V" addressQualifier="1" id="1" port="M_AXI_DATA1" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <arg name="text_V" addressQualifier="1" id="2" port="M_AXI_DATA2" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <arg name="mode" addressQualifier="0" id="3" port="S_AXI_CTRL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="text_len" addressQualifier="0" id="4" port="S_AXI_CTRL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="data_ret_V" addressQualifier="1" id="5" port="M_AXI_DATA3" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
