
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002116                       # Number of seconds simulated (Second)
simTicks                                   2116350000                       # Number of ticks simulated (Tick)
finalTick                                  3105233000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     32.23                       # Real time elapsed on the host (Second)
hostTickRate                                 65654254                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680124                       # Number of bytes of host memory used (Byte)
simInsts                                     10519588                       # Number of instructions simulated (Count)
simOps                                       12697303                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   326341                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     393899                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          4232700                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        10786163                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10958714                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     55                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                15191                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              7939                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             4222912                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.595061                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.980632                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2024323     47.94%     47.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    201942      4.78%     52.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    210584      4.99%     57.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    200225      4.74%     62.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    293502      6.95%     69.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    299281      7.09%     76.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    287280      6.80%     83.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    305364      7.23%     90.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    400411      9.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               4222912                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   13202      2.66%      2.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      2.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      2.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      2.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      2.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      2.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      2.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      2.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      2.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      2.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                 146439     29.49%     32.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     32.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 292612     58.93%     91.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     91.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     91.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                   950      0.19%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     91.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  43169      8.69%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   156      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       887323      8.10%      8.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2800588     25.56%     33.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     33.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     33.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     33.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     33.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     33.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     33.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     33.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     33.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     33.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     33.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      1498838     13.68%     47.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      3111645     28.39%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        57600      0.53%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2350688     21.45%     97.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       252031      2.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10958714                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.589060                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              496528                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.045309                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 10219166                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 2988557                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2981013                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 16417751                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 7812832                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         7802108                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3005321                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     7562598                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10958347                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2350551                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       361                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 964                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2602573                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          11656                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       252022                       # Number of stores executed (Count)
system.cpu.numRate                           2.588973                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              86                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            9788                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     8862222                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10770841                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.477612                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.477612                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.093752                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.093752                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    6357712                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2803834                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   18981092                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     1108572                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1108440                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  14170068                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        2176271                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        252220                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        27714                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        29799                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   11723                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             11664                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                47                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 9671                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   11                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    9663                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999173                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       2                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              44                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               44                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           11566                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                45                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4221403                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.551711                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.514203                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2533212     60.01%     60.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          210710      4.99%     65.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           43932      1.04%     66.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           57621      1.36%     67.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           71436      1.69%     69.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           28204      0.67%     69.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          117132      2.77%     72.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          102439      2.43%     74.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1056717     25.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4221403                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              8863183                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10771802                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2424634                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2173013                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      11587                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          7795638                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     5265994                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       886574      8.23%      8.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2796305     25.96%     34.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.00%     34.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     34.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     34.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     34.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     34.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     34.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     34.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     34.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     34.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     34.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      1497600     13.90%     48.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      3109088     28.86%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        57600      0.53%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2173013     20.17%     97.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       251621      2.34%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10771802                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1056717                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        2134405                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2134405                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2134405                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2134405                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       233288                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          233288                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       233288                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         233288                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   8257342413                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   8257342413                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   8257342413                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   8257342413                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2367693                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2367693                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2367693                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2367693                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.098530                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.098530                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.098530                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.098530                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 35395.487179                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 35395.487179                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 35395.487179                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 35395.487179                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       594994                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            5                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        22387                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      26.577657                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            5                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        29020                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             29020                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       147410                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        147410                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       147410                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       147410                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        85878                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        85878                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        85878                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        85878                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4147887413                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4147887413                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4147887413                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4147887413                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.036271                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.036271                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.036271                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.036271                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 48299.767263                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 48299.767263                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 48299.767263                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 48299.767263                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  85876                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1911583                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1911583                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       204489                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        204489                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5865391500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5865391500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2116072                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2116072                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.096636                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.096636                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 28683.163887                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 28683.163887                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       147410                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       147410                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        57079                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        57079                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1784735500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1784735500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.026974                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.026974                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 31267.813031                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 31267.813031                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       222822                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         222822                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        28799                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        28799                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2391950913                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2391950913                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       251621                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       251621                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.114454                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.114454                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 83056.735060                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 83056.735060                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        28799                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        28799                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2363151913                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2363151913                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.114454                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.114454                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 82056.735060                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 82056.735060                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               707228                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              85876                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               8.235456                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          406                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          598                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            9556648                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           9556648                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   438226                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2246156                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1406525                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                131849                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    156                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 9663                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10788695                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     9                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             559727                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        8879848                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       11723                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               9665                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3663027                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     316                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    557408                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    60                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            4222912                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.555690                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.509902                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2581587     61.13%     61.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     7332      0.17%     61.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   231602      5.48%     66.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      258      0.01%     66.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   186258      4.41%     71.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      688      0.02%     71.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    66484      1.57%     72.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    15858      0.38%     73.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1132845     26.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              4222912                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.002770                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.097916                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         557320                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            557320                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        557320                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           557320                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           88                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              88                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           88                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             88                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      6840500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      6840500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      6840500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      6840500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       557408                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        557408                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       557408                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       557408                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000158                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000158                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000158                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000158                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 77732.954545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 77732.954545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 77732.954545                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 77732.954545                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           82                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                82                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            7                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             7                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            7                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            7                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           81                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           81                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      6321500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      6321500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      6321500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      6321500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000145                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000145                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 78043.209877                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 78043.209877                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 78043.209877                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 78043.209877                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     82                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       557320                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          557320                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           88                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            88                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      6840500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      6840500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       557408                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       557408                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000158                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000158                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 77732.954545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 77732.954545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            7                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           81                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           81                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      6321500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      6321500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000145                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000145                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 78043.209877                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 78043.209877                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                11502                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 82                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             140.268293                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2229714                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2229714                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       156                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     466877                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   694897                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10787129                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2176271                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  252220                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     26459                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   663184                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             36                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           10                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                   46                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10783520                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10783121                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   6442046                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   9133474                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.547575                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.705323                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       59753                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    3231                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  35                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    577                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  21056                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2173013                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.948536                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.746735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1869612     86.04%     86.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                94976      4.37%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               123179      5.67%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 5509      0.25%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 4087      0.19%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  768      0.04%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  480      0.02%     96.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1101      0.05%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1243      0.06%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  846      0.04%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1037      0.05%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1468      0.07%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               7156      0.33%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              17393      0.80%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              20372      0.94%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               7705      0.35%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3259      0.15%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1997      0.09%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                755      0.03%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                613      0.03%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                827      0.04%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                948      0.04%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                416      0.02%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                613      0.03%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                254      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                235      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                601      0.03%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                343      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                282      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                343      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             4595      0.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              995                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2173013                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    156                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   488472                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1267390                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1478550                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                988344                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10787942                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3078                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 219733                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 725167                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 137680                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            12519619                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    31705705                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  6185130                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 10538206                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              12500343                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    19203                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    687134                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         13946897                       # The number of ROB reads (Count)
system.cpu.rob.writes                        21568379                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  8862222                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10770841                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                  41676                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     41676                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 41676                       # number of overall hits (Count)
system.l2.overallHits::total                    41676                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   81                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                44202                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   44283                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  81                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               44202                       # number of overall misses (Count)
system.l2.overallMisses::total                  44283                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         6198000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      3577146500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         3583344500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        6198000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     3577146500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        3583344500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 81                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              85878                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 85959                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                81                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             85878                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                85959                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.514707                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.515164                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.514707                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.515164                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 76518.518519                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 80927.254423                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80919.190208                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 76518.518519                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 80927.254423                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80919.190208                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                26989                       # number of writebacks (Count)
system.l2.writebacks::total                     26989                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               81                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            44202                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               44283                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              81                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           44202                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              44283                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      5378000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3135136500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3140514500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      5378000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3135136500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3140514500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.514707                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.515164                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.514707                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.515164                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 66395.061728                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70927.480657                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70919.190208                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 66395.061728                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70927.480657                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70919.190208                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          44350                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          122                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            122                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            81                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               81                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      6198000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      6198000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           81                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             81                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 76518.518519                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 76518.518519                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           81                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           81                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      5378000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      5378000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 66395.061728                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 66395.061728                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data            28799                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               28799                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2317302000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2317302000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          28799                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             28799                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80464.668912                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80464.668912                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        28799                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           28799                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   2029312000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2029312000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70464.668912                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70464.668912                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          41676                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             41676                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        15403                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           15403                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1259844500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1259844500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        57079                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         57079                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.269854                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.269854                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81792.150880                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81792.150880                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        15403                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        15403                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1105824500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1105824500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.269854                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.269854                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71792.800104                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71792.800104                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           82                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               82                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           82                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           82                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        29020                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            29020                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        29020                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        29020                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       150155                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      44350                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.385682                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      50.050008                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       208.417052                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3837.532940                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.012219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.050883                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.936898                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  210                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  829                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2082                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  975                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1419678                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1419678                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     26988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        82.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     44202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000124158500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1617                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1617                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              111708                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              25416                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       44284                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      26988                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     44284                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    26988                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 44284                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                26988                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   27005                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   11488                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    3532                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2258                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1599                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1717                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1655                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1984                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   1737                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1620                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1617                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      27.484230                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     24.698825                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     20.463773                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            111      6.86%      6.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          1091     67.47%     74.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           341     21.09%     95.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            39      2.41%     97.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79            13      0.80%     98.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             6      0.37%     99.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            4      0.25%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            1      0.06%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            1      0.06%     99.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      0.06%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            3      0.19%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            1      0.06%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1      0.06%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.06%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      0.06%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1      0.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1617                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1617                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.695733                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.650013                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.284499                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1190     73.59%     73.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               68      4.21%     77.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              132      8.16%     85.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              126      7.79%     93.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               92      5.69%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                7      0.43%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1617                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2834176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1727232                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1339181137.33550692                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              816137217.37897801                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2116411500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      29694.85                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         5248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2828928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1727808                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2479741.063623691909                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1336701396.271883249283                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 816409384.081083059311                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           82                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        44202                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        26988                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      2017750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1313387250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  52869620500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     24606.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29713.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1959004.76                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         5248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2828928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2834176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         5248                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         5248                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1727232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1727232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           82                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        44202                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           44284                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        26988                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          26988                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2479741                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1336701396                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1339181137                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2479741                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2479741                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    816137217                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        816137217                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    816137217                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2479741                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1336701396                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2155318355                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                44284                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               26997                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               485080000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             221420000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1315405000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10953.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29703.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               40727                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              24393                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         6153                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   741.216317                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   597.882089                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   346.305397                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          331      5.38%      5.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          497      8.08%     13.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          524      8.52%     21.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          324      5.27%     27.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          339      5.51%     32.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          373      6.06%     38.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          394      6.40%     45.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          311      5.05%     50.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3060     49.73%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         6153                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2834176                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1727808                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1339.181137                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              816.409384                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   16.84                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.38                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        19620720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        10409685                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      140165340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      62921880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 166567440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    846557730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     99699360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1345942155                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   635.973329                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    251260250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     70720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1794385250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        24368820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        12940950                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      176022420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      78002460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 166567440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    918843990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     38826720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1415572800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   668.874619                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     92961000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     70720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1952684500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               15484                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         26988                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             17078                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              28799                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             28799                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          15485                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       132633                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  132633                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      4561344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  4561344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              44284                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    44284    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                44284                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           204062000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          230361750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          88350                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        44066                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              57159                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        56009                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           82                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            74216                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             28799                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            28799                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             81                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         57079                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          245                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       257629                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 257874                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7353344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 7363840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           44350                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1727296                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            130309                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003108                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.055663                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  129904     99.69%     99.69% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     405      0.31%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              130309                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3105233000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          115060000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            123000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         128814000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        171916                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        85957                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             405                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          405                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000029                       # Number of seconds simulated (Second)
simTicks                                     29120000                       # Number of ticks simulated (Tick)
finalTick                                  3134353000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.11                       # Real time elapsed on the host (Second)
hostTickRate                                270129767                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682172                       # Number of bytes of host memory used (Byte)
simInsts                                     10529673                       # Number of instructions simulated (Count)
simOps                                       12709321                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 97571813                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  117754129                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            58240                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21014                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      249                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18490                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     52                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9407                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5220                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  94                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               37090                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.498517                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.366848                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     30588     82.47%     82.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2304      6.21%     88.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1339      3.61%     92.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       817      2.20%     94.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       681      1.84%     96.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       495      1.33%     97.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       426      1.15%     98.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       218      0.59%     99.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       222      0.60%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 37090                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      93     18.13%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    246     47.95%     66.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   174     33.92%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          525      2.84%      2.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11566     62.55%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           35      0.19%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            16      0.09%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4272     23.10%     88.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2063     11.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18490                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.317479                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 513                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027745                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    74046                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   30362                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16808                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      595                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     322                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18152                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18169                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4166                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       327                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  72                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6194                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3127                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2028                       # Number of stores executed (Count)
system.cpu.numRate                           0.311968                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             184                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21150                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10085                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12018                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.774913                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.774913                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.173163                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.173163                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18733                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11923                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2835                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2931                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2260                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4649                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2292                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          571                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          184                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5274                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3697                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               372                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1877                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  229                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1586                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.844965                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     409                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             605                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              587                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           85                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9481                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               730                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        35137                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.342403                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.310898                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           31539     89.76%     89.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1331      3.79%     93.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             598      1.70%     95.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             298      0.85%     96.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             361      1.03%     97.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             190      0.54%     97.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             124      0.35%     98.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              96      0.27%     98.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             600      1.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        35137                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10098                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12031                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4191                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2642                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2192                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11224                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7712     64.10%     64.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2642     21.96%     87.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1549     12.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12031                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           600                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4564                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4564                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4564                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4564                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          738                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             738                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          738                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            738                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     69084992                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     69084992                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     69084992                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     69084992                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5302                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5302                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5302                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5302                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.139193                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.139193                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.139193                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.139193                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 93611.100271                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 93611.100271                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 93611.100271                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 93611.100271                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3980                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           59                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      67.457627                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           57                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                57                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          402                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           402                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          402                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          402                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          336                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          336                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          336                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          336                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     35296999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     35296999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     35296999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     35296999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063372                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063372                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063372                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063372                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 105050.592262                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 105050.592262                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 105050.592262                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 105050.592262                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    341                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3172                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3172                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          657                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           657                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     64014000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     64014000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3829                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3829                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.171585                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.171585                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 97433.789954                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 97433.789954                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          343                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          343                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     33418500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     33418500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.082006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.082006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 106428.343949                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 106428.343949                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       247000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       247000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 82333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 82333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       244000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       244000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 81333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 81333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1392                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1392                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           81                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           81                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      5070992                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      5070992                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.054990                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.054990                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 62604.839506                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 62604.839506                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           59                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           59                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1878499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1878499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014936                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014936                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 85386.318182                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 85386.318182                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1570693                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1365                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1150.690842                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          920                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21853                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21853                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8922                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 23036                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3984                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   390                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    758                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1492                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    86                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23570                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   297                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8322                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22900                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5274                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2013                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         24579                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1682                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  449                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2899                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      2965                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   206                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              37090                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.709356                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.047344                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    32251     86.95%     86.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      426      1.15%     88.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      501      1.35%     89.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      423      1.14%     90.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      432      1.16%     91.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      545      1.47%     93.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      312      0.84%     94.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      312      0.84%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1888      5.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                37090                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.090556                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.393201                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2674                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2674                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2674                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2674                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          291                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             291                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          291                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            291                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     23323000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     23323000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     23323000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     23323000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2965                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2965                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2965                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2965                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.098145                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.098145                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.098145                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.098145                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 80147.766323                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 80147.766323                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 80147.766323                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 80147.766323                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          177                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      88.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          228                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               228                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           62                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           62                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          229                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          229                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18664000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18664000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18664000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18664000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.077234                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.077234                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.077234                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.077234                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 81502.183406                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 81502.183406                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 81502.183406                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 81502.183406                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    228                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2674                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2674                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          291                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           291                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     23323000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     23323000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.098145                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.098145                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 80147.766323                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 80147.766323                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          229                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          229                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18664000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18664000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.077234                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.077234                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 81502.183406                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 81502.183406                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               627497                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                484                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1296.481405                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          105                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12088                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12088                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       758                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       7673                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1110                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21335                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   87                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4649                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2292                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   249                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        55                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1012                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             84                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          735                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  819                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17666                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17072                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8904                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14893                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.293132                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597865                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         155                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2035                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  14                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    767                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   55                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     48                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             37.127933                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            87.502610                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2198     83.19%     83.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   12      0.45%     83.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   10      0.38%     84.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.08%     84.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    3      0.11%     84.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.04%     84.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     84.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  6      0.23%     84.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 13      0.49%     85.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 78      2.95%     88.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 21      0.79%     88.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  3      0.11%     88.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 45      1.70%     90.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 15      0.57%     91.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 14      0.53%     91.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 90      3.41%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 33      1.25%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  8      0.30%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.04%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.11%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.04%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.08%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 20      0.76%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 10      0.38%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               50      1.89%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              816                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    758                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     9179                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    9637                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10601                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4044                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  2871                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22613                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    553                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1429                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    887                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20578                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30203                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23562                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      239                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11181                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9511                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1728                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            55828                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44822                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10085                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12018                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     22                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        25                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    22                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     3                       # number of overall hits (Count)
system.l2.overallHits::total                       25                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  207                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  335                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     542                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 207                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 335                       # number of overall misses (Count)
system.l2.overallMisses::total                    542                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        18083000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        34793000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           52876000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       18083000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       34793000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          52876000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                229                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                338                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   567                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               229                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               338                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  567                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.903930                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.991124                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.955908                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.903930                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.991124                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.955908                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 87357.487923                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 103859.701493                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    97557.195572                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 87357.487923                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 103859.701493                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   97557.195572                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  641                       # number of writebacks (Count)
system.l2.writebacks::total                       641                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              207                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              335                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 542                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             207                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             335                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                542                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16023000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     31433000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       47456000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16023000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     31433000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      47456000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.903930                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.991124                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.955908                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.903930                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.991124                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.955908                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 77405.797101                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 93829.850746                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 87557.195572                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 77405.797101                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 93829.850746                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 87557.195572                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            722                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data            1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        18500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        18500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           207                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              207                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     18083000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     18083000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          229                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            229                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.903930                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.903930                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 87357.487923                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 87357.487923                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          207                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          207                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16023000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16023000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.903930                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.903930                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 77405.797101                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 77405.797101                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  2                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     2                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2034000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2034000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             24                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                24                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.916667                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.916667                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 92454.545455                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 92454.545455                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1814000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1814000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.916667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.916667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 82454.545455                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 82454.545455                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     32759000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     32759000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996815                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996815                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 104661.341853                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 104661.341853                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     29619000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     29619000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 94629.392971                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 94629.392971                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          228                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              228                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          228                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          228                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           57                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               57                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           57                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           57                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        33921                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4818                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       7.040473                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      95.738241                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        98.720608                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3901.541151                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.023374                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.024102                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.952525                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  207                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1363                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1725                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  801                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9826                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9826                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       642.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       206.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       335.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000008494500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           39                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           39                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1491                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                604                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         541                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        642                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       541                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      642                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   541                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  642                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     153                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      66                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      13.897436                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     13.338678                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      3.992064                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7                 2      5.13%      5.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                 1      2.56%      7.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 1      2.56%     10.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                3      7.69%     17.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                6     15.38%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                4     10.26%     43.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                2      5.13%     48.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                3      7.69%     56.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                3      7.69%     64.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                4     10.26%     74.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                4     10.26%     84.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                1      2.56%     87.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                2      5.13%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                1      2.56%     94.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21                1      2.56%     97.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25                1      2.56%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.487179                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.458287                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.022685                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               31     79.49%     79.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      2.56%     82.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                3      7.69%     89.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4     10.26%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            39                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34624                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                41088                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1189010989.01098895                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1410989010.98901105                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      29108000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      24605.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        41152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 452747252.747252762318                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 736263736.263736248016                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1413186813.186813116074                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          206                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          335                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          642                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7494000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     17356750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    745838250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     36378.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     51811.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1161741.82                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        41088                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        41088                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          206                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          335                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             541                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          642                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            642                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      452747253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      736263736                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1189010989                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    452747253                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     452747253                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1410989011                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1410989011                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1410989011                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     452747253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     736263736                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2600000000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  541                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 643                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           84                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           70                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                14707000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2705000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           24850750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                27184.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           45934.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 310                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                433                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           67.34                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          437                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   171.935927                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   128.252408                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   153.804462                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          193     44.16%     44.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          132     30.21%     74.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           66     15.10%     89.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           23      5.26%     94.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           10      2.29%     97.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            7      1.60%     98.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            4      0.92%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.23%     99.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          437                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34624                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              41152                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1189.010989                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1413.186813                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   20.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.29                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              11.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               62.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1649340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          872850                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1906380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1696500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     13064970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       180000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      21828600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   749.608516                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       319750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     27760250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1499400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          785565                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1956360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1659960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     13228560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        42240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      21630645                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   742.810611                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     28080000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 520                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           642                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                81                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 22                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                22                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            519                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1807                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1807                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        75776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    75776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                542                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      542    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  542                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3952500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2898250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1265                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          723                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                544                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          698                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          228                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              366                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                24                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               24                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            229                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           314                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             1                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          685                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1022                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1707                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        25408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   54592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             722                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     41024                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1290                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1290    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1290                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     29120000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             854000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            342000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            510500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1138                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          570                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
