# Single Cycle Regular Pulses
    Using Board Basys3
    clock period = 10ns
## Result comparison
''' As we can see, the result of HLS and verilog are the same. '''
|Timing||
|--------|--------|
|HLS|![Alt text](image-6.png)|
|verilog|![Alt text](image-3.png)|

|Utilization||
|--|--|
|HLS|![Alt text](image.png)|
|verilog|![Alt text](image-2.png)|

### Design plot for verilog
![Alt text](image-5.png)