// Seed: 2286834058
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    output uwire id_4,
    input wor id_5,
    output logic id_6,
    output wor id_7,
    input logic id_8,
    input supply0 id_9,
    input tri id_10,
    input tri0 id_11,
    output tri0 id_12,
    output tri0 id_13,
    output wire id_14,
    input supply1 id_15,
    input wor id_16,
    input tri1 id_17,
    input tri1 id_18
);
  always_ff begin : LABEL_0
    id_6 = (id_0);
    begin : LABEL_0
      id_2 = 1;
      id_6 <= id_8;
    end
  end
  assign id_2 = 1'b0;
  supply1 id_20, id_21, id_22;
  wire id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33;
  initial id_21 = 1;
  module_0 modCall_1 (id_18);
  assign modCall_1.type_2 = 0;
endmodule
