Pipelined delayed reset signal controller