INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'fabiob' on host 'pc2ofods5.inf.ufrgs.br' (Linux_x86_64 version 5.4.0-150-generic) on Wed Sep 25 19:23:51 -03 2024
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/fabiob/sa/hls2023'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/fabiob/sa/hls2023/sa/z020/export.tcl'
INFO: [HLS 200-1510] Running: source /home/fabiob/sa/hls2023/sa/z020/export.tcl
INFO: [HLS 200-1510] Running: open_project sa 
INFO: [HLS 200-10] Opening project '/home/fabiob/sa/hls2023/sa'.
INFO: [HLS 200-1510] Running: set_top pe 
INFO: [HLS 200-1510] Running: add_files ../sa/sa.cpp 
INFO: [HLS 200-10] Adding design file '../sa/sa.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../sa/sa.h 
INFO: [HLS 200-10] Adding design file '../sa/sa.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../sa/sa_test.cpp 
INFO: [HLS 200-10] Adding test bench file '../sa/sa_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution z020 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/fabiob/sa/hls2023/sa/z020'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1332.359 ; gain = 11.922 ; free physical = 159 ; free virtual = 17559
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 19:24:02 2024...
INFO: [HLS 200-802] Generated output file sa/z020/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 10.9 seconds. CPU system time: 0.43 seconds. Elapsed time: 11.3 seconds; current allocated memory: 8.254 MB.
INFO: [HLS 200-112] Total CPU user time: 11.96 seconds. Total CPU system time: 0.56 seconds. Total elapsed time: 12.36 seconds; peak allocated memory: 233.566 MB.
