// generated by newgenasym  Tue Nov 27 18:12:11 2012


module ds1820 (dq, gnd, vdd);
    inout dq;
    input gnd;
    input vdd;


    initial
        begin
        end

endmodule
