 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : rs_decoder_76_64
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:16:04 2025
****************************************

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: syndrome_5_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_5_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_5_reg[6]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  syndrome_5_reg[6]/QN (SAEDRVT14_FDPRB_V3_2)             0.05       0.05 f
  U3305/X (SAEDRVT14_MUX2_MM_4)                           0.02       0.07 f
  syndrome_5_reg[6]/D (SAEDRVT14_FDPRB_V3_2)              0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_5_reg[6]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: syndrome_4_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_4_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_4_reg[5]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  syndrome_4_reg[5]/QN (SAEDRVT14_FDPRB_V3_2)             0.05       0.05 f
  U3787/X (SAEDRVT14_MUX2_MM_4)                           0.02       0.07 f
  syndrome_4_reg[5]/D (SAEDRVT14_FDPRB_V3_2)              0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_4_reg[5]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: syndrome_5_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_5_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_5_reg[0]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  syndrome_5_reg[0]/QN (SAEDRVT14_FDPRB_V3_2)             0.05       0.05 f
  U3767/X (SAEDRVT14_MUX2_MM_4)                           0.02       0.07 f
  syndrome_5_reg[0]/D (SAEDRVT14_FDPRB_V3_2)              0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_5_reg[0]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: syndrome_4_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_4_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_4_reg[6]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  syndrome_4_reg[6]/QN (SAEDRVT14_FDPRB_V3_2)             0.05       0.05 f
  U3307/X (SAEDRVT14_MUX2_MM_4)                           0.02       0.07 f
  syndrome_4_reg[6]/D (SAEDRVT14_FDPRB_V3_2)              0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_4_reg[6]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: syndrome_0_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_0_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_0_reg[3]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  syndrome_0_reg[3]/QN (SAEDRVT14_FDPRB_V3_2)             0.05       0.05 f
  U3647/X (SAEDRVT14_ND2_MM_6)                            0.01       0.07 r
  U3366/X (SAEDRVT14_ND2_MM_10)                           0.01       0.07 f
  syndrome_0_reg[3]/D (SAEDRVT14_FDPRB_V3_2)              0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_0_reg[3]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: syndrome_3_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_3_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_3_reg[2]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  syndrome_3_reg[2]/QN (SAEDRVT14_FDPRB_V3_2)             0.06       0.06 r
  U3643/X (SAEDRVT14_ND2_16)                              0.01       0.07 f
  U3350/X (SAEDRVT14_ND2_MM_16)                           0.01       0.07 r
  U3933/X (SAEDRVT14_INV_12)                              0.00       0.08 f
  syndrome_3_reg[2]/D (SAEDRVT14_FDPRB_V3_2)              0.00       0.08 f
  data arrival time                                                  0.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_3_reg[2]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: syndrome_5_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_5_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_5_reg[5]/CK (SAEDRVT14_FDPRBQ_V2LP_2)          0.00       0.00 r
  syndrome_5_reg[5]/Q (SAEDRVT14_FDPRBQ_V2LP_2)           0.06       0.06 f
  U3788/X (SAEDRVT14_MUX2_MM_4)                           0.02       0.08 f
  syndrome_5_reg[5]/D (SAEDRVT14_FDPRBQ_V2LP_2)           0.00       0.08 f
  data arrival time                                                  0.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_5_reg[5]/CK (SAEDRVT14_FDPRBQ_V2LP_2)          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: syndrome_3_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_3_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_3_reg[5]/CK (SAEDRVT14_FDPRBQ_V2LP_2)          0.00       0.00 r
  syndrome_3_reg[5]/Q (SAEDRVT14_FDPRBQ_V2LP_2)           0.06       0.06 f
  U3789/X (SAEDRVT14_MUX2_MM_4)                           0.02       0.08 f
  syndrome_3_reg[5]/D (SAEDRVT14_FDPRBQ_V2LP_2)           0.00       0.08 f
  data arrival time                                                  0.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_3_reg[5]/CK (SAEDRVT14_FDPRBQ_V2LP_2)          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: syndrome_3_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_3_reg[0]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  syndrome_3_reg[0]/Q (SAEDRVT14_FDPRB_V3_2)              0.06       0.06 f
  U3875/X (SAEDRVT14_MUX2_MM_4)                           0.02       0.08 f
  syndrome_3_reg[0]/D (SAEDRVT14_FDPRB_V3_2)              0.00       0.08 f
  data arrival time                                                  0.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_3_reg[0]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: syndrome_1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[0]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  syndrome_1_reg[0]/Q (SAEDRVT14_FDPRB_V3_2)              0.06       0.06 f
  U3876/X (SAEDRVT14_MUX2_MM_4)                           0.02       0.08 f
  syndrome_1_reg[0]/D (SAEDRVT14_FDPRB_V3_2)              0.00       0.08 f
  data arrival time                                                  0.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[0]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


1
