<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3567" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3567{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3567{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3567{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_3567{left:70px;bottom:630px;letter-spacing:0.13px;}
#t5_3567{left:152px;bottom:630px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_3567{left:70px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3567{left:70px;bottom:591px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_3567{left:70px;bottom:574px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t9_3567{left:70px;bottom:558px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#ta_3567{left:70px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_3567{left:70px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_3567{left:70px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_3567{left:90px;bottom:261px;letter-spacing:0.11px;}
#te_3567{left:90px;bottom:246px;letter-spacing:0.09px;}
#tf_3567{left:70px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_3567{left:70px;bottom:206px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#th_3567{left:70px;bottom:156px;letter-spacing:-0.09px;}
#ti_3567{left:156px;bottom:156px;letter-spacing:-0.09px;word-spacing:0.02px;}
#tj_3567{left:70px;bottom:134px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tk_3567{left:70px;bottom:117px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_3567{left:237px;bottom:1080px;letter-spacing:0.13px;word-spacing:0.01px;}
#tm_3567{left:323px;bottom:1080px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tn_3567{left:75px;bottom:1060px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#to_3567{left:261px;bottom:1060px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tp_3567{left:497px;bottom:1060px;letter-spacing:-0.14px;}
#tq_3567{left:75px;bottom:1037px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tr_3567{left:261px;bottom:1037px;letter-spacing:-0.15px;word-spacing:0.01px;}
#ts_3567{left:497px;bottom:1037px;letter-spacing:-0.11px;}
#tt_3567{left:497px;bottom:1020px;letter-spacing:-0.1px;}
#tu_3567{left:75px;bottom:998px;letter-spacing:-0.11px;}
#tv_3567{left:261px;bottom:998px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tw_3567{left:497px;bottom:998px;letter-spacing:-0.1px;word-spacing:-0.07px;}
#tx_3567{left:75px;bottom:975px;letter-spacing:-0.11px;}
#ty_3567{left:261px;bottom:975px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tz_3567{left:497px;bottom:975px;letter-spacing:-0.11px;}
#t10_3567{left:75px;bottom:952px;letter-spacing:-0.11px;}
#t11_3567{left:261px;bottom:952px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t12_3567{left:497px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t13_3567{left:497px;bottom:935px;letter-spacing:-0.12px;}
#t14_3567{left:620px;bottom:942px;}
#t15_3567{left:75px;bottom:912px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t16_3567{left:261px;bottom:912px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t17_3567{left:497px;bottom:912px;letter-spacing:-0.11px;}
#t18_3567{left:75px;bottom:889px;letter-spacing:-0.1px;}
#t19_3567{left:261px;bottom:889px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1a_3567{left:497px;bottom:889px;letter-spacing:-0.1px;}
#t1b_3567{left:75px;bottom:866px;letter-spacing:-0.12px;}
#t1c_3567{left:75px;bottom:849px;letter-spacing:-0.12px;}
#t1d_3567{left:261px;bottom:866px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1e_3567{left:497px;bottom:866px;letter-spacing:-0.12px;}
#t1f_3567{left:497px;bottom:849px;letter-spacing:-0.12px;}
#t1g_3567{left:75px;bottom:826px;letter-spacing:-0.11px;}
#t1h_3567{left:261px;bottom:826px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1i_3567{left:497px;bottom:826px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1j_3567{left:75px;bottom:804px;letter-spacing:-0.11px;}
#t1k_3567{left:261px;bottom:804px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1l_3567{left:497px;bottom:804px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1m_3567{left:75px;bottom:781px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1n_3567{left:261px;bottom:781px;letter-spacing:-0.15px;word-spacing:2.28px;}
#t1o_3567{left:497px;bottom:781px;letter-spacing:-0.1px;}
#t1p_3567{left:658px;bottom:787px;}
#t1q_3567{left:75px;bottom:758px;letter-spacing:-0.16px;}
#t1r_3567{left:75px;bottom:738px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t1s_3567{left:90px;bottom:721px;letter-spacing:-0.12px;}
#t1t_3567{left:90px;bottom:704px;letter-spacing:-0.12px;}
#t1u_3567{left:75px;bottom:684px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1v_3567{left:219px;bottom:524px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1w_3567{left:314px;bottom:524px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1x_3567{left:77px;bottom:504px;letter-spacing:-0.14px;}
#t1y_3567{left:310px;bottom:504px;letter-spacing:-0.16px;}
#t1z_3567{left:515px;bottom:504px;letter-spacing:-0.13px;}
#t20_3567{left:77px;bottom:481px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t21_3567{left:309px;bottom:481px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t22_3567{left:515px;bottom:481px;letter-spacing:-0.11px;}
#t23_3567{left:77px;bottom:458px;letter-spacing:-0.12px;}
#t24_3567{left:309px;bottom:458px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t25_3567{left:514px;bottom:458px;letter-spacing:-0.11px;}
#t26_3567{left:77px;bottom:435px;letter-spacing:-0.12px;}
#t27_3567{left:309px;bottom:435px;letter-spacing:-0.14px;}
#t28_3567{left:515px;bottom:435px;letter-spacing:-0.15px;}
#t29_3567{left:77px;bottom:412px;letter-spacing:-0.12px;}
#t2a_3567{left:309px;bottom:412px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2b_3567{left:515px;bottom:412px;letter-spacing:-0.13px;}
#t2c_3567{left:77px;bottom:389px;letter-spacing:-0.13px;}
#t2d_3567{left:310px;bottom:389px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2e_3567{left:515px;bottom:389px;letter-spacing:-0.14px;}
#t2f_3567{left:77px;bottom:367px;letter-spacing:-0.12px;}
#t2g_3567{left:309px;bottom:367px;letter-spacing:-0.13px;}
#t2h_3567{left:515px;bottom:367px;letter-spacing:-0.12px;}

.s1_3567{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3567{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3567{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3567{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3567{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3567{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3567{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3567{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3567{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3567{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3567" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3567Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3567" style="-webkit-user-select: none;"><object width="935" height="1210" data="3567/3567.svg" type="image/svg+xml" id="pdf3567" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3567" class="t s1_3567">Vol. 3B </span><span id="t2_3567" class="t s1_3567">16-21 </span>
<span id="t3_3567" class="t s2_3567">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3567" class="t s3_3567">16.9.2 </span><span id="t5_3567" class="t s3_3567">Compound Error Codes </span>
<span id="t6_3567" class="t s4_3567">Compound error codes describe errors related to the TLBs, memory, caches, bus and interconnect logic, and </span>
<span id="t7_3567" class="t s4_3567">internal timer. A set of sub-fields is common to all of compound errors. These sub-fields describe the type of </span>
<span id="t8_3567" class="t s4_3567">access, level in the cache hierarchy, and type of request. Table 16-10 shows the general form of the compound </span>
<span id="t9_3567" class="t s4_3567">error codes. </span>
<span id="ta_3567" class="t s4_3567">The “Interpretation” column in the table indicates the name of a compound error. The name is constructed by </span>
<span id="tb_3567" class="t s4_3567">substituting mnemonics for the sub-field names given within curly braces. For example, the error code </span>
<span id="tc_3567" class="t s4_3567">ICACHEL1_RD_ERR is constructed from the form: </span>
<span id="td_3567" class="t s1_3567">{TT}CACHE{LL}_{RRRR}_ERR, </span>
<span id="te_3567" class="t s1_3567">where {TT} is replaced by I, {LL} is replaced by L1, and {RRRR} is replaced by RD. </span>
<span id="tf_3567" class="t s4_3567">For more information on the “Form” and “Interpretation” columns, see Section 16.9.2.1, “Correction Report </span>
<span id="tg_3567" class="t s4_3567">Filtering (F) Bit,” through Section 16.9.2.5, “Bus and Interconnect Errors.” </span>
<span id="th_3567" class="t s5_3567">16.9.2.1 </span><span id="ti_3567" class="t s5_3567">Correction Report Filtering (F) Bit </span>
<span id="tj_3567" class="t s4_3567">Starting with Intel Core Duo processors, bit 12 in the “Form” column in Table 16-10 is used to indicate that a partic- </span>
<span id="tk_3567" class="t s4_3567">ular posting to a log may be the last posting for corrections in that line/entry, at least for some time: </span>
<span id="tl_3567" class="t s6_3567">Table 16-9. </span><span id="tm_3567" class="t s6_3567">IA32_MCi_Status [15:0] Simple Error Code Encoding </span>
<span id="tn_3567" class="t s7_3567">Error Code </span><span id="to_3567" class="t s7_3567">Binary Encoding </span><span id="tp_3567" class="t s7_3567">Meaning </span>
<span id="tq_3567" class="t s8_3567">No Error </span><span id="tr_3567" class="t s8_3567">0000 0000 0000 0000 </span><span id="ts_3567" class="t s8_3567">No error has been reported to this bank of error-reporting </span>
<span id="tt_3567" class="t s8_3567">registers. </span>
<span id="tu_3567" class="t s8_3567">Unclassified </span><span id="tv_3567" class="t s8_3567">0000 0000 0000 0001 </span><span id="tw_3567" class="t s8_3567">This error has not been classified into the MCA error classes. </span>
<span id="tx_3567" class="t s8_3567">Microcode ROM Parity Error </span><span id="ty_3567" class="t s8_3567">0000 0000 0000 0010 </span><span id="tz_3567" class="t s8_3567">Parity error in internal microcode ROM </span>
<span id="t10_3567" class="t s8_3567">External Error </span><span id="t11_3567" class="t s8_3567">0000 0000 0000 0011 </span><span id="t12_3567" class="t s8_3567">The BINIT# from another processor caused this processor to </span>
<span id="t13_3567" class="t s8_3567">enter machine check. </span>
<span id="t14_3567" class="t s9_3567">1 </span>
<span id="t15_3567" class="t s8_3567">FRC Error </span><span id="t16_3567" class="t s8_3567">0000 0000 0000 0100 </span><span id="t17_3567" class="t s8_3567">FRC (functional redundancy check) main/secondary error. </span>
<span id="t18_3567" class="t s8_3567">Internal Parity Error </span><span id="t19_3567" class="t s8_3567">0000 0000 0000 0101 </span><span id="t1a_3567" class="t s8_3567">Internal parity error. </span>
<span id="t1b_3567" class="t s8_3567">SMM Handler Code Access </span>
<span id="t1c_3567" class="t s8_3567">Violation </span>
<span id="t1d_3567" class="t s8_3567">0000 0000 0000 0110 </span><span id="t1e_3567" class="t s8_3567">An attempt was made by the SMM Handler to execute </span>
<span id="t1f_3567" class="t s8_3567">outside the ranges specified by SMRR. </span>
<span id="t1g_3567" class="t s8_3567">Internal Timer Error </span><span id="t1h_3567" class="t s8_3567">0000 0100 0000 0000 </span><span id="t1i_3567" class="t s8_3567">Internal timer error. </span>
<span id="t1j_3567" class="t s8_3567">I/O Error </span><span id="t1k_3567" class="t s8_3567">0000 1110 0000 1011 </span><span id="t1l_3567" class="t s8_3567">generic I/O error. </span>
<span id="t1m_3567" class="t s8_3567">Internal Unclassified </span><span id="t1n_3567" class="t s8_3567">0000 01xx xxxx xxxx </span><span id="t1o_3567" class="t s8_3567">Internal unclassified errors. </span>
<span id="t1p_3567" class="t s9_3567">2 </span>
<span id="t1q_3567" class="t sa_3567">NOTES: </span>
<span id="t1r_3567" class="t s8_3567">1. BINIT# assertion will cause a machine check exception if the processor (or any processor on the same external bus) has BINIT# </span>
<span id="t1s_3567" class="t s8_3567">observation enabled during power-on configuration (hardware strapping) and if machine check exceptions are enabled (by setting </span>
<span id="t1t_3567" class="t s8_3567">CR4.MCE = 1). </span>
<span id="t1u_3567" class="t s8_3567">2. At least one X must equal one. Internal unclassified errors have not been classified. </span>
<span id="t1v_3567" class="t s6_3567">Table 16-10. </span><span id="t1w_3567" class="t s6_3567">IA32_MCi_Status [15:0] Compound Error Code Encoding </span>
<span id="t1x_3567" class="t s7_3567">Type </span><span id="t1y_3567" class="t s7_3567">Form </span><span id="t1z_3567" class="t s7_3567">Interpretation </span>
<span id="t20_3567" class="t s8_3567">Generic Cache Hierarchy </span><span id="t21_3567" class="t s8_3567">000F 0000 0000 11LL </span><span id="t22_3567" class="t s8_3567">Generic cache hierarchy error </span>
<span id="t23_3567" class="t s8_3567">TLB Errors </span><span id="t24_3567" class="t s8_3567">000F 0000 0001 TTLL </span><span id="t25_3567" class="t s8_3567">{TT}TLB{LL}_ERR </span>
<span id="t26_3567" class="t s8_3567">Memory Controller Errors </span><span id="t27_3567" class="t s8_3567">000F 0000 1MMM CCCC </span><span id="t28_3567" class="t s8_3567">{MMM}_CHANNEL{CCCC}_ERR </span>
<span id="t29_3567" class="t s8_3567">Cache Hierarchy Errors </span><span id="t2a_3567" class="t s8_3567">000F 0001 RRRR TTLL </span><span id="t2b_3567" class="t s8_3567">{TT}CACHE{LL}_{RRRR}_ERR </span>
<span id="t2c_3567" class="t s8_3567">Extended Memory Errors </span><span id="t2d_3567" class="t s8_3567">000F 0010 1MMM CCCC </span><span id="t2e_3567" class="t s8_3567">{MMM}_CHANNEL{CCCC}_ERR </span>
<span id="t2f_3567" class="t s8_3567">Bus and Interconnect Errors </span><span id="t2g_3567" class="t s8_3567">000F 1PPT RRRR IILL </span><span id="t2h_3567" class="t s8_3567">BUS{LL}_{PP}_{RRRR}_{II}_{T}_ERR </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
