{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 20:42:45 2014 " "Info: Processing started: Wed Oct 29 20:42:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tjl2 -c tjl2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tjl2 -c tjl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tjl2 EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"tjl2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "altera_internal_jtag~TCKUTAP Global clock " "Info: Automatically promoted signal \"altera_internal_jtag~TCKUTAP\" to use Global clock" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock " "Info: Automatically promoted signal \"clk\" to use Global clock" {  } { { "Block2.bdf" "" { Schematic "D:/tjl2/Block2.bdf" { { 240 40 208 256 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk " "Info: Pin \"clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Block2.bdf" "" { Schematic "D:/tjl2/Block2.bdf" { { 240 40 208 256 "clk" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|clr_reg Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|clr_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination \"sld_hub:sld_hub_inst\|clr_reg~_wirecell\" may be non-global or may not use global clock" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]\" may be non-global or may not use global clock" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" may be non-global or may not use global clock" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell\" may be non-global or may not use global clock" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]\" may be non-global or may not use global clock" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Destination \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 704 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~2 " "Info: Destination \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~2\" may be non-global or may not use global clock" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3 " "Info: Destination \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3\" may be non-global or may not use global clock" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 " "Info: Destination \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 Global clock " "Info: Automatically promoted signal \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5\" to use Global clock" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5 } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[3\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[3\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\] " "Info: Destination \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]\" may be non-global or may not use global clock" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~12 " "Info: Destination \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~12\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Info: Destination \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~13 " "Info: Destination \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~13\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~portb_address_reg7 register lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\] -5.021 ns " "Info: Slack time is -5.021 ns between source memory \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~portb_address_reg7\" and destination register \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.306 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.306 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 3.819 ns   Shortest register " "Info:   Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK Unassigned 187 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 187; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(0.711 ns) 3.819 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\] 2 REG Unassigned 2 " "Info: 2: + IC(3.108 ns) + CELL(0.711 ns) = 3.819 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { altera_internal_jtag~TCKUTAP lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 18.62 % ) " "Info: Total cell delay = 0.711 ns ( 18.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.108 ns ( 81.38 % ) " "Info: Total interconnect delay = 3.108 ns ( 81.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 3.819 ns   Longest register " "Info:   Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK Unassigned 187 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 187; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(0.711 ns) 3.819 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\] 2 REG Unassigned 2 " "Info: 2: + IC(3.108 ns) + CELL(0.711 ns) = 3.819 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { altera_internal_jtag~TCKUTAP lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 18.62 % ) " "Info: Total cell delay = 0.711 ns ( 18.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.108 ns ( 81.38 % ) " "Info: Total interconnect delay = 3.108 ns ( 81.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 3.826 ns   Shortest register " "Info:   Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 3.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK Unassigned 187 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 187; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(0.718 ns) 3.826 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~portb_address_reg7 2 MEM Unassigned 1 " "Info: 2: + IC(3.108 ns) + CELL(0.718 ns) = 3.826 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~portb_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.826 ns" { altera_internal_jtag~TCKUTAP lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.718 ns ( 18.77 % ) " "Info: Total cell delay = 0.718 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.108 ns ( 81.23 % ) " "Info: Total interconnect delay = 3.108 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 3.826 ns   Longest register " "Info:   Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 3.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK Unassigned 187 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 187; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(0.718 ns) 3.826 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~portb_address_reg7 2 MEM Unassigned 1 " "Info: 2: + IC(3.108 ns) + CELL(0.718 ns) = 3.826 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~portb_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.826 ns" { altera_internal_jtag~TCKUTAP lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.718 ns ( 18.77 % ) " "Info: Total cell delay = 0.718 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.108 ns ( 81.23 % ) " "Info: Total interconnect delay = 3.108 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns   " "Info:   Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 409 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.327 ns - Longest memory register " "Info: - Longest memory to register delay is 5.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~portb_address_reg7 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~portb_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|q_b\[7\] 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|q_b\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~portb_address_reg7 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[7] } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.738 ns) 5.327 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\] 3 REG Unassigned 2 " "Info: 3: + IC(0.272 ns) + CELL(0.738 ns) = 5.327 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[7] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.055 ns ( 94.89 % ) " "Info: Total cell delay = 5.055 ns ( 94.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.272 ns ( 5.11 % ) " "Info: Total interconnect delay = 0.272 ns ( 5.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.327 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~portb_address_reg7 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[7] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.327 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~portb_address_reg7 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[7] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.327 ns memory register " "Info: Estimated most critical path is memory to register delay of 5.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~portb_address_reg7 1 MEM M4K_X17_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y10; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~portb_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|q_b\[7\] 2 MEM M4K_X17_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X17_Y10; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|q_b\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~portb_address_reg7 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[7] } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.738 ns) 5.327 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\] 3 REG LAB_X19_Y10 2 " "Info: 3: + IC(0.272 ns) + CELL(0.738 ns) = 5.327 ns; Loc. = LAB_X19_Y10; Fanout = 2; REG Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[7] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 409 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.055 ns ( 94.89 % ) " "Info: Total cell delay = 5.055 ns ( 94.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.272 ns ( 5.11 % ) " "Info: Total interconnect delay = 0.272 ns ( 5.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.327 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~portb_address_reg7 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_b[7] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X12_Y0 X23_Y10 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/tjl2/tjl2.fit.smsg " "Info: Generated suppressed messages file D:/tjl2/tjl2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 29 20:42:49 2014 " "Info: Processing ended: Wed Oct 29 20:42:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
