# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TEST1.srcs/sources_1/new/Data_Memory.vhd" \
"../../../../TEST1.srcs/sim_2/imports/new/Data_Memory_TB.vhd" \

# Do not sort compile order
nosort
