==============================================================
File generated on Tue Oct 15 13:29:11 +0800 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../src/norm/Aff_channel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.297 ; gain = 16.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.297 ; gain = 16.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 147.266 ; gain = 61.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 179.133 ; gain = 93.473
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 235.082 ; gain = 149.422
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'gmem' (../src/norm/Aff_channel.cpp:30:72). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 246.457 ; gain = 160.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Aff_channel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Aff_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.062ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Aff_channel' consists of the following:
	'phi' operation ('ret.V', ../src/norm/Aff_channel.cpp:30) with incoming values : ('next_mul', ../src/norm/Aff_channel.cpp:30) [70]  (0 ns)
	'mul' operation of DSP[79] ('ret.V', ../src/norm/Aff_channel.cpp:30) [78]  (3.36 ns)
	'add' operation of DSP[79] ('tmp_7', ../src/norm/Aff_channel.cpp:30) [79]  (3.82 ns)
	'add' operation ('input_data_V2_sum', ../src/norm/Aff_channel.cpp:30) [82]  (2.88 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.027 seconds; current allocated memory: 189.655 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 190.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Aff_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/dim_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/input_width_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/input_height_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/input_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/alpha_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/beta_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/color_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/out_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Aff_channel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'dim_V', 'input_width_V', 'input_height_V', 'input_data_V', 'alpha_V', 'beta_V', 'color_V' and 'out_data_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'Aff_channel_mac_muladd_24ns_16ns_32ns_40_1_1' to 'Aff_channel_mac_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Aff_channel_mac_muladd_16s_16s_24ns_24_1_1' to 'Aff_channel_mac_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Aff_channel_mac_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Aff_channel_mac_mcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Aff_channel'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 191.259 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 248.980 ; gain = 163.320
INFO: [SYSC 207-301] Generating SystemC RTL for Aff_channel.
INFO: [VHDL 208-304] Generating VHDL RTL for Aff_channel.
INFO: [VLOG 209-307] Generating Verilog RTL for Aff_channel.
INFO: [HLS 200-112] Total elapsed time: 14.72 seconds; peak allocated memory: 191.259 MB.
==============================================================
File generated on Tue Oct 15 13:29:39 +0800 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Oct 15 13:47:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Oct 15 13:53:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file '../src/norm/Aff_channel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 104.910 ; gain = 19.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 104.910 ; gain = 19.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 149.473 ; gain = 64.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 181.098 ; gain = 96.055
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 237.254 ; gain = 152.211
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'gmem' (../src/norm/Aff_channel.cpp:30:72). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 247.902 ; gain = 162.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Aff_channel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Aff_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.127 seconds; current allocated memory: 190.486 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 190.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Aff_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/dim_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/input_width_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/input_height_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/input_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/alpha_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/beta_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/color_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Aff_channel/out_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Aff_channel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'dim_V', 'input_width_V', 'input_height_V', 'input_data_V', 'alpha_V', 'beta_V', 'color_V' and 'out_data_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'Aff_channel_mac_muladd_24ns_16ns_32ns_40_1_1' to 'Aff_channel_mac_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Aff_channel_mac_muladd_16s_16s_24ns_24_1_1' to 'Aff_channel_mac_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Aff_channel_mac_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Aff_channel_mac_mcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Aff_channel'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 192.106 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 250.145 ; gain = 165.102
INFO: [SYSC 207-301] Generating SystemC RTL for Aff_channel.
INFO: [VHDL 208-304] Generating VHDL RTL for Aff_channel.
INFO: [VLOG 209-307] Generating Verilog RTL for Aff_channel.
INFO: [HLS 200-112] Total elapsed time: 14.76 seconds; peak allocated memory: 192.106 MB.
==============================================================
File generated on Tue Oct 15 13:53:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
File generated on Mon Oct 15 13:53:46 +0800 2018
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
