Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Dec  4 21:51:04 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Platform_top_timing_summary_routed.rpt -pb Platform_top_timing_summary_routed.pb -rpx Platform_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Platform_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: U1/q_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.352        0.000                      0                   17        0.323        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.352        0.000                      0                   17        0.323        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 1.695ns (63.945%)  route 0.956ns (36.055%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.714     5.316    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.956     6.728    U1/out[0]
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.402 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    U1/q_reg[0]_i_1_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    U1/q_reg[4]_i_1_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    U1/q_reg[8]_i_1_n_0
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    U1/q_reg[12]_i_1_n_0
    SLICE_X82Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.967 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.967    U1/q_reg[16]_i_1_n_7
    SLICE_X82Y149        FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.595    15.017    U1/CLK100MHZ
    SLICE_X82Y149        FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y149        FDCE (Setup_fdce_C_D)        0.062    15.319    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 1.692ns (63.904%)  route 0.956ns (36.096%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.714     5.316    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.956     6.728    U1/out[0]
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.402 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    U1/q_reg[0]_i_1_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    U1/q_reg[4]_i_1_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    U1/q_reg[8]_i_1_n_0
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.964 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.964    U1/q_reg[12]_i_1_n_6
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.595    15.017    U1/CLK100MHZ
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y148        FDCE (Setup_fdce_C_D)        0.062    15.319    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  7.355    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 1.671ns (63.615%)  route 0.956ns (36.385%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.714     5.316    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.956     6.728    U1/out[0]
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.402 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    U1/q_reg[0]_i_1_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    U1/q_reg[4]_i_1_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    U1/q_reg[8]_i_1_n_0
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.943 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.943    U1/q_reg[12]_i_1_n_4
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.595    15.017    U1/CLK100MHZ
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y148        FDCE (Setup_fdce_C_D)        0.062    15.319    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.597ns (62.560%)  route 0.956ns (37.440%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.714     5.316    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.956     6.728    U1/out[0]
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.402 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    U1/q_reg[0]_i_1_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    U1/q_reg[4]_i_1_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    U1/q_reg[8]_i_1_n_0
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.869 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.869    U1/q_reg[12]_i_1_n_5
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.595    15.017    U1/CLK100MHZ
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y148        FDCE (Setup_fdce_C_D)        0.062    15.319    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 1.581ns (62.324%)  route 0.956ns (37.676%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.714     5.316    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.956     6.728    U1/out[0]
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.402 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    U1/q_reg[0]_i_1_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    U1/q_reg[4]_i_1_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    U1/q_reg[8]_i_1_n_0
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.853 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.853    U1/q_reg[12]_i_1_n_7
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.595    15.017    U1/CLK100MHZ
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y148        FDCE (Setup_fdce_C_D)        0.062    15.319    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  7.466    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 1.578ns (62.280%)  route 0.956ns (37.720%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.714     5.316    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.956     6.728    U1/out[0]
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.402 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    U1/q_reg[0]_i_1_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    U1/q_reg[4]_i_1_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.850 r  U1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.850    U1/q_reg[8]_i_1_n_6
    SLICE_X82Y147        FDCE                                         r  U1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.595    15.017    U1/CLK100MHZ
    SLICE_X82Y147        FDCE                                         r  U1/q_reg[9]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y147        FDCE (Setup_fdce_C_D)        0.062    15.319    U1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 1.557ns (61.964%)  route 0.956ns (38.036%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.714     5.316    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.956     6.728    U1/out[0]
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.402 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    U1/q_reg[0]_i_1_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    U1/q_reg[4]_i_1_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.829 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.829    U1/q_reg[8]_i_1_n_4
    SLICE_X82Y147        FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.595    15.017    U1/CLK100MHZ
    SLICE_X82Y147        FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y147        FDCE (Setup_fdce_C_D)        0.062    15.319    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.564ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.483ns (60.810%)  route 0.956ns (39.190%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.714     5.316    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.956     6.728    U1/out[0]
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.402 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    U1/q_reg[0]_i_1_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    U1/q_reg[4]_i_1_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.755 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.755    U1/q_reg[8]_i_1_n_5
    SLICE_X82Y147        FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.595    15.017    U1/CLK100MHZ
    SLICE_X82Y147        FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y147        FDCE (Setup_fdce_C_D)        0.062    15.319    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  7.564    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.467ns (60.551%)  route 0.956ns (39.449%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.714     5.316    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.956     6.728    U1/out[0]
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.402 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    U1/q_reg[0]_i_1_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    U1/q_reg[4]_i_1_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.739 r  U1/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.739    U1/q_reg[8]_i_1_n_7
    SLICE_X82Y147        FDCE                                         r  U1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.595    15.017    U1/CLK100MHZ
    SLICE_X82Y147        FDCE                                         r  U1/q_reg[8]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y147        FDCE (Setup_fdce_C_D)        0.062    15.319    U1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 1.464ns (60.503%)  route 0.956ns (39.497%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.714     5.316    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.956     6.728    U1/out[0]
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.402 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    U1/q_reg[0]_i_1_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.736 r  U1/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.736    U1/q_reg[4]_i_1_n_6
    SLICE_X82Y146        FDCE                                         r  U1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.594    15.016    U1/CLK100MHZ
    SLICE_X82Y146        FDCE                                         r  U1/q_reg[5]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X82Y146        FDCE (Setup_fdce_C_D)        0.062    15.318    U1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  7.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 U1/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.244%)  route 0.179ns (41.756%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.601     1.520    U1/CLK100MHZ
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  U1/q_reg[15]/Q
                         net (fo=1, routed)           0.179     1.840    U1/q_reg_n_0_[15]
    SLICE_X82Y148        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.948 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    U1/q_reg[12]_i_1_n_4
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.873     2.038    U1/CLK100MHZ
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X82Y148        FDCE (Hold_fdce_C_D)         0.105     1.625    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.141     1.660 f  U1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.833    U1/q_reg_n_0_[0]
    SLICE_X82Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  U1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    U1/q[0]_i_2_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.948 r  U1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    U1/q_reg[0]_i_1_n_7
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.037    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X82Y145        FDCE (Hold_fdce_C_D)         0.105     1.624    U1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U1/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.601     1.520    U1/CLK100MHZ
    SLICE_X82Y147        FDCE                                         r  U1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y147        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  U1/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.844    U1/q_reg_n_0_[11]
    SLICE_X82Y147        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.952 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    U1/q_reg[8]_i_1_n_4
    SLICE_X82Y147        FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.873     2.038    U1/CLK100MHZ
    SLICE_X82Y147        FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X82Y147        FDCE (Hold_fdce_C_D)         0.105     1.625    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U1/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.843    U1/q_reg_n_0_[3]
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.951 r  U1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.951    U1/q_reg[0]_i_1_n_4
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.037    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X82Y145        FDCE (Hold_fdce_C_D)         0.105     1.624    U1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U1/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.601     1.520    U1/CLK100MHZ
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  U1/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.838    U1/q_reg_n_0_[12]
    SLICE_X82Y148        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.953 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    U1/q_reg[12]_i_1_n_7
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.873     2.038    U1/CLK100MHZ
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X82Y148        FDCE (Hold_fdce_C_D)         0.105     1.625    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    U1/CLK100MHZ
    SLICE_X82Y146        FDCE                                         r  U1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.837    U1/q_reg_n_0_[4]
    SLICE_X82Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.952 r  U1/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    U1/q_reg[4]_i_1_n_7
    SLICE_X82Y146        FDCE                                         r  U1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.037    U1/CLK100MHZ
    SLICE_X82Y146        FDCE                                         r  U1/q_reg[4]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X82Y146        FDCE (Hold_fdce_C_D)         0.105     1.624    U1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 U1/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.256ns (55.531%)  route 0.205ns (44.469%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.601     1.520    U1/CLK100MHZ
    SLICE_X82Y149        FDCE                                         r  U1/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y149        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  U1/q_reg[16]/Q
                         net (fo=11, routed)          0.205     1.866    U1/out[1]
    SLICE_X82Y149        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.981 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.981    U1/q_reg[16]_i_1_n_7
    SLICE_X82Y149        FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.873     2.038    U1/CLK100MHZ
    SLICE_X82Y149        FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X82Y149        FDCE (Hold_fdce_C_D)         0.105     1.625    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.141     1.660 f  U1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.833    U1/q_reg_n_0_[0]
    SLICE_X82Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  U1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    U1/q[0]_i_2_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.984 r  U1/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    U1/q_reg[0]_i_1_n_6
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.037    U1/CLK100MHZ
    SLICE_X82Y145        FDCE                                         r  U1/q_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X82Y145        FDCE (Hold_fdce_C_D)         0.105     1.624    U1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 U1/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.601     1.520    U1/CLK100MHZ
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  U1/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.838    U1/q_reg_n_0_[12]
    SLICE_X82Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.989 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.989    U1/q_reg[12]_i_1_n_6
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.873     2.038    U1/CLK100MHZ
    SLICE_X82Y148        FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X82Y148        FDCE (Hold_fdce_C_D)         0.105     1.625    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 U1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.519    U1/CLK100MHZ
    SLICE_X82Y146        FDCE                                         r  U1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.837    U1/q_reg_n_0_[4]
    SLICE_X82Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.988 r  U1/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    U1/q_reg[4]_i_1_n_6
    SLICE_X82Y146        FDCE                                         r  U1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.871     2.037    U1/CLK100MHZ
    SLICE_X82Y146        FDCE                                         r  U1/q_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X82Y146        FDCE (Hold_fdce_C_D)         0.105     1.624    U1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y145   U1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y147   U1/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y147   U1/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y148   U1/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y148   U1/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y148   U1/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y148   U1/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y149   U1/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y146   U1/q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y145   U1/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y147   U1/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y147   U1/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y148   U1/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y148   U1/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y148   U1/q_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y148   U1/q_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y149   U1/q_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y146   U1/q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y146   U1/q_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y145   U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y147   U1/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y147   U1/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y148   U1/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y148   U1/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y148   U1/q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y148   U1/q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y149   U1/q_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y146   U1/q_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y146   U1/q_reg[6]/C



