{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 09:02:06 2015 " "Info: Processing started: Fri Dec 25 09:02:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cmos_fpga_vga -c cmos_fpga_vga " "Info: Command: quartus_sta cmos_fpga_vga -c cmos_fpga_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3in1 " "Info: Entity dcfifo_3in1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_min1 " "Info: Entity dcfifo_min1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cmos_fpga_vga.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'cmos_fpga_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50 " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} " "Info: create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} " "Info: create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmos_pclk cmos_pclk " "Info: create_clock -period 1.000 -name cmos_pclk cmos_pclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.443 " "Info: Worst-case setup slack is -5.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.443      -171.337 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    -5.443      -171.337 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.800       -96.432 cmos_pclk  " "Info:    -2.800       -96.432 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     1.187         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.431         0.000 clk_50  " "Info:    14.431         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.522 " "Info: Worst-case hold slack is -0.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522        -4.581 cmos_pclk  " "Info:    -0.522        -4.581 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     0.435         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 clk_50  " "Info:     0.453         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.889 " "Info: Worst-case recovery slack is -2.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.889        -5.778 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:    -2.889        -5.778 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396        -1.663 cmos_pclk  " "Info:    -0.396        -1.663 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.592         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     2.592         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.712         0.000 clk_50  " "Info:    17.712         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.750 " "Info: Worst-case removal slack is -0.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.750       -13.482 cmos_pclk  " "Info:    -0.750       -13.482 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192         0.000 clk_50  " "Info:     1.192         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.876         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     2.876         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.975         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     2.975         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -86.272 cmos_pclk  " "Info:    -3.000       -86.272 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.720         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     3.720         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.784         0.000 clk_50  " "Info:     9.784         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.721         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    19.721         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.978 " "Info: Worst-case setup slack is -4.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.978      -155.873 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    -4.978      -155.873 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.555       -83.756 cmos_pclk  " "Info:    -2.555       -83.756 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.540         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     1.540         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.825         0.000 clk_50  " "Info:    14.825         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.539 " "Info: Worst-case hold slack is -0.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539        -4.799 cmos_pclk  " "Info:    -0.539        -4.799 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     0.400         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk_50  " "Info:     0.401         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.255 " "Info: Worst-case recovery slack is -2.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.255        -4.510 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:    -2.255        -4.510 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494        -3.071 cmos_pclk  " "Info:    -0.494        -3.071 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.984         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     2.984         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.856         0.000 clk_50  " "Info:    17.856         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.772 " "Info: Worst-case removal slack is -0.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.772       -13.799 cmos_pclk  " "Info:    -0.772       -13.799 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095         0.000 clk_50  " "Info:     1.095         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.573         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     2.573         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.661         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     2.661         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -86.730 cmos_pclk  " "Info:    -3.000       -86.730 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     3.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772         0.000 clk_50  " "Info:     9.772         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.717         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    19.717         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -setup 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{cmos_pclk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -rise_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_50\}\] -fall_to \[get_clocks \{clk_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.970 " "Info: Worst-case setup slack is -1.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.970       -60.247 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    -1.970       -60.247 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.316       -49.176 cmos_pclk  " "Info:    -1.316       -49.176 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.026         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     5.026         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.615         0.000 clk_50  " "Info:    17.615         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.382 " "Info: Worst-case hold slack is -0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.382        -3.763 cmos_pclk  " "Info:    -0.382        -3.763 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     0.151         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     0.175         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 clk_50  " "Info:     0.187         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.476 " "Info: Worst-case recovery slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476         0.000 cmos_pclk  " "Info:     0.476         0.000 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     0.742         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.557         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     5.557         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.959         0.000 clk_50  " "Info:    18.959         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.450 " "Info: Worst-case removal slack is -0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450       -12.564 cmos_pclk  " "Info:    -0.450       -12.564 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507         0.000 clk_50  " "Info:     0.507         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.260         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:     1.260         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.318         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     1.318         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -69.087 cmos_pclk  " "Info:    -3.000       -69.087 cmos_pclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info:     3.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435         0.000 clk_50  " "Info:     9.435         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info:    19.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 25 09:02:13 2015 " "Info: Processing ended: Fri Dec 25 09:02:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
