read_verilog -sv ../top_asserts.v
proc
tee -o result.out sim top
