# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:06 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins_valid[0] ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs_valid index[0] \
 index[1] index[2] index_valid

.latch       n104 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n109 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n114 control.tehb.dataReg[0]  0
.latch       n119 control.tehb.dataReg[1]  0
.latch       n124 control.tehb.dataReg[2]  0
.latch       n129 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n71
01 1
.names control.tehb.control.fullReg new_n71 ins_ready[1]
01 1
.names ins_valid[0] new_n71 new_n73
00 1
.names ins_valid[2] new_n73 new_n74
11 1
.names control.tehb.control.fullReg new_n74 ins_ready[2]
01 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n77
11 1
.names ins_ready[2] new_n77 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n79
11 1
.names ins_ready[1] new_n79 index[0]
00 0
.names ins[9] index[0] new_n81
11 1
.names ins[0] index[0] new_n82
10 1
.names new_n81 new_n82 new_n83
00 1
.names index[1] new_n83 new_n84
00 1
.names index[1] index[0] new_n85
10 1
.names ins[18] new_n85 new_n86
11 1
.names new_n84 new_n86 new_n87
00 1
.names index[2] new_n87 outs[0]
00 1
.names ins[10] index[0] new_n89
11 1
.names index[1] new_n89 new_n90
01 1
.names ins[1] index[1] new_n91
10 1
.names ins[19] index[1] new_n92
11 1
.names new_n91 new_n92 new_n93
00 1
.names index[0] new_n93 new_n94
00 1
.names new_n90 new_n94 new_n95
00 1
.names index[2] new_n95 outs[1]
00 1
.names ins[20] new_n85 new_n97
11 1
.names ins[11] index[0] new_n98
11 1
.names ins[2] index[0] new_n99
10 1
.names new_n98 new_n99 new_n100
00 1
.names index[1] new_n100 new_n101
00 1
.names new_n97 new_n101 new_n102
00 1
.names index[2] new_n102 outs[2]
00 1
.names ins[21] new_n85 new_n104_1
11 1
.names ins[12] index[0] new_n105
11 1
.names ins[3] index[0] new_n106
10 1
.names new_n105 new_n106 new_n107
00 1
.names index[1] new_n107 new_n108
00 1
.names new_n104_1 new_n108 new_n109_1
00 1
.names index[2] new_n109_1 outs[3]
00 1
.names ins[13] index[0] new_n111
11 1
.names ins[4] index[0] new_n112
10 1
.names new_n111 new_n112 new_n113
00 1
.names index[1] new_n113 new_n114_1
00 1
.names ins[22] new_n85 new_n115
11 1
.names new_n114_1 new_n115 new_n116
00 1
.names index[2] new_n116 outs[4]
00 1
.names ins[14] index[0] new_n118
11 1
.names ins[5] index[0] new_n119_1
10 1
.names new_n118 new_n119_1 new_n120
00 1
.names index[1] new_n120 new_n121
00 1
.names ins[23] new_n85 new_n122
11 1
.names new_n121 new_n122 new_n123
00 1
.names index[2] new_n123 outs[5]
00 1
.names ins[15] index[0] new_n125
11 1
.names ins[6] index[0] new_n126
10 1
.names new_n125 new_n126 new_n127
00 1
.names index[1] new_n127 new_n128
00 1
.names ins[24] new_n85 new_n129_1
11 1
.names new_n128 new_n129_1 new_n130
00 1
.names index[2] new_n130 outs[6]
00 1
.names ins[16] index[0] new_n132
11 1
.names ins[7] index[0] new_n133
10 1
.names new_n132 new_n133 new_n134
00 1
.names index[1] new_n134 new_n135
00 1
.names ins[25] new_n85 new_n136
11 1
.names new_n135 new_n136 new_n137
00 1
.names index[2] new_n137 outs[7]
00 1
.names ins[8] index[0] new_n139
10 1
.names ins[17] index[0] new_n140
11 1
.names new_n139 new_n140 new_n141
00 1
.names index[1] new_n141 new_n142
00 1
.names ins[26] new_n85 new_n143
11 1
.names new_n142 new_n143 new_n144
00 1
.names index[2] new_n144 outs[8]
00 1
.names new_n73 new_n74 new_n146
00 1
.names new_n74 new_n146 new_n147
00 1
.names control.tehb.control.fullReg new_n147 new_n148
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n148 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n148 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n151
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n152
01 1
.names new_n151 new_n152 new_n153
00 1
.names rst new_n153 new_n154
00 1
.names new_n148 new_n154 n129
01 1
.names new_n151 n129 n104
01 0
.names new_n152 n129 n109
01 0
.names control.tehb.control.fullReg new_n153 new_n158
00 1
.names new_n147 new_n158 new_n159
01 1
.names control.tehb.dataReg[0] new_n159 new_n160
10 1
.names new_n71 new_n159 new_n161
11 1
.names new_n160 new_n161 new_n162
00 1
.names rst new_n162 n114
00 1
.names control.tehb.dataReg[1] new_n159 new_n164
10 1
.names new_n74 new_n159 new_n165
11 1
.names new_n164 new_n165 new_n166
00 1
.names rst new_n166 n119
00 1
.names rst control.tehb.dataReg[2] new_n168
01 1
.names new_n159 new_n168 n124
01 1
.end
