# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.24.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-06-04 17:13:46 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 113217
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:46471' '-nowindow' '-style' 'windows' '-data' 'AAABInicXY7LCsJADEXPKBZx4Se4FkFB3Hbttj7AbSn1jTpFWwU3+qn+Sb0OVhgTkkluzszEAOGjLEuc1e9KARFj+c/M61uEBt8+fc1Xpk/vhEZ1uUICRZs+JywxGwp2UnpSEg5yy016oflFOZNbzuSsWEqPmItuil5rclXd0a4TFu5O4siZ2JSBqlTvQUt0pollr677x8Xu14SjYqRuqH+3YnO37RvQGCSH' '-proj' '/data/vpulav2/Work/Jasper_llama/arithmetic_core_8-bit_piepelined_processor/uartRec/uartRec_llama3_1shot/sessionLogs/session_0' '-init' '-hidden' '/data/vpulav2/Work/Jasper_llama/arithmetic_core_8-bit_piepelined_processor/uartRec/uartRec_llama3_1shot/.tmp/.initCmds.tcl' 'FPV_uartRec.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper_llama/arithmetic_core_8-bit_piepelined_processor/uartRec/uartRec_llama3_1shot/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/uartRec.v
[-- (VERI-1482)] Analyzing Verilog file './/uartRec.v'
[INFO (VERI-1328)] .//uartRec.v(41): analyzing included file './/timescale.v'
[INFO (VERI-1328)] .//uartRec.v(42): analyzing included file './/defines.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property_llama3_1shot.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property_llama3_1shot.sva'
[INFO (VERI-1328)] .//property_llama3_1shot.sva(1): analyzing included file './/defines.v'
% 
% # Elaborate design and properties
% elaborate -top uartRec
INFO (ISW003): Top module name is "uartRec".
[WARN (VERI-2418)] .//property_llama3_1shot.sva(3): parameter 'dataBits' declared inside compilation unit '\$unit____bindings_sva ' shall be treated as localparam
[WARN (VERI-2418)] .//property_llama3_1shot.sva(4): parameter 'sbTick' declared inside compilation unit '\$unit____bindings_sva ' shall be treated as localparam
[INFO (HIER-8002)] .//uartRec.v(153): Disabling old hierarchical reference handler
[INFO (VERI-1018)] .//property_llama3_1shot.sva(5): compiling module 'i_uartRec'
[INFO (VERI-1018)] .//uartRec.v(45): compiling module 'uartRec'
[WARN (VERI-1209)] .//uartRec.v(116): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] .//uartRec.v(127): expression size 32 truncated to fit in target size 3
[WARN (VERI-1209)] .//uartRec.v(131): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] .//uartRec.v(141): expression size 32 truncated to fit in target size 4
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
uartRec
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock clk
[<embedded>] % reset reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "uartRec"]
--------------------------
# Flops:         4 (17) (0 property flop bits)
# Latches:       0 (0)
# Gates:         809 (4130)
# Nets:          846
# Ports:         6
# RTL Lines:     187
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  64
# Embedded Covers:      64
17
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 128 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 17 of 17 design flops, 0 of 0 design latches, 128 of 128 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 2 cycles was found. [0.00 s]
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_3:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_20:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_25" in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_32:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_46:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_47:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_48:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_55:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_2" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_2:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_14" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_14:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_18" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_18:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_23" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_23:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_25:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_28" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_28:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_29" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_29:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_34" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_34:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_35" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_35:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_36:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_41" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_41:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_42:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_43:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_49" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_49:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_54" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_54:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_56" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_56:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_59" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_59:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_61" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_61:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "uartRec.v_uartRec._assert_62" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "uartRec.v_uartRec._assert_62:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "uartRec.v_uartRec._assert_17" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.03 s]
0.0.N: Proof Simplification Iteration 3	[0.03 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 68 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 57
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Proofgrid shell started at 113266@pal-achieve-06(local) jg_113217_pal-achieve-06_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "uartRec.v_uartRec._assert_1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "uartRec.v_uartRec._assert_1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 10	[0.00 s]
0.0.N: A trace with 10 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 10 cycles was found for the property "uartRec.v_uartRec._assert_1" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_1:precondition1" was covered in 10 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "uartRec.v_uartRec._assert_3" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_7:precondition1" was covered in 9 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 10 cycles was found for the property "uartRec.v_uartRec._assert_10" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 10 cycles was found for the property "uartRec.v_uartRec._assert_19" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "uartRec.v_uartRec._assert_20" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_22:precondition1" was covered in 9 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 9 cycles was found for the property "uartRec.v_uartRec._assert_33" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_33:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "uartRec.v_uartRec._assert_36" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "uartRec.v_uartRec._assert_42" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 9 cycles was found for the property "uartRec.v_uartRec._assert_46" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "uartRec.v_uartRec._assert_47" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "uartRec.v_uartRec._assert_48" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 10 cycles was found for the property "uartRec.v_uartRec._assert_50" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 9 cycles was found for the property "uartRec.v_uartRec._assert_53" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 9 cycles was found for the property "uartRec.v_uartRec._assert_55" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 10 cycles was found for the property "uartRec.v_uartRec._assert_57" in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_10:precondition1" was covered in 10 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_12:precondition1" was covered in 10 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_19:precondition1" was covered in 10 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_50:precondition1" was covered in 10 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_57:precondition1" was covered in 10 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_21:precondition1" was covered in 9 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_30:precondition1" was covered in 9 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_44:precondition1" was covered in 9 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_64:precondition1" was covered in 9 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_53:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "uartRec.v_uartRec._assert_1".
0.0.N: Stopped processing property "uartRec.v_uartRec._assert_1"	[0.00 s].
0.0.Hp: Proofgrid shell started at 113267@pal-achieve-06(local) jg_113217_pal-achieve-06_1
0: ProofGrid usable level: 38
0.0.N: Starting proof for property "uartRec.v_uartRec._assert_4"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "uartRec.v_uartRec._assert_4" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "uartRec.v_uartRec._assert_4" was proven in 0.00 s.
0.0.N: Stopped processing property "uartRec.v_uartRec._assert_4"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "uartRec.v_uartRec._assert_7" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "uartRec.v_uartRec._assert_21" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "uartRec.v_uartRec._assert_30" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "uartRec.v_uartRec._assert_32" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "uartRec.v_uartRec._assert_43" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "uartRec.v_uartRec._assert_51" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "uartRec.v_uartRec._assert_63" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.N: Starting proof for property "uartRec.v_uartRec._assert_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "uartRec.v_uartRec._assert_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "uartRec.v_uartRec._assert_39:precondition1"	[0.00 s].
0.0.N: Starting proof for property "uartRec.v_uartRec._assert_60:precondition1"	[0.00 s].
0.0.N: Starting proof for property "uartRec.v_uartRec._assert_63:precondition1"	[0.00 s].
0: ProofGrid usable level: 30
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "uartRec.v_uartRec._assert_4:precondition1" in 0.03 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "uartRec.v_uartRec._assert_5:precondition1" in 0.03 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "uartRec.v_uartRec._assert_39:precondition1" in 0.03 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "uartRec.v_uartRec._assert_60:precondition1" in 0.03 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "uartRec.v_uartRec._assert_63:precondition1" in 0.03 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt 25	[0.10 s]
0.0.N: A trace with 25 cycles was found. [0.13 s]
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_4:precondition1" was covered in 25 cycles in 0.13 s.
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_6:precondition1" was covered in 25 cycles in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 25 cycles was found for the property "uartRec.v_uartRec._assert_8" in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 25 cycles was found for the property "uartRec.v_uartRec._assert_13" in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 25 cycles was found for the property "uartRec.v_uartRec._assert_15" in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 25 cycles was found for the property "uartRec.v_uartRec._assert_24" in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_24:precondition1" was covered in 10 cycles in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 25 cycles was found for the property "uartRec.v_uartRec._assert_37" in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 25 cycles was found for the property "uartRec.v_uartRec._assert_39" in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 25 cycles was found for the property "uartRec.v_uartRec._assert_60" in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 17 cycles was found for the property "uartRec.v_uartRec._assert_64" in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_5:precondition1" was covered in 25 cycles in 0.13 s.
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_39:precondition1" was covered in 25 cycles in 0.13 s.
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_60:precondition1" was covered in 25 cycles in 0.13 s.
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_63:precondition1" was covered in 25 cycles in 0.13 s.
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_8:precondition1" was covered in 25 cycles in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_11:precondition1" was covered in 25 cycles in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_13:precondition1" was covered in 25 cycles in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_15:precondition1" was covered in 25 cycles in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_37:precondition1" was covered in 25 cycles in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_58:precondition1" was covered in 25 cycles in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "uartRec.v_uartRec._assert_38:precondition1" was covered in 10 cycles in 0.13 s by the incidental trace "uartRec.v_uartRec._assert_4:precondition1".
0.0.N: Stopped processing property "uartRec.v_uartRec._assert_4:precondition1"	[0.13 s].
0.0.N: Stopped processing property "uartRec.v_uartRec._assert_5:precondition1"	[0.13 s].
0.0.N: Stopped processing property "uartRec.v_uartRec._assert_39:precondition1"	[0.13 s].
0.0.N: Stopped processing property "uartRec.v_uartRec._assert_60:precondition1"	[0.13 s].
0.0.N: Stopped processing property "uartRec.v_uartRec._assert_63:precondition1"	[0.13 s].
0.0.N: Starting proof for property "uartRec.v_uartRec._assert_5"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "uartRec.v_uartRec._assert_5" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Mpcustom4: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: Trace Attempt  9	[0.25 s]
0.0.Hp: A trace with 9 cycles was found. [0.25 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 9 cycles was found for the property "uartRec.v_uartRec._assert_44" in 0.21 s.
0.0.L: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 113298@pal-achieve-06(local) jg_113217_pal-achieve-06_1
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_6" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_9" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_9:precondition1" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_11" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_12" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_16" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_16:precondition1" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_17:precondition1" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_22" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_26" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_27" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_31" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_38" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_40" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_45" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_52" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_58" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_26:precondition1" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_27:precondition1" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_40:precondition1" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_45:precondition1" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_52:precondition1" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_31:precondition1" in 0.00 s.
0.0.Mpcustom4: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.Mpcustom4: A max_length bound of 262144 was found for the property "uartRec.v_uartRec._assert_51:precondition1" in 0.00 s.
0.0.L: Proofgrid shell started at 113300@pal-achieve-06(local) jg_113217_pal-achieve-06_1
0.0.Hp: Trace Attempt 10	[0.33 s]
0.0.Mpcustom4: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: Trace Attempt  2	[0.00 s]
0.0.Oh: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: Trace Attempt  3	[0.02 s]
0.0.Mpcustom4: Trace Attempt  4	[0.02 s]
0.0.Mpcustom4: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.03 s]
0.0.Mpcustom4: Trace Attempt  4	[0.03 s]
0.0.Mpcustom4: Trace Attempt  5	[0.03 s]
0.0.Bm: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.Ht: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: Trace Attempt  5	[0.05 s]
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 3 cycles was found for the property "uartRec.v_uartRec._assert_55" in 0.00 s.
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_3 <2> }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_36 <3> }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Trace Attempt  4	[0.02 s]
0.0.L: Trace Attempt  5	[0.02 s]
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_7:precondition1 (8) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: A trace with 10 cycles was found. [0.00 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 9 cycles was found for the property "uartRec.v_uartRec._assert_64" in 0.00 s.
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_44 <9> }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_1 <10> }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_24:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Trace Attempt  4	[0.02 s]
0.0.L: Trace Attempt  5	[0.02 s]
0.0.B: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_4:precondition1 (26) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: A trace with 28 cycles was found. [0.04 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 27 cycles was found for the property "uartRec.v_uartRec._assert_11" in 0.01 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 27 cycles was found for the property "uartRec.v_uartRec._assert_58" in 0.01 s.
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_11 <27> }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: A trace with 29 cycles was found. [0.04 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 29 cycles was found for the property "uartRec.v_uartRec._assert_6" in 0.01 s.
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_6 <28> }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.L: Trace Attempt 10	[0.04 s]
0.0.L: A trace with 37 cycles was found. [0.04 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 37 cycles was found for the property "uartRec.v_uartRec._assert_22" in 0.03 s.
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_22 <36> }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.Ht: Proofgrid shell started at 113283@pal-achieve-06(local) jg_113217_pal-achieve-06_1
0.0.B: Proofgrid shell started at 113301@pal-achieve-06(local) jg_113217_pal-achieve-06_1
0: Running jobs with 5 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 5 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 6 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 6 threads on "pal-achieve-06" with 4 cores.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.02 s]
0.0.Bm: Proofgrid shell started at 113294@pal-achieve-06(local) jg_113217_pal-achieve-06_1
0.0.Oh: Proofgrid shell started at 113299@pal-achieve-06(local) jg_113217_pal-achieve-06_1
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "uartRec.v_uartRec._assert_5"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0: Running jobs with 7 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 7 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_9" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_9:precondition1" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_12" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_16" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_16:precondition1" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_17:precondition1" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_26" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_27" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_31" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_38" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_40" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_45" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_52" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_26:precondition1" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_27:precondition1" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_40:precondition1" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_45:precondition1" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_52:precondition1" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_31:precondition1" in 0.00 s.
0.0.Bm: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.01 s]
INFO (IPF008): 0.0.Bm: A max_length bound of 1024 was found for the property "uartRec.v_uartRec._assert_51:precondition1" in 0.00 s.
0.0.Bm: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt  2	[0.01 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.Bm: Trace Attempt  5	[0.01 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00226471s
0.0.Oh: All properties either determined or skipped. [0.03 s]
0.0.Oh: Exited with Success (@ 0.59 s)
0.0.Oh: Completed, Restart ignored.
0: ProofGrid usable level: 14
0.0.AM: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 113303@pal-achieve-06(local) jg_113217_pal-achieve-06_1
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Trace Attempt 106	[0.46 s]
0.0.L: A trace with 141 cycles was found. [0.50 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 141 cycles was found for the property "uartRec.v_uartRec._assert_5" in 0.49 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 141 cycles was found for the property "uartRec.v_uartRec._assert_12" in 0.49 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 141 cycles was found for the property "uartRec.v_uartRec._assert_38" in 0.49 s.
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_5 <140> }
0.0.L: Trace Attempt  3	[0.50 s]
0.0.L: A trace with 142 cycles was found. [0.50 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 142 cycles was found for the property "uartRec.v_uartRec._assert_9" in 0.49 s.
INFO (IPF047): 0.0.L: The cover property "uartRec.v_uartRec._assert_9:precondition1" was covered in 142 cycles in 0.49 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 142 cycles was found for the property "uartRec.v_uartRec._assert_27" in 0.49 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 142 cycles was found for the property "uartRec.v_uartRec._assert_40" in 0.49 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 142 cycles was found for the property "uartRec.v_uartRec._assert_45" in 0.49 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 142 cycles was found for the property "uartRec.v_uartRec._assert_52" in 0.49 s.
INFO (IPF047): 0.0.L: The cover property "uartRec.v_uartRec._assert_26:precondition1" was covered in 142 cycles in 0.49 s.
INFO (IPF047): 0.0.L: The cover property "uartRec.v_uartRec._assert_27:precondition1" was covered in 142 cycles in 0.49 s.
INFO (IPF047): 0.0.L: The cover property "uartRec.v_uartRec._assert_40:precondition1" was covered in 142 cycles in 0.49 s.
INFO (IPF047): 0.0.L: The cover property "uartRec.v_uartRec._assert_45:precondition1" was covered in 142 cycles in 0.49 s.
INFO (IPF047): 0.0.L: The cover property "uartRec.v_uartRec._assert_52:precondition1" was covered in 142 cycles in 0.49 s.
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_9 <141> }
0.0.L: Trace Attempt  3	[0.50 s]
0.0.L: A trace with 143 cycles was found. [0.51 s]
INFO (IPF047): 0.0.L: The cover property "uartRec.v_uartRec._assert_16:precondition1" was covered in 142 cycles in 0.49 s.
INFO (IPF047): 0.0.L: The cover property "uartRec.v_uartRec._assert_31:precondition1" was covered in 142 cycles in 0.49 s.
0.0.L: Using states from traces to { uartRec.v_uartRec._assert_16:precondition1 (142) }
0.0.L: Trace Attempt  3	[0.51 s]
0.0.L: Trace Attempt  4	[0.51 s]
0.0.L: Trace Attempt  5	[0.51 s]
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "uartRec.v_uartRec._assert_5"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 61	[0.29 s]
0.0.B: Stopped processing property "uartRec.v_uartRec._assert_5"	[0.31 s].
0.0.B: Starting proof for property "uartRec.v_uartRec._assert_16"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 512 was found for the property "uartRec.v_uartRec._assert_16" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt 12	[0.01 s]
0.0.AM: Stopped processing property "uartRec.v_uartRec._assert_5"	[0.00 s].
0.0.AM: Starting proof for property "uartRec.v_uartRec._assert_16"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.AM: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.88 s]
0.0.L: Trace Attempt 16	[0.51 s]
0.0.L: A trace with 157 cycles was found. [0.52 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 157 cycles was found for the property "uartRec.v_uartRec._assert_16" in 0.49 s.
INFO (IPF047): 0.0.L: The cover property "uartRec.v_uartRec._assert_17:precondition1" was covered in 157 cycles in 0.49 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 157 cycles was found for the property "uartRec.v_uartRec._assert_26" in 0.49 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 157 cycles was found for the property "uartRec.v_uartRec._assert_31" in 0.49 s.
INFO (IPF047): 0.0.L: The cover property "uartRec.v_uartRec._assert_51:precondition1" was covered in 157 cycles in 0.49 s.
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Stopped processing property "uartRec.v_uartRec._assert_16"	[0.00 s].
0.0.AM: Interrupted. [0.01 s]
0.0.AM: Exited with Success (@ 0.89 s)
0: ProofGrid usable level: 0
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 11	[0.40 s]
0.0.Hp: Interrupted. [0.87 s]
0.0.L: All properties determined. [0.52 s]
0.0.L: Exited with Success (@ 0.89 s)
0.0.Hp: Exited with Success (@ 0.89 s)
0.0.Bm: Trace Attempt 109	[0.28 s]
0.0.Bm: Interrupted. [0.33 s]
0.0.Mpcustom4: Trace Attempt 45	[0.50 s]
0.0.Mpcustom4: Interrupted. [0.55 s]
0.0.Bm: Exited with Success (@ 0.89 s)
0.0.N: Trace Attempt 109	[0.62 s]
0.0.N: Stopped processing property "uartRec.v_uartRec._assert_5"	[0.66 s].
0.0.N: Interrupted. [0.68 s]
0.0.Mpcustom4: Exited with Success (@ 0.90 s)
0.0.B: Trace Attempt 14	[0.01 s]
0.0.B: Stopped processing property "uartRec.v_uartRec._assert_16"	[0.01 s].
0.0.B: Interrupted. [0.02 s]
0.0.N: Exited with Success (@ 0.90 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 61	[0.08 s]
0.0.Ht: Interrupted. [0.37 s]
0.0.B: Exited with Success (@ 0.90 s)
0.0.Ht: Exited with Success (@ 0.90 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 49.98 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.88        0.00       84.35 %
     Hp        0.18        0.86        0.00       82.58 %
     Ht        0.57        0.36        0.00       38.40 %
     Bm        0.60        0.32        0.00       35.10 %
    Mpcustom4        0.34        0.54        0.00       61.11 %
     Oh        0.54        0.03        0.00        5.96 %
      L        0.33        0.52        0.00       60.75 %
      B        0.44        0.36        0.00       44.51 %
     AM        0.72        0.02        0.00        3.11 %
    all        0.43        0.43        0.00       49.98 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.90        3.89        0.00

    Data read    : 103.72 kiB
    Data written : 27.77 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 128
                 assertions                   : 64
                  - proven                    : 9 (14.0625%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 55 (85.9375%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 64
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 64 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Tuesday, Jun 4, 2024 05:13:49 PM CDT
    Working Directory: /data/vpulav2/Work/Jasper_llama/arithmetic_core_8-bit_piepelined_processor/uartRec


==============================================================
RESULTS
==============================================================

-------------------------------------------------------------------------------------------------------
       Name                                           |    Result    |  Engine  |  Bound  |  Time    
-------------------------------------------------------------------------------------------------------

---[ <embedded> ]--------------------------------------------------------------------------------------
[1]   uartRec.v_uartRec._assert_1                          cex             N            10    0.001 s      
[2]   uartRec.v_uartRec._assert_1:precondition1            covered         N        3 - 10    0.001 s      
[3]   uartRec.v_uartRec._assert_2                          cex             PRE           1    0.000 s      
[4]   uartRec.v_uartRec._assert_2:precondition1            covered         PRE           1    0.000 s      
[5]   uartRec.v_uartRec._assert_3                          cex             N             2    0.001 s      
[6]   uartRec.v_uartRec._assert_3:precondition1            covered         PRE           2    0.000 s      
[7]   uartRec.v_uartRec._assert_4                          proven          N      Infinite    0.001 s      
[8]   uartRec.v_uartRec._assert_4:precondition1            covered         N            25    0.127 s      
[9]   uartRec.v_uartRec._assert_5                          cex             L      109 - 141   0.487 s      
[10]  uartRec.v_uartRec._assert_5:precondition1            covered         N            25    0.127 s      
[11]  uartRec.v_uartRec._assert_6                          cex             L       11 - 29    0.014 s      
[12]  uartRec.v_uartRec._assert_6:precondition1            covered         N        8 - 25    0.127 s      
[13]  uartRec.v_uartRec._assert_7                          proven          Hp     Infinite    0.004 s      
[14]  uartRec.v_uartRec._assert_7:precondition1            covered         N         2 - 9    0.001 s      
[15]  uartRec.v_uartRec._assert_8                          cex             N        8 - 25    0.127 s      
[16]  uartRec.v_uartRec._assert_8:precondition1            covered         N        8 - 25    0.127 s      
[17]  uartRec.v_uartRec._assert_9                          cex             L      109 - 142   0.488 s      
[18]  uartRec.v_uartRec._assert_9:precondition1            covered         L      110 - 142   0.488 s      
[19]  uartRec.v_uartRec._assert_10                         cex             N        2 - 10    0.001 s      
[20]  uartRec.v_uartRec._assert_10:precondition1           covered         N        3 - 10    0.001 s      
[21]  uartRec.v_uartRec._assert_11                         cex             L       11 - 27    0.013 s      
[22]  uartRec.v_uartRec._assert_11:precondition1           covered         N        8 - 25    0.127 s      
[23]  uartRec.v_uartRec._assert_12                         cex             L      109 - 141   0.487 s      
[24]  uartRec.v_uartRec._assert_12:precondition1           covered         N        3 - 10    0.001 s      
[25]  uartRec.v_uartRec._assert_13                         cex             N        8 - 25    0.127 s      
[26]  uartRec.v_uartRec._assert_13:precondition1           covered         N        8 - 25    0.127 s      
[27]  uartRec.v_uartRec._assert_14                         cex             PRE           1    0.000 s      
[28]  uartRec.v_uartRec._assert_14:precondition1           covered         PRE           1    0.000 s      
[29]  uartRec.v_uartRec._assert_15                         cex             N        8 - 25    0.127 s      
[30]  uartRec.v_uartRec._assert_15:precondition1           covered         N        8 - 25    0.127 s      
[31]  uartRec.v_uartRec._assert_16                         cex             L      109 - 157   0.493 s      
[32]  uartRec.v_uartRec._assert_16:precondition1           covered         L      109 - 142   0.489 s      
[33]  uartRec.v_uartRec._assert_17                         proven          PRE    Infinite    0.000 s      
[34]  uartRec.v_uartRec._assert_17:precondition1           covered         L      109 - 157   0.493 s      
[35]  uartRec.v_uartRec._assert_18                         cex             PRE           1    0.000 s      
[36]  uartRec.v_uartRec._assert_18:precondition1           covered         PRE           1    0.000 s      
[37]  uartRec.v_uartRec._assert_19                         cex             N        2 - 10    0.001 s      
[38]  uartRec.v_uartRec._assert_19:precondition1           covered         N        3 - 10    0.001 s      
[39]  uartRec.v_uartRec._assert_20                         cex             N             2    0.001 s      
[40]  uartRec.v_uartRec._assert_20:precondition1           covered         PRE           2    0.000 s      
[41]  uartRec.v_uartRec._assert_21                         proven          Hp     Infinite    0.004 s      
[42]  uartRec.v_uartRec._assert_21:precondition1           covered         N         2 - 9    0.001 s      
[43]  uartRec.v_uartRec._assert_22                         cex             L       12 - 37    0.032 s      
[44]  uartRec.v_uartRec._assert_22:precondition1           covered         N         2 - 9    0.001 s      
[45]  uartRec.v_uartRec._assert_23                         cex             PRE           1    0.000 s      
[46]  uartRec.v_uartRec._assert_23:precondition1           covered         PRE           1    0.000 s      
[47]  uartRec.v_uartRec._assert_24                         cex             N        8 - 25    0.127 s      
[48]  uartRec.v_uartRec._assert_24:precondition1           covered         N        8 - 10    0.127 s      
[49]  uartRec.v_uartRec._assert_25                         cex             PRE           1    0.000 s      
[50]  uartRec.v_uartRec._assert_25:precondition1           covered         PRE           1    0.000 s      
[51]  uartRec.v_uartRec._assert_26                         cex             L      109 - 157   0.493 s      
[52]  uartRec.v_uartRec._assert_26:precondition1           covered         L      110 - 142   0.488 s      
[53]  uartRec.v_uartRec._assert_27                         cex             L      109 - 142   0.488 s      
[54]  uartRec.v_uartRec._assert_27:precondition1           covered         L      110 - 142   0.488 s      
[55]  uartRec.v_uartRec._assert_28                         cex             PRE           1    0.000 s      
[56]  uartRec.v_uartRec._assert_28:precondition1           covered         PRE           1    0.000 s      
[57]  uartRec.v_uartRec._assert_29                         cex             PRE           1    0.000 s      
[58]  uartRec.v_uartRec._assert_29:precondition1           covered         PRE           1    0.000 s      
[59]  uartRec.v_uartRec._assert_30                         proven          Hp     Infinite    0.004 s      
[60]  uartRec.v_uartRec._assert_30:precondition1           covered         N         2 - 9    0.001 s      
[61]  uartRec.v_uartRec._assert_31                         cex             L      109 - 157   0.493 s      
[62]  uartRec.v_uartRec._assert_31:precondition1           covered         L      109 - 142   0.489 s      
[63]  uartRec.v_uartRec._assert_32                         proven          Hp     Infinite    0.004 s      
[64]  uartRec.v_uartRec._assert_32:precondition1           covered         PRE           1    0.000 s      
[65]  uartRec.v_uartRec._assert_33                         cex             N         2 - 9    0.001 s      
[66]  uartRec.v_uartRec._assert_33:precondition1           covered         N             2    0.001 s      
[67]  uartRec.v_uartRec._assert_34                         cex             PRE           1    0.000 s      
[68]  uartRec.v_uartRec._assert_34:precondition1           covered         PRE           1    0.000 s      
[69]  uartRec.v_uartRec._assert_35                         cex             PRE           1    0.000 s      
[70]  uartRec.v_uartRec._assert_35:precondition1           covered         PRE           1    0.000 s      
[71]  uartRec.v_uartRec._assert_36                         cex             N             2    0.001 s      
[72]  uartRec.v_uartRec._assert_36:precondition1           covered         PRE           1    0.000 s      
[73]  uartRec.v_uartRec._assert_37                         cex             N        8 - 25    0.127 s      
[74]  uartRec.v_uartRec._assert_37:precondition1           covered         N        8 - 25    0.127 s      
[75]  uartRec.v_uartRec._assert_38                         cex             L      109 - 141   0.487 s      
[76]  uartRec.v_uartRec._assert_38:precondition1           covered         N        8 - 10    0.127 s      
[77]  uartRec.v_uartRec._assert_39                         cex             N        8 - 25    0.127 s      
[78]  uartRec.v_uartRec._assert_39:precondition1           covered         N            25    0.127 s      
[79]  uartRec.v_uartRec._assert_40                         cex             L      109 - 142   0.488 s      
[80]  uartRec.v_uartRec._assert_40:precondition1           covered         L      110 - 142   0.488 s      
[81]  uartRec.v_uartRec._assert_41                         cex             PRE           1    0.000 s      
[82]  uartRec.v_uartRec._assert_41:precondition1           covered         PRE           1    0.000 s      
[83]  uartRec.v_uartRec._assert_42                         cex             N         1 - 2    0.001 s      
[84]  uartRec.v_uartRec._assert_42:precondition1           covered         PRE           1    0.000 s      
[85]  uartRec.v_uartRec._assert_43                         proven          Hp     Infinite    0.005 s      
[86]  uartRec.v_uartRec._assert_43:precondition1           covered         PRE           1    0.000 s      
[87]  uartRec.v_uartRec._assert_44                         cex             Hp            9    0.210 s      
[88]  uartRec.v_uartRec._assert_44:precondition1           covered         N         2 - 9    0.001 s      
[89]  uartRec.v_uartRec._assert_45                         cex             L      109 - 142   0.488 s      
[90]  uartRec.v_uartRec._assert_45:precondition1           covered         L      110 - 142   0.488 s      
[91]  uartRec.v_uartRec._assert_46                         cex             N         2 - 9    0.001 s      
[92]  uartRec.v_uartRec._assert_46:precondition1           covered         PRE           2    0.000 s      
[93]  uartRec.v_uartRec._assert_47                         cex             N             2    0.001 s      
[94]  uartRec.v_uartRec._assert_47:precondition1           covered         PRE           2    0.000 s      
[95]  uartRec.v_uartRec._assert_48                         cex             N             2    0.001 s      
[96]  uartRec.v_uartRec._assert_48:precondition1           covered         PRE           2    0.000 s      
[97]  uartRec.v_uartRec._assert_49                         cex             PRE           1    0.000 s      
[98]  uartRec.v_uartRec._assert_49:precondition1           covered         PRE           1    0.000 s      
[99]  uartRec.v_uartRec._assert_50                         cex             N        2 - 10    0.001 s      
[100] uartRec.v_uartRec._assert_50:precondition1           covered         N        3 - 10    0.001 s      
[101] uartRec.v_uartRec._assert_51                         proven          Hp     Infinite    0.005 s      
[102] uartRec.v_uartRec._assert_51:precondition1           covered         L      109 - 157   0.493 s      
[103] uartRec.v_uartRec._assert_52                         cex             L      109 - 142   0.488 s      
[104] uartRec.v_uartRec._assert_52:precondition1           covered         L      110 - 142   0.488 s      
[105] uartRec.v_uartRec._assert_53                         cex             N         2 - 9    0.001 s      
[106] uartRec.v_uartRec._assert_53:precondition1           covered         N             2    0.001 s      
[107] uartRec.v_uartRec._assert_54                         cex             PRE           1    0.000 s      
[108] uartRec.v_uartRec._assert_54:precondition1           covered         PRE           1    0.000 s      
[109] uartRec.v_uartRec._assert_55                         cex             N         2 - 3    0.001 s      
[110] uartRec.v_uartRec._assert_55:precondition1           covered         PRE           2    0.000 s      
[111] uartRec.v_uartRec._assert_56                         cex             PRE           1    0.000 s      
[112] uartRec.v_uartRec._assert_56:precondition1           covered         PRE           1    0.000 s      
[113] uartRec.v_uartRec._assert_57                         cex             N        2 - 10    0.001 s      
[114] uartRec.v_uartRec._assert_57:precondition1           covered         N        3 - 10    0.001 s      
[115] uartRec.v_uartRec._assert_58                         cex             L       11 - 27    0.013 s      
[116] uartRec.v_uartRec._assert_58:precondition1           covered         N        8 - 25    0.127 s      
[117] uartRec.v_uartRec._assert_59                         cex             PRE           1    0.000 s      
[118] uartRec.v_uartRec._assert_59:precondition1           covered         PRE           1    0.000 s      
[119] uartRec.v_uartRec._assert_60                         cex             N        8 - 25    0.127 s      
[120] uartRec.v_uartRec._assert_60:precondition1           covered         N            25    0.127 s      
[121] uartRec.v_uartRec._assert_61                         cex             PRE           1    0.000 s      
[122] uartRec.v_uartRec._assert_61:precondition1           covered         PRE           1    0.000 s      
[123] uartRec.v_uartRec._assert_62                         cex             PRE           1    0.000 s      
[124] uartRec.v_uartRec._assert_62:precondition1           covered         PRE           1    0.000 s      
[125] uartRec.v_uartRec._assert_63                         proven          Hp     Infinite    0.005 s      
[126] uartRec.v_uartRec._assert_63:precondition1           covered         N            25    0.127 s      
[127] uartRec.v_uartRec._assert_64                         cex             N         8 - 9    0.127 s      
[128] uartRec.v_uartRec._assert_64:precondition1           covered         N         2 - 9    0.001 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.373 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
