@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT529 :"c:\users\rodrigo\desktop\2017-1\arquitectura\proyectos\pendientes\mult4bit00\rps00.vhdl":21:6:21:7|Found inferred clock topsec0101me00|reset0 which controls 6 sequential elements including U02.outs. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\rodrigo\desktop\2017-1\arquitectura\proyectos\pendientes\mult4bit00\div00.vhdl":22:2:22:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including U01.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
