#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 14 13:21:13 2022
# Process ID: 626
# Current directory: /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_dlmb_v10_0_synth_1
# Command line: vivado -log mb_preset_dlmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_preset_dlmb_v10_0.tcl
# Log file: /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_dlmb_v10_0_synth_1/mb_preset_dlmb_v10_0.vds
# Journal file: /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_dlmb_v10_0_synth_1/vivado.jou
# Running On: xcosswbld09, OS: Linux, CPU Frequency: 3192.727 MHz, CPU Physical cores: 25, Host memory: 540966 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
484 Beta devices matching pattern found, 484 enabled.
enable_beta_device: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.582 ; gain = 131.633 ; free physical = 24492 ; free virtual = 462096
source mb_preset_dlmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_preset_dlmb_v10_0
Command: synth_design -top mb_preset_dlmb_v10_0 -part xc7a200tfbg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1933
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.797 ; gain = 371.801 ; free physical = 8076 ; free virtual = 445699
Synthesis current peak Physical Memory [PSS] (MB): peak = 1991.764; parent = 1872.767; children = 118.997
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.578; parent = 2839.738; children = 975.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_preset_dlmb_v10_0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_dlmb_v10_0/synth/mb_preset_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_dlmb_v10_0/synth/mb_preset_dlmb_v10_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-3491] module 'FDS' declared at '/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831' bound to instance 'POR_FF_I' of component 'FDS' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'mb_preset_dlmb_v10_0' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_dlmb_v10_0/synth/mb_preset_dlmb_v10_0.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2906.703 ; gain = 444.707 ; free physical = 7689 ; free virtual = 445314
Synthesis current peak Physical Memory [PSS] (MB): peak = 1991.764; parent = 1872.767; children = 118.997
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.547; parent = 2906.707; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2921.547 ; gain = 459.551 ; free physical = 7738 ; free virtual = 445363
Synthesis current peak Physical Memory [PSS] (MB): peak = 1991.764; parent = 1872.767; children = 118.997
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3897.391; parent = 2921.551; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2921.547 ; gain = 459.551 ; free physical = 7815 ; free virtual = 445440
Synthesis current peak Physical Memory [PSS] (MB): peak = 1991.764; parent = 1872.767; children = 118.997
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3897.391; parent = 2921.551; children = 975.840
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.484 ; gain = 0.000 ; free physical = 7951 ; free virtual = 445580
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_dlmb_v10_0/mb_preset_dlmb_v10_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_dlmb_v10_0/mb_preset_dlmb_v10_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_dlmb_v10_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_dlmb_v10_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 7675 ; free virtual = 445343
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2949.453 ; gain = 0.000 ; free physical = 7662 ; free virtual = 445329
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 9382 ; free virtual = 447095
Synthesis current peak Physical Memory [PSS] (MB): peak = 1991.764; parent = 1872.767; children = 119.096
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 9362 ; free virtual = 447075
Synthesis current peak Physical Memory [PSS] (MB): peak = 1991.764; parent = 1872.767; children = 119.096
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_dlmb_v10_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 9392 ; free virtual = 447106
Synthesis current peak Physical Memory [PSS] (MB): peak = 1991.764; parent = 1872.767; children = 119.096
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 9396 ; free virtual = 447112
Synthesis current peak Physical Memory [PSS] (MB): peak = 1991.764; parent = 1872.767; children = 119.096
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 9434 ; free virtual = 447185
Synthesis current peak Physical Memory [PSS] (MB): peak = 1991.764; parent = 1872.767; children = 119.096
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 8870 ; free virtual = 446641
Synthesis current peak Physical Memory [PSS] (MB): peak = 2042.091; parent = 1922.785; children = 119.306
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 8902 ; free virtual = 446679
Synthesis current peak Physical Memory [PSS] (MB): peak = 2042.369; parent = 1922.944; children = 119.425
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 9082 ; free virtual = 446868
Synthesis current peak Physical Memory [PSS] (MB): peak = 2042.498; parent = 1923.071; children = 119.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 10494 ; free virtual = 448247
Synthesis current peak Physical Memory [PSS] (MB): peak = 2044.665; parent = 1924.185; children = 120.480
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 10533 ; free virtual = 448287
Synthesis current peak Physical Memory [PSS] (MB): peak = 2044.665; parent = 1924.185; children = 120.480
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 10539 ; free virtual = 448292
Synthesis current peak Physical Memory [PSS] (MB): peak = 2044.694; parent = 1924.210; children = 120.484
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 10562 ; free virtual = 448316
Synthesis current peak Physical Memory [PSS] (MB): peak = 2044.706; parent = 1924.226; children = 120.484
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 10575 ; free virtual = 448323
Synthesis current peak Physical Memory [PSS] (MB): peak = 2044.708; parent = 1924.226; children = 120.484
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 10571 ; free virtual = 448325
Synthesis current peak Physical Memory [PSS] (MB): peak = 2044.718; parent = 1924.235; children = 120.484
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDS  |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2949.453 ; gain = 487.457 ; free physical = 10593 ; free virtual = 448350
Synthesis current peak Physical Memory [PSS] (MB): peak = 2044.723; parent = 1924.249; children = 120.484
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3925.297; parent = 2949.457; children = 975.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2949.453 ; gain = 459.551 ; free physical = 10806 ; free virtual = 448557
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2949.461 ; gain = 487.457 ; free physical = 10904 ; free virtual = 448650
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2949.461 ; gain = 0.000 ; free physical = 10909 ; free virtual = 448655
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.461 ; gain = 0.000 ; free physical = 11124 ; free virtual = 448869
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Synth Design complete, checksum: afe45ae9
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2949.461 ; gain = 846.191 ; free physical = 11304 ; free virtual = 449049
INFO: [Common 17-1381] The checkpoint '/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_dlmb_v10_0_synth_1/mb_preset_dlmb_v10_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_preset_dlmb_v10_0, cache-ID = 5271bbe88835798e
INFO: [Common 17-1381] The checkpoint '/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/mb_preset_dlmb_v10_0_synth_1/mb_preset_dlmb_v10_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_preset_dlmb_v10_0_utilization_synth.rpt -pb mb_preset_dlmb_v10_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 13:22:15 2022...
