
---------- Begin Simulation Statistics ----------
final_tick                               1382943237500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343232                       # Simulator instruction rate (inst/s)
host_mem_usage                                4415508                       # Number of bytes of host memory used
host_op_rate                                   648709                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4370.22                       # Real time elapsed on the host
host_tick_rate                               56261901                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2835000827                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.245877                       # Number of seconds simulated
sim_ticks                                245876749000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       668917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1337597                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    138993696                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          192                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      9257065                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    149688198                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     55620184                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    138993696                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     83373512                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       163166012                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         5182112                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      7471083                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         626438428                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        328952257                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      9258639                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          110170214                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      50821108                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          667                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    253168716                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      935034654                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    452370778                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.066965                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.717186                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    210179703     46.46%     46.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     59315994     13.11%     59.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     35008760      7.74%     67.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     48164435     10.65%     77.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     17080672      3.78%     81.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13700877      3.03%     84.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      8882706      1.96%     86.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      9216523      2.04%     88.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     50821108     11.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    452370778                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           47547044                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      4129074                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         902889400                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             110887945                       # Number of loads committed
system.switch_cpus.commit.membars                 142                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      3546385      0.38%      0.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    723387125     77.36%     77.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       747480      0.08%     77.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      6986611      0.75%     78.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      7857201      0.84%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1775042      0.19%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       408994      0.04%     79.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       410220      0.04%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      6968419      0.75%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       890671      0.10%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      6385557      0.68%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     99727595     10.67%     91.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     57199797      6.12%     98.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     11160350      1.19%     99.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      7583206      0.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    935034653                       # Class of committed instruction
system.switch_cpus.commit.refs              175670948                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             935034653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.983507                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.983507                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     157750152                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1325796152                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        115600174                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         195101930                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        9340153                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      12220896                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           132674938                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                475678                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            74572567                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10717                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           163166012                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         108827251                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             353579253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       2305432                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles      3517521                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              736487716                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       360205                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles        17400                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        18680306                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.331804                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    123198764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     60802296                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.497677                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    490013310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.820361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.473137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        265772748     54.24%     54.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12739147      2.60%     56.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         15261366      3.11%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         17191854      3.51%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         12587459      2.57%     66.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         20835615      4.25%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         11562988      2.36%     72.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9226083      1.88%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        124836050     25.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    490013310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          66134915                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         41863568                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1740188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     12205660                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        122763306                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.220809                       # Inst execution rate
system.switch_cpus.iew.exec_refs            213819614                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           74572545                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        32797192                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     143165325                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts       132261                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       345983                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     83021054                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1189448342                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     139247069                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     25745378                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1092090505                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         286846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7308969                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        9340153                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7781639                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1067787                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     13816743                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       158235                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        47933                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        51830                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     32277356                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     18238047                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        47933                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     10968164                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1237496                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1210098765                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1075174580                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.624621                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         755853095                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.186410                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1080091646                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1579664529                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       850988524                       # number of integer regfile writes
system.switch_cpus.ipc                       1.016770                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.016770                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      6479155      0.58%      0.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     855561432     76.54%     77.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       993909      0.09%     77.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       7795999      0.70%     77.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      8340072      0.75%     78.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1981986      0.18%     78.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       409206      0.04%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       472012      0.04%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      7100920      0.64%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       897819      0.08%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      6463608      0.58%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    125232541     11.20%     91.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     67684724      6.05%     97.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     19034743      1.70%     99.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      9387761      0.84%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1117835887                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        61508779                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    120168019                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     51866625                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     60634325                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            22926078                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020509                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        17900999     78.08%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           323      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         204285      0.89%     78.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             11      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             1      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       220135      0.96%     79.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       541330      2.36%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     82.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1505510      6.57%     88.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        594155      2.59%     91.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1851226      8.07%     99.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       108103      0.47%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1072774031                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2631739517                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1023307955                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1383244691                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1189126221                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1117835887                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       322121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    254413597                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      3296378                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       321454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    366874994                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    490013310                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.281236                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.516435                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    208388086     42.53%     42.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     41254740      8.42%     50.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     42543247      8.68%     59.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     41274435      8.42%     68.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     42106736      8.59%     76.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     40699033      8.31%     84.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     36271896      7.40%     92.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     21683233      4.43%     96.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     15791904      3.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    490013310                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.273163                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           108877535                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 50351                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      4669670                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2691349                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    143165325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     83021054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       465801679                       # number of misc regfile reads
system.switch_cpus.numCycles                491753498                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        41571246                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1067129663                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents           17                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents        5505980                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        123041967                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         328781                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         20662                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3320324335                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1283783344                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1466954913                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         198697923                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      110197290                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        9340153                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     117196910                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        399825139                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     68975172                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   1923806105                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       165107                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        37419                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          29925094                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        37460                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1588884900                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2414413991                       # The number of ROB writes
system.switch_cpus.timesIdled                  344285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          670                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1723329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          983                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3448790                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            983                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12958                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       660682                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7995                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              234                       # Transaction distribution
system.membus.trans_dist::ReadExReq            655728                       # Transaction distribution
system.membus.trans_dist::ReadExResp           655728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12958                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2006283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2006283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2006283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     85079552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     85079552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85079552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            668920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  668920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              668920                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4264794667                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3529010176                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1382943237500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1011075                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1493405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       572581                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          325626                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             236                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            236                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           711119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          711119                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        572816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       438260                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1717978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3448607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5166585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     73290368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    126854464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              200144832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          669888                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42298688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2395115                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000691                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026270                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2393461     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1654      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2395115                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3131893103                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1724191986                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         859233481                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst       571688                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       481586                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1053274                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       571688                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       481586                       # number of overall hits
system.l2.overall_hits::total                 1053274                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          893                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       667793                       # number of demand (read+write) misses
system.l2.demand_misses::total                 668686                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          893                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       667793                       # number of overall misses
system.l2.overall_misses::total                668686                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     77824066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  53753545767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53831369833                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     77824066                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  53753545767                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53831369833                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       572581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1149379                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1721960                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       572581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1149379                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1721960                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.001560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.581003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.388328                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.001560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.581003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.388328                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87149.010078                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80494.323491                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80503.210525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87149.010078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80494.323491                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80503.210525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           94297716                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    668920                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     140.970095                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              660682                       # number of writebacks
system.l2.writebacks::total                    660682                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       667793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            668686                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       667793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           668686                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     68894066                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  47075615767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47144509833                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     68894066                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  47075615767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47144509833                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.001560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.581003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.388328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.001560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.581003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.388328                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77149.010078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70494.323491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70503.210525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77149.010078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70494.323491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70503.210525                       # average overall mshr miss latency
system.l2.replacements                         669653                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       832723                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           832723                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       832723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       832723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       572581                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           572581                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       572581                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       572581                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data          234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                234                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          236                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              236                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.991525                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.991525                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data   130.341880                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   130.341880                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data          234                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           234                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      4681000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4681000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.991525                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.991525                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20004.273504                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20004.273504                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        55391                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55391                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       655728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              655728                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  52709038895                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   52709038895                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       711119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            711119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.922107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.922107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80382.473975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80382.473975                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       655728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         655728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  46151758895                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46151758895                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.922107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.922107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70382.473975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70382.473975                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       571688                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             571688                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     77824066                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     77824066                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       572581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         572581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.001560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87149.010078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87149.010078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          893                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          893                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     68894066                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68894066                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.001560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77149.010078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77149.010078                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       426195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            426195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        12065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1044506872                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1044506872                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       438260                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        438260                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.027529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86573.300622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86573.300622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        12065                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12065                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    923856872                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    923856872                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.027529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76573.300622                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76573.300622                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     3489982                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    669653                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.211628                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     117.636036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.682400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       392.095462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    68.623133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7600.962969                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.047863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.927852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          743                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          827                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55774021                       # Number of tag accesses
system.l2.tags.data_accesses                 55774021                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        57152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     42738752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42795904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        57152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     42283648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42283648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       667793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              668686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       660682                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             660682                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       232442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    173821853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174054294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       232442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           232442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171970909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171970909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171970909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       232442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    173821853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            346025203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    660682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    667786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003523946500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        41091                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        41091                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2020491                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             620216                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      668686                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     660682                       # Number of write requests accepted
system.mem_ctrls.readBursts                    668686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   660682                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41480                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7054614574                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3343395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19592345824                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10550.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29300.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   603319                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  598559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                668686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               660682                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  668679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  40851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       127465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    667.461280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   476.526558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   386.024296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17493     13.72%     13.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11009      8.64%     22.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9121      7.16%     29.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8040      6.31%     35.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7191      5.64%     41.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5625      4.41%     45.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6766      5.31%     51.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4860      3.81%     55.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57360     45.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       127465                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.273077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.230475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.505929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            452      1.10%      1.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         40434     98.40%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           171      0.42%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            17      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             9      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41091                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.078095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.073566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.396885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39522     96.18%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      0.11%     96.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1406      3.42%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              117      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41091                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42795456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42282560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42795904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42283648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       174.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  245874533000                       # Total gap between requests
system.mem_ctrls.avgGap                     184955.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        57152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     42738304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     42282560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 232441.661248742137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 173820030.457617610693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171966483.906943142414                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       667793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       660682                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     31643298                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  19560702526                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5852370627231                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35434.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29291.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8858074.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            442801380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            235350720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2371743780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1724280840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19409101920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26979130560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      71697364800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122859774000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.680326                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 185910346991                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8210280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51756122009                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            467305860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            248378955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2402624280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1724390460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19409101920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32053599450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      67424160480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       123729561405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.217819                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 174743195248                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8210280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62923273752                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1137066488500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   245876749000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1373837216                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    108248741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1482085957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1373837216                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    108248741                       # number of overall hits
system.cpu.icache.overall_hits::total      1482085957                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       329629                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       572816                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         902445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       329629                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       572816                       # number of overall misses
system.cpu.icache.overall_misses::total        902445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   7748899508                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7748899508                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   7748899508                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7748899508                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1374166845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    108821557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1482988402                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1374166845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    108821557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1482988402                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000240                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.005264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000609                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000240                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.005264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000609                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13527.728813                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8586.561517                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13527.728813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8586.561517                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs     14350179                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs            572816                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.051987                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       901698                       # number of writebacks
system.cpu.icache.writebacks::total            901698                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       572816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       572816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       572816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       572816                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   7176083508                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7176083508                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   7176083508                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7176083508                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.005264                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000386                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.005264                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000386                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12527.728813                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12527.728813                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12527.728813                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12527.728813                       # average overall mshr miss latency
system.cpu.icache.replacements                 901698                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1373837216                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    108248741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1482085957                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       329629                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       572816                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        902445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   7748899508                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7748899508                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1374166845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    108821557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1482988402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.005264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13527.728813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8586.561517                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       572816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       572816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   7176083508                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7176083508                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.005264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12527.728813                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12527.728813                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.117162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341094447                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            901934                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1486.909737                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.161117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    51.956045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.896799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.101477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5932856053                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5932856053                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    370773184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    181368575                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        552141759                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    370773407                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    181751421                       # number of overall hits
system.cpu.dcache.overall_hits::total       552524828                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       180356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1132905                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1313261                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       180563                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1149615                       # number of overall misses
system.cpu.dcache.overall_misses::total       1330178                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  61498760927                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  61498760927                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  61498760927                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  61498760927                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    370953540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    182501480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    553455020                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    370953970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    182901036                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    553855006                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006208                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002373                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002402                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54284.128790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46829.046874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 53495.092641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46233.482231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    121165875                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1149615                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   105.396915                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       992147                       # number of writebacks
system.cpu.dcache.writebacks::total            992147                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1132905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1132905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1149615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1149615                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  60365856927                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60365856927                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60585466927                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60585466927                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006208                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002047                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006285                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53284.129673                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53284.129673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 52700.657983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52700.657983                       # average overall mshr miss latency
system.cpu.dcache.replacements                1329429                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226634092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    117296910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       343931002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        30418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       421550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        451968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6408249500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6408249500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    226664510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    117718460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    344382970                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.003581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15201.635630                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14178.546933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       421550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       421550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5986700500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5986700500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001224                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14201.638003                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14201.638003                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    144139092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     64071665                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      208210757                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       149938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       711355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       861293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  55090511427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55090511427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    144289030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     64783020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    209072050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010981                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77444.470661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63962.567241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       711355                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       711355                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  54379156427                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  54379156427                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76444.470661                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76444.470661                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          223                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       382846                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        383069                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          207                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        16710                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16917                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       399556                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       399986                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.481395                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.041821                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.042294                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        16710                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16710                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    219610000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    219610000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.041821                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.041776                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 13142.429683                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13142.429683                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1382943237500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.970425                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           553762988                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1329429                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            416.541980                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   421.813994                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    90.156432                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.823855                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.176087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2216749965                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2216749965                       # Number of data accesses

---------- End Simulation Statistics   ----------
