# Successive Approximation Register in Verilog-A
The number of bits can be changed easily by modifying the bits definition. The SAR is tested by implementing an 8-bit SAR ADC in Verilog-A. All other components are stock Cadence ahdl blocks. 

## Schematic of 8-bit SAR ADC
![Schematic](/sar/images/VerilogA_N_Schematic.png)

## ADC output passed through a DAC
![Quantized](/sar/images/VerilogA_N_Quant.png)
Conversion begins at 2 &mu;s.
