Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "board.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "board"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/watchdog.v" into library work
Parsing module <watchdog>.
INFO:HDLCompiler:693 - "/home/ise/xilinks_ise_files/clock/src/watchdog.v" Line 12. parameter declaration becomes local in watchdog with formal parameter declaration list
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/time_register.v" into library work
Parsing module <time_register>.
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/tick_gen.v" into library work
Parsing module <tick_gen>.
INFO:HDLCompiler:693 - "/home/ise/xilinks_ise_files/clock/src/tick_gen.v" Line 12. parameter declaration becomes local in tick_gen with formal parameter declaration list
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/mode_control.v" into library work
Parsing module <mode_control>.
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/led_display_driver.v" into library work
Parsing module <led_display_driver>.
INFO:HDLCompiler:693 - "/home/ise/xilinks_ise_files/clock/src/led_display_driver.v" Line 25. parameter declaration becomes local in led_display_driver with formal parameter declaration list
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/blinker.v" into library work
Parsing module <blinker>.
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/adjust_inc_control.v" into library work
Parsing module <adjust_inc_control>.
INFO:HDLCompiler:693 - "/home/ise/xilinks_ise_files/clock/src/adjust_inc_control.v" Line 13. parameter declaration becomes local in adjust_inc_control with formal parameter declaration list
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/clock.v" into library work
Parsing module <wall_clock>.
Analyzing Verilog file "/home/ise/xilinks_ise_files/clock/src/mimas_v2/board.v" into library work
Parsing module <board>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <board>.

Elaborating module <wall_clock(CLK_RATE_HZ=100000000)>.

Elaborating module <tick_gen(CLK_IN_RATE_HZ=100000000)>.

Elaborating module <time_register(HOURS_STYLE_AMERICAN=0)>.

Elaborating module <blinker>.

Elaborating module <led_display_driver(CLK_RATE_HZ=100000000)>.

Elaborating module <adjust_inc_control(SINGLE_TO_CONTINUOUS_DELAY_TICKS=5)>.

Elaborating module <mode_control>.

Elaborating module <watchdog(NUM_SENSE_INPUTS=2,TICK_TO_BARK=10)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <board>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/mimas_v2/board.v".
    Summary:
	no macro.
Unit <board> synthesized.

Synthesizing Unit <wall_clock>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/clock.v".
        CLK_RATE_HZ = 100000000
        HOURS_STYLE_AMERICAN = 0
INFO:Xst:3210 - "/home/ise/xilinks_ise_files/clock/src/clock.v" line 84: Output port <will_wraparound_hours> of the instance <timer_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinks_ise_files/clock/src/clock.v" line 97: Output port <will_wraparound_hours> of the instance <adjust_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinks_ise_files/clock/src/clock.v" line 97: Output port <will_wraparound_minutes> of the instance <adjust_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinks_ise_files/clock/src/clock.v" line 97: Output port <will_wraparound_seconds> of the instance <adjust_reg> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <wall_clock> synthesized.

Synthesizing Unit <tick_gen>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/tick_gen.v".
        CLK_IN_RATE_HZ = 100000000
    Found 3-bit register for signal <counter_1Hz>.
    Found 1-bit register for signal <clk_out_1Hz>.
    Found 1-bit register for signal <clk_out_5Hz>.
    Found 26-bit register for signal <counter>.
    Found 3-bit adder for signal <counter_1Hz[2]_GND_3_o_add_3_OUT> created at line 31.
    Found 26-bit adder for signal <counter[25]_GND_3_o_add_5_OUT> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <tick_gen> synthesized.

Synthesizing Unit <time_register>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/time_register.v".
        HOURS_STYLE_AMERICAN = 0
    Found 8-bit register for signal <minutes>.
    Found 8-bit register for signal <hours>.
    Found 8-bit register for signal <seconds>.
    Found 4-bit adder for signal <hours[7]_GND_4_o_add_12_OUT> created at line 25.
    Found 8-bit adder for signal <hours[7]_GND_4_o_add_13_OUT> created at line 26.
    Found 4-bit adder for signal <minutes[7]_GND_4_o_add_18_OUT> created at line 25.
    Found 8-bit adder for signal <minutes[7]_GND_4_o_add_19_OUT> created at line 26.
    Found 4-bit adder for signal <seconds[7]_GND_4_o_add_24_OUT> created at line 25.
    Found 8-bit adder for signal <seconds[7]_GND_4_o_add_25_OUT> created at line 26.
    Found 4-bit comparator greater for signal <GND_4_o_hours[7]_LessThan_2_o> created at line 34
    Found 4-bit comparator lessequal for signal <n0003> created at line 35
    Found 4-bit comparator greater for signal <GND_4_o_minutes[7]_LessThan_5_o> created at line 34
    Found 4-bit comparator lessequal for signal <n0009> created at line 35
    Found 4-bit comparator greater for signal <GND_4_o_seconds[7]_LessThan_8_o> created at line 34
    Found 4-bit comparator lessequal for signal <n0015> created at line 35
    Found 4-bit comparator lessequal for signal <n0019> created at line 24
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <time_register> synthesized.

Synthesizing Unit <blinker>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/blinker.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <blinker> synthesized.

Synthesizing Unit <led_display_driver>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/led_display_driver.v".
        CLK_RATE_HZ = 100000000
    Found 6-bit register for signal <current_active>.
    Found 8-bit register for signal <display_led_segments>.
    Found 17-bit register for signal <div_stages>.
    Found 17-bit adder for signal <div_stages[16]_GND_6_o_add_1_OUT> created at line 32.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <current_active> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <led_display_driver> synthesized.

Synthesizing Unit <adjust_inc_control>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/adjust_inc_control.v".
        SINGLE_TO_CONTINUOUS_DELAY_TICKS = 5
    Found 4-bit register for signal <ticks_to_cont>.
    Found 3-bit register for signal <mode_latch>.
    Found 4-bit subtractor for signal <ticks_to_cont[3]_GND_7_o_sub_7_OUT> created at line 33.
    Found 3-bit comparator equal for signal <n0006> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <adjust_inc_control> synthesized.

Synthesizing Unit <mode_control>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/mode_control.v".
    Found 1-bit register for signal <adjuster_load>.
    Found 3-bit register for signal <adjust_mode>.
    Found 1-bit register for signal <prev_next_mode>.
    Found 1-bit register for signal <prev_timer_clk>.
    Found 1-bit register for signal <prev_adjuster_clk>.
    Found 1-bit register for signal <timer_load>.
    Found finite state machine <FSM_2> for signal <adjust_mode>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 42                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mode_control> synthesized.

Synthesizing Unit <watchdog>.
    Related source file is "/home/ise/xilinks_ise_files/clock/src/watchdog.v".
        NUM_SENSE_INPUTS = 2
        TICK_TO_BARK = 10
    Found 1-bit register for signal <out_enable>.
    Found 5-bit register for signal <counter>.
    Found 5-bit adder for signal <counter[4]_GND_9_o_add_4_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <watchdog> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 17-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 6
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 8-bit adder                                           : 6
# Registers                                            : 22
 1-bit register                                        : 8
 17-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 7
# Comparators                                          : 15
 3-bit comparator equal                                : 1
 4-bit comparator greater                              : 6
 4-bit comparator lessequal                            : 8
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <adjust_inc_control>.
The following registers are absorbed into counter <ticks_to_cont>: 1 register on signal <ticks_to_cont>.
Unit <adjust_inc_control> synthesized (advanced).

Synthesizing (advanced) Unit <led_display_driver>.
The following registers are absorbed into counter <div_stages>: 1 register on signal <div_stages>.
Unit <led_display_driver> synthesized (advanced).

Synthesizing (advanced) Unit <tick_gen>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <counter_1Hz>: 1 register on signal <counter_1Hz>.
Unit <tick_gen> synthesized (advanced).

Synthesizing (advanced) Unit <watchdog>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <watchdog> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 4-bit adder                                           : 6
 8-bit adder                                           : 6
# Counters                                             : 5
 17-bit up counter                                     : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit down counter                                    : 1
 5-bit up counter                                      : 1
# Registers                                            : 73
 Flip-Flops                                            : 73
# Comparators                                          : 15
 3-bit comparator equal                                : 1
 4-bit comparator greater                              : 6
 4-bit comparator lessequal                            : 8
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <wc/mode_ctrl/FSM_2> on signal <adjust_mode[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 100   | 01
 010   | 11
 001   | 10
-------------------

Optimizing unit <board> ...

Optimizing unit <wall_clock> ...

Optimizing unit <mode_control> ...

Optimizing unit <adjust_inc_control> ...

Optimizing unit <tick_gen> ...

Optimizing unit <led_display_driver> ...

Optimizing unit <time_register> ...
WARNING:Xst:1710 - FF/Latch <wc/mode_watchdog/counter_4> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/adjust_pulse_gen/ticks_to_cont_3> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/tick_generator/counter_25> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wc/tick_generator/counter_24> (without init value) has a constant value of 0 in block <board>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <wc/tick_generator/counter_0> in Unit <board> is equivalent to the following FF/Latch, which will be removed : <wc/leds/div_stages_0> 
INFO:Xst:2261 - The FF/Latch <wc/tick_generator/counter_1> in Unit <board> is equivalent to the following FF/Latch, which will be removed : <wc/leds/div_stages_1> 
INFO:Xst:2261 - The FF/Latch <wc/tick_generator/counter_2> in Unit <board> is equivalent to the following FF/Latch, which will be removed : <wc/leds/div_stages_2> 
INFO:Xst:2261 - The FF/Latch <wc/tick_generator/counter_3> in Unit <board> is equivalent to the following FF/Latch, which will be removed : <wc/leds/div_stages_3> 
INFO:Xst:2261 - The FF/Latch <wc/tick_generator/counter_4> in Unit <board> is equivalent to the following FF/Latch, which will be removed : <wc/leds/div_stages_4> 
INFO:Xst:2261 - The FF/Latch <wc/tick_generator/counter_5> in Unit <board> is equivalent to the following FF/Latch, which will be removed : <wc/leds/div_stages_5> 
INFO:Xst:2261 - The FF/Latch <wc/tick_generator/counter_6> in Unit <board> is equivalent to the following FF/Latch, which will be removed : <wc/leds/div_stages_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block board, actual ratio is 6.
FlipFlop wc/leds/current_active_0 has been replicated 1 time(s)
FlipFlop wc/leds/current_active_1 has been replicated 1 time(s)
FlipFlop wc/leds/current_active_2 has been replicated 2 time(s)
FlipFlop wc/leds/current_active_3 has been replicated 1 time(s)
FlipFlop wc/leds/current_active_4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 126
 Flip-Flops                                            : 126

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : board.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 409
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 39
#      LUT2                        : 12
#      LUT3                        : 12
#      LUT4                        : 50
#      LUT5                        : 43
#      LUT6                        : 163
#      MUXCY                       : 39
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 126
#      FD                          : 67
#      FDR                         : 19
#      FDRE                        : 37
#      FDSE                        : 3
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 3
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             126  out of  11440     1%  
 Number of Slice LUTs:                  332  out of   5720     5%  
    Number used as Logic:               332  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    342
   Number with an unused Flip Flop:     216  out of    342    63%  
   Number with an unused LUT:            10  out of    342     2%  
   Number of fully used LUT-FF pairs:   116  out of    342    33%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    200    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
wc/tick_generator/clk_out_1Hz      | BUFG                   | 29    |
CLK_100MHz                         | BUFGP                  | 46    |
wc/tick_generator/clk_out_5Hz      | BUFG                   | 30    |
wc/leds/div_stages_16              | BUFG                   | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.074ns (Maximum Frequency: 197.077MHz)
   Minimum input arrival time before clock: 5.636ns
   Maximum output required time after clock: 6.487ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'wc/tick_generator/clk_out_1Hz'
  Clock period: 4.855ns (frequency: 205.973MHz)
  Total number of paths / destination ports: 921 / 42
-------------------------------------------------------------------------
Delay:               4.855ns (Levels of Logic = 3)
  Source:            wc/timer_reg/seconds_7 (FF)
  Destination:       wc/timer_reg/minutes_7 (FF)
  Source Clock:      wc/tick_generator/clk_out_1Hz rising
  Destination Clock: wc/tick_generator/clk_out_1Hz rising

  Data Path: wc/timer_reg/seconds_7 to wc/timer_reg/minutes_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.525   1.284  wc/timer_reg/seconds_7 (wc/timer_reg/seconds_7)
     LUT5:I1->O            3   0.254   1.196  wc/timer_reg/will_wraparound_seconds11_SW3 (N84)
     LUT5:I0->O            7   0.254   1.018  wc/timer_reg/_n008411_SW1 (N89)
     LUT6:I4->O            1   0.250   0.000  wc/timer_reg/minutes_7_rstpot (wc/timer_reg/minutes_7_rstpot)
     FD:D                      0.074          wc/timer_reg/minutes_7
    ----------------------------------------
    Total                      4.855ns (1.357ns logic, 3.498ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_100MHz'
  Clock period: 5.074ns (frequency: 197.077MHz)
  Total number of paths / destination ports: 1251 / 46
-------------------------------------------------------------------------
Delay:               5.074ns (Levels of Logic = 3)
  Source:            wc/tick_generator/counter_7 (FF)
  Destination:       wc/tick_generator/counter_1Hz_1 (FF)
  Source Clock:      CLK_100MHz rising
  Destination Clock: CLK_100MHz rising

  Data Path: wc/tick_generator/counter_7 to wc/tick_generator/counter_1Hz_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  wc/tick_generator/counter_7 (wc/tick_generator/counter_7)
     LUT6:I0->O           28   0.254   1.681  wc/tick_generator/GND_3_o_GND_3_o_equal_2_o<25>3 (wc/tick_generator/GND_3_o_GND_3_o_equal_2_o<25>2)
     LUT6:I3->O            3   0.235   0.874  wc/tick_generator/Mcount_counter_1Hz_val1 (wc/tick_generator/Mcount_counter_1Hz_val)
     LUT4:I2->O            1   0.250   0.000  wc/tick_generator/counter_1Hz_1_rstpot (wc/tick_generator/counter_1Hz_1_rstpot)
     FD:D                      0.074          wc/tick_generator/counter_1Hz_1
    ----------------------------------------
    Total                      5.074ns (1.338ns logic, 3.736ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'wc/tick_generator/clk_out_5Hz'
  Clock period: 4.545ns (frequency: 220.022MHz)
  Total number of paths / destination ports: 540 / 78
-------------------------------------------------------------------------
Delay:               4.545ns (Levels of Logic = 2)
  Source:            wc/adjust_reg/minutes_4 (FF)
  Destination:       wc/adjust_reg/minutes_7 (FF)
  Source Clock:      wc/tick_generator/clk_out_5Hz rising
  Destination Clock: wc/tick_generator/clk_out_5Hz rising

  Data Path: wc/adjust_reg/minutes_4 to wc/adjust_reg/minutes_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.525   1.306  wc/adjust_reg/minutes_4 (wc/adjust_reg/minutes_4)
     LUT5:I0->O            4   0.254   0.804  wc/adjust_reg/_n008441 (wc/adjust_reg/_n0084_bdd4)
     LUT6:I5->O            8   0.254   0.943  wc/adjust_reg/_n008411 (wc/adjust_reg/_n0084)
     FDRE:R                    0.459          wc/adjust_reg/minutes_0
    ----------------------------------------
    Total                      4.545ns (1.492ns logic, 3.053ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'wc/leds/div_stages_16'
  Clock period: 4.675ns (frequency: 213.904MHz)
  Total number of paths / destination ports: 330 / 21
-------------------------------------------------------------------------
Delay:               4.675ns (Levels of Logic = 3)
  Source:            wc/leds/current_active_3 (FF)
  Destination:       wc/leds/display_led_segments_2 (FF)
  Source Clock:      wc/leds/div_stages_16 rising
  Destination Clock: wc/leds/div_stages_16 rising

  Data Path: wc/leds/current_active_3 to wc/leds/display_led_segments_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.525   1.286  wc/leds/current_active_3 (wc/leds/current_active_3)
     LUT5:I4->O            1   0.254   1.137  wc/leds/current_active[5]_X_6_o_select_139_OUT<2>2 (wc/leds/current_active[5]_X_6_o_select_139_OUT<2>2)
     LUT6:I0->O            1   0.254   0.910  wc/leds/current_active[5]_X_6_o_select_139_OUT<2>3 (wc/leds/current_active[5]_X_6_o_select_139_OUT<2>3)
     LUT6:I3->O            1   0.235   0.000  wc/leds/current_active[5]_X_6_o_select_139_OUT<2>7 (wc/leds/current_active[5]_X_6_o_select_139_OUT<2>)
     FD:D                      0.074          wc/leds/display_led_segments_2
    ----------------------------------------
    Total                      4.675ns (1.342ns logic, 3.333ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wc/tick_generator/clk_out_1Hz'
  Total number of paths / destination ports: 26 / 14
-------------------------------------------------------------------------
Offset:              4.840ns (Levels of Logic = 3)
  Source:            Switch<0> (PAD)
  Destination:       wc/mode_watchdog/out_enable (FF)
  Destination Clock: wc/tick_generator/clk_out_1Hz rising

  Data Path: Switch<0> to wc/mode_watchdog/out_enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.328   1.182  Switch_0_IBUF (Switch_0_IBUF)
     LUT2:I1->O            1   0.254   0.682  wc/mode_watchdog/_n00332_SW0 (N2)
     LUT6:I5->O            1   0.254   0.681  wc/mode_watchdog/_n00332 (wc/mode_watchdog/_n0033)
     FDR:R                     0.459          wc/mode_watchdog/out_enable
    ----------------------------------------
    Total                      4.840ns (2.295ns logic, 2.545ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_100MHz'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              4.688ns (Levels of Logic = 3)
  Source:            Switch<2> (PAD)
  Destination:       wc/tick_generator/counter_1Hz_1 (FF)
  Destination Clock: CLK_100MHz rising

  Data Path: Switch<2> to wc/tick_generator/counter_1Hz_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.328   1.908  Switch_2_IBUF (Switch_2_IBUF)
     LUT6:I0->O            3   0.254   0.874  wc/tick_generator/Mcount_counter_1Hz_val1 (wc/tick_generator/Mcount_counter_1Hz_val)
     LUT4:I2->O            1   0.250   0.000  wc/tick_generator/counter_1Hz_1_rstpot (wc/tick_generator/counter_1Hz_1_rstpot)
     FD:D                      0.074          wc/tick_generator/counter_1Hz_1
    ----------------------------------------
    Total                      4.688ns (1.906ns logic, 2.782ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wc/tick_generator/clk_out_5Hz'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              5.636ns (Levels of Logic = 3)
  Source:            Switch<0> (PAD)
  Destination:       wc/adjust_reg/hours_7 (FF)
  Destination Clock: wc/tick_generator/clk_out_5Hz rising

  Data Path: Switch<0> to wc/adjust_reg/hours_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.328   1.612  Switch_0_IBUF (Switch_0_IBUF)
     LUT5:I0->O            1   0.254   0.790  wc/adjust_pulse_gen/n0022<0>1 (wc/adjust_increment_seconds)
     LUT6:I4->O            8   0.250   0.943  wc/adjust_reg/_n009211 (wc/adjust_reg/_n0092)
     FDRE:R                    0.459          wc/adjust_reg/seconds_0
    ----------------------------------------
    Total                      5.636ns (2.291ns logic, 3.345ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wc/leds/div_stages_16'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              5.934ns (Levels of Logic = 2)
  Source:            wc/leds/current_active_3 (FF)
  Destination:       IO_P7<3> (PAD)
  Source Clock:      wc/leds/div_stages_16 rising

  Data Path: wc/leds/current_active_3 to IO_P7<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.525   1.562  wc/leds/current_active_3 (wc/leds/current_active_3)
     LUT4:I0->O            1   0.254   0.681  IO_P7<5:0><3>1 (IO_P7_3_OBUF)
     OBUF:I->O                 2.912          IO_P7_3_OBUF (IO_P7<3>)
    ----------------------------------------
    Total                      5.934ns (3.691ns logic, 2.243ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_100MHz'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              6.487ns (Levels of Logic = 2)
  Source:            wc/mode_ctrl/adjust_mode_FSM_FFd1 (FF)
  Destination:       IO_P7<5> (PAD)
  Source Clock:      CLK_100MHz rising

  Data Path: wc/mode_ctrl/adjust_mode_FSM_FFd1 to IO_P7<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             61   0.525   2.134  wc/mode_ctrl/adjust_mode_FSM_FFd1 (wc/mode_ctrl/adjust_mode_FSM_FFd1)
     LUT4:I1->O            1   0.235   0.681  IO_P7<5:0><5>1 (IO_P7_5_OBUF)
     OBUF:I->O                 2.912          IO_P7_5_OBUF (IO_P7<5>)
    ----------------------------------------
    Total                      6.487ns (3.672ns logic, 2.815ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_100MHz
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK_100MHz                   |    5.074|         |         |         |
wc/tick_generator/clk_out_1Hz|    3.333|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock wc/leds/div_stages_16
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK_100MHz                   |    8.252|         |         |         |
wc/leds/div_stages_16        |    4.675|         |         |         |
wc/tick_generator/clk_out_1Hz|    7.145|         |         |         |
wc/tick_generator/clk_out_5Hz|    7.389|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock wc/tick_generator/clk_out_1Hz
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK_100MHz                   |    5.738|         |         |         |
wc/tick_generator/clk_out_1Hz|    4.855|         |         |         |
wc/tick_generator/clk_out_5Hz|    3.396|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock wc/tick_generator/clk_out_5Hz
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK_100MHz                   |    6.349|         |         |         |
wc/tick_generator/clk_out_1Hz|    2.291|         |         |         |
wc/tick_generator/clk_out_5Hz|    4.545|         |         |         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.85 secs
 
--> 


Total memory usage is 483768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :   11 (   0 filtered)

