
---------- Begin Simulation Statistics ----------
final_tick                                82491669500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231465                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687804                       # Number of bytes of host memory used
host_op_rate                                   231919                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   432.03                       # Real time elapsed on the host
host_tick_rate                              190939285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082492                       # Number of seconds simulated
sim_ticks                                 82491669500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616956                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095616                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103674                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728128                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478240                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65356                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.649833                       # CPI: cycles per instruction
system.cpu.discardedOps                        190800                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610538                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403313                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001625                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32557634                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606122                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164983339                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132425705                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          113                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       628176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          312                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1257101                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            312                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38014                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72914                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33695                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85183                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38014                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25102208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25102208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123197                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123197    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123197                       # Request fanout histogram
system.membus.respLayer1.occupancy         1151938000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           841971500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            352839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       651692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           83101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           276087                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          276086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       352299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1884644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1886026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    154516864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              154624640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106920                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9332992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           735846                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000579                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024054                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 735420     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    426      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             735846                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1786710500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1570964995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               505605                       # number of demand (read+write) hits
system.l2.demand_hits::total                   505724                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 119                       # number of overall hits
system.l2.overall_hits::.cpu.data              505605                       # number of overall hits
system.l2.overall_hits::total                  505724                       # number of overall hits
system.l2.demand_misses::.cpu.inst                421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122781                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123202                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               421                       # number of overall misses
system.l2.overall_misses::.cpu.data            122781                       # number of overall misses
system.l2.overall_misses::total                123202                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11200866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11237641000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36775000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11200866000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11237641000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           628386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628926                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          628386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628926                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.779630                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.195391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.195893                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.779630                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.195391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.195893                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87351.543943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91226.378674                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91213.137774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87351.543943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91226.378674                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91213.137774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72914                       # number of writebacks
system.l2.writebacks::total                     72914                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123197                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123197                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32565000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9972756500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10005321500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32565000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9972756500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10005321500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.195383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.195885                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.195383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.195885                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77351.543943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81227.247182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81214.002776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77351.543943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81227.247182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81214.002776                       # average overall mshr miss latency
system.l2.replacements                         106920                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       578778                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           578778                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       578778                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       578778                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            190904                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                190904                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85183                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7927475000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7927475000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        276087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            276087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.308537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.308537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93064.050339                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93064.050339                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7075645000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7075645000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.308537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.308537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83064.050339                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83064.050339                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36775000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36775000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.779630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.779630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87351.543943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87351.543943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32565000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32565000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.779630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77351.543943                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77351.543943                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        314701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            314701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3273391000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3273391000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       352299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        352299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.106722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.106722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87062.902282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87062.902282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2897111500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2897111500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.106708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.106708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77065.185008                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77065.185008                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15940.984924                       # Cycle average of tags in use
system.l2.tags.total_refs                     1256982                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123304                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.194171                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.484825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        52.105041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15851.395058                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972961                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6473                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10179208                       # Number of tag accesses
system.l2.tags.data_accesses                 10179208                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15715328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15769216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9332992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9332992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            653254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         190508061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             191161315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       653254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           653254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113138600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113138600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113138600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           653254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        190508061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            304299915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003474474500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8785                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8785                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450093                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137113                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123197                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72914                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246394                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145828                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4611483000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1231810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9230770500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18718.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37468.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203316                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116216                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246394                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145828                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.594712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.374967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.216432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3417      4.71%      4.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44558     61.36%     66.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4485      6.18%     72.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1645      2.27%     74.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1252      1.72%     76.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1926      2.65%     78.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          816      1.12%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          911      1.25%     81.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13610     18.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72620                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.042345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.302628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.455739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8756     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           25      0.28%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8785                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.596585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.567011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6373     72.54%     72.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.35%     72.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2136     24.31%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      0.66%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              173      1.97%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8785                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15767168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9331264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15769216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9332992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       191.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    191.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82491625000                       # Total gap between requests
system.mem_ctrls.avgGap                     420637.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15713280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9331264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 653253.841589422547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 190483234.188877701759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113117652.443680986762                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145828                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28440500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9202330000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1895287192000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33777.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37476.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12996730.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256675860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136403685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           876991920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377933220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6511496160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17329206690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17083785120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42572492655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.082326                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44217312250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2754440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35519917250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            261909480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139189215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           882032760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383148000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6511496160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17514040590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16928135520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42619951725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.657645                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43811478500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2754440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35925751000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82491669500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050578                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050578                       # number of overall hits
system.cpu.icache.overall_hits::total         8050578                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39467000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39467000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39467000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39467000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051118                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051118                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051118                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051118                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73087.037037                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73087.037037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73087.037037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73087.037037                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38927000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38927000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72087.037037                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72087.037037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72087.037037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72087.037037                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050578                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39467000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39467000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73087.037037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73087.037037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38927000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38927000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72087.037037                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72087.037037                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.041622                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051118                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.477778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.041622                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102776                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51391949                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51391949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51392549                       # number of overall hits
system.cpu.dcache.overall_hits::total        51392549                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       659892                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         659892                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       667711                       # number of overall misses
system.cpu.dcache.overall_misses::total        667711                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20190670500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20190670500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20190670500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20190670500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52051841                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52051841                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060260                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060260                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012678                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012678                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012826                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012826                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30596.931771                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30596.931771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30238.636925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30238.636925                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       578778                       # number of writebacks
system.cpu.dcache.writebacks::total            578778                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35461                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35461                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       624431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       624431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       628386                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       628386                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17148490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17148490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17482234000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17482234000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011996                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011996                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27462.586739                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27462.586739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27820.852151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27820.852151                       # average overall mshr miss latency
system.cpu.dcache.replacements                 627873                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40750781                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40750781                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       350968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        350968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7293832000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7293832000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41101749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41101749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20782.042807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20782.042807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2624                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2624                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       348344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       348344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6800173500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6800173500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19521.431401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19521.431401                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10641168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10641168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       308924                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       308924                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12896838500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12896838500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41747.609444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41747.609444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32837                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32837                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       276087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       276087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10348317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10348317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37482.087168                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37482.087168                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    333743500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    333743500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84385.208597                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84385.208597                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.232776                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021010                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            628385                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.785251                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.232776                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208869729                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208869729                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82491669500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
