#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Jun 30 19:10:49 2014
# Process ID: 13596
# Log file: C:/Data/tmp/dsp_src/module_1_ext/vivado.log
# Journal file: C:/Data/tmp/dsp_src/module_1_ext\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'module_1_c_addsub_v12_0_0' to 'module_1_c_addsub_v12_0_0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] Attempt to set value '0' on disabled parameter 'B_Value' is ignored for 'module_1_c_addsub_v12_0_0'
WARNING: [IP_Flow 19-3374] Attempt to set value 'Active_Low' on disabled parameter 'Bypass_Sense' is ignored for 'module_1_c_addsub_v12_0_0'
WARNING: [IP_Flow 19-3374] Attempt to set value 'Bypass_Overrides_CE' on disabled parameter 'Bypass_CE_Priority' is ignored for 'module_1_c_addsub_v12_0_0'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'module_1_fir_compiler_v7_1_0' to 'module_1_fir_compiler_v7_1_0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'module_1_mult_gen_v12_0_0' to 'module_1_mult_gen_v12_0_0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'module_1_blk_mem_gen_v8_2_0' to 'module_1_blk_mem_gen_v8_2_0' is not allowed and is ignored.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'module_1_c_addsub_v12_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'module_1_fir_compiler_v7_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'module_1_mult_gen_v12_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'module_1_blk_mem_gen_v8_2_0'...
[Mon Jun 30 19:10:58 2014] Launched module_1_c_addsub_v12_0_0_synth_1, module_1_fir_compiler_v7_1_0_synth_1, module_1_mult_gen_v12_0_0_synth_1, module_1_blk_mem_gen_v8_2_0_synth_1...
Run output will be captured here:
module_1_c_addsub_v12_0_0_synth_1: C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_c_addsub_v12_0_0_synth_1/runme.log
module_1_fir_compiler_v7_1_0_synth_1: C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_fir_compiler_v7_1_0_synth_1/runme.log
module_1_mult_gen_v12_0_0_synth_1: C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_mult_gen_v12_0_0_synth_1/runme.log
module_1_blk_mem_gen_v8_2_0_synth_1: C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_blk_mem_gen_v8_2_0_synth_1/runme.log
[Mon Jun 30 19:10:58 2014] Launched synth_1...
Run output will be captured here: C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/runme.log
[Mon Jun 30 19:10:58 2014] Waiting for synth_1 to finish...

*** Running vivado
    with args -log module_1.vds -m64 -mode batch -messageDb vivado.pb -source module_1.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source module_1.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files {{c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_blk_mem_gen_v8_2_0_vivado.coe}}
# add_files -quiet {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_c_addsub_v12_0_0_synth_1/module_1_c_addsub_v12_0_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_c_addsub_v12_0_0_synth_1/module_1_c_addsub_v12_0_0.dcp}}]
# add_files -quiet {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_fir_compiler_v7_1_0_synth_1/module_1_fir_compiler_v7_1_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_fir_compiler_v7_1_0_synth_1/module_1_fir_compiler_v7_1_0.dcp}}]
# add_files -quiet {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_mult_gen_v12_0_0_synth_1/module_1_mult_gen_v12_0_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_mult_gen_v12_0_0_synth_1/module_1_mult_gen_v12_0_0.dcp}}]
# add_files -quiet {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_blk_mem_gen_v8_2_0_synth_1/module_1_blk_mem_gen_v8_2_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_blk_mem_gen_v8_2_0_synth_1/module_1_blk_mem_gen_v8_2_0.dcp}}]
# read_vhdl -library xil_defaultlib {
#   {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/conv_pkg.vhd}
#   {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd}
#   {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd}
#   {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd}
#   {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg.vhd}
#   {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd}
#   {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd}
#   {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1.vhd}
# }
# read_xdc -mode out_of_context {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1_clock.xdc}}
# set_property used_in_implementation false [get_files {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1_clock.xdc}}]
# read_xdc {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1.xdc}}
# set_property used_in_implementation false [get_files {{C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1.xdc}}]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.cache/wt} [current_project]
# set_property parent.project_dir {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint} [current_project]
# catch { write_hwdef -file module_1.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top module_1 -part xc7z020clg484-1 -mode out_of_context
Command: synth_design -top module_1 -part xc7z020clg484-1 -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Runs 36-115] Could not delete directory 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/.Xil/Vivado-25524-XUKBLAINE32/dcp_2'.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 231.961 ; gain = 97.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'module_1' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1.vhd:278]
INFO: [Synth 8-638] synthesizing module 'module_1_struct' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1.vhd:60]
INFO: [Synth 8-638] synthesizing module 'xladdsub_module_1' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:128]
	Parameter core_name0 bound to: module_1_c_addsub_v12_0_0 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 16 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter s_width bound to: 16 - type: integer 
	Parameter s_bin_pt bound to: 0 - type: integer 
	Parameter s_arith bound to: 1 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 46 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 46 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'module_1_c_addsub_v12_0_0' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/.Xil/Vivado-25524-XUKBLAINE32/realtime/module_1_c_addsub_v12_0_0_stub.vhdl:5' bound to instance 'core_instance0' of component 'module_1_c_addsub_v12_0_0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:203]
INFO: [Synth 8-638] synthesizing module 'module_1_c_addsub_v12_0_0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/.Xil/Vivado-25524-XUKBLAINE32/realtime/module_1_c_addsub_v12_0_0_stub.vhdl:16]
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg.vhd:19' bound to instance 'extra_reg' of component 'synth_reg' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:231]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg.vhd:29]
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srl17e' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:21' bound to instance 'last_srl17e' of component 'srl17e' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg.vhd:83]
INFO: [Synth 8-638] synthesizing module 'srl17e__parameterized0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:30]
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'srl17e__parameterized0' (1#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/srl17e.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized0' (2#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'xladdsub_module_1' (3#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:128]
INFO: [Synth 8-638] synthesizing module 'xlfir_compiler_76185f20713cf7fb7cee6314f0b87d2f' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:297]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:46]
	Parameter width bound to: 25 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 25 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:21' bound to instance 'reg_comp' of component 'single_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:78]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:36]
	Parameter width bound to: 25 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized0' (4#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (5#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:46]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:46]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:21' bound to instance 'reg_comp' of component 'single_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:78]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized2' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:36]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized2' (5#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized0' (5#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:46]
INFO: [Synth 8-3491] module 'module_1_fir_compiler_v7_1_0' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/.Xil/Vivado-25524-XUKBLAINE32/realtime/module_1_fir_compiler_v7_1_0_stub.vhdl:5' bound to instance 'module_1_fir_compiler_v7_1_0_instance' of component 'module_1_fir_compiler_v7_1_0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:361]
INFO: [Synth 8-638] synthesizing module 'module_1_fir_compiler_v7_1_0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/.Xil/Vivado-25524-XUKBLAINE32/realtime/module_1_fir_compiler_v7_1_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'xlfir_compiler_76185f20713cf7fb7cee6314f0b87d2f' (6#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:297]
INFO: [Synth 8-638] synthesizing module 'xlmult_module_1' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:462]
	Parameter core_name0 bound to: module_1_mult_gen_v12_0_0 - type: string 
	Parameter a_width bound to: 16 - type: integer 
	Parameter a_bin_pt bound to: 14 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 16 - type: integer 
	Parameter b_bin_pt bound to: 14 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 28 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 16 - type: integer 
	Parameter c_b_width bound to: 16 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 16 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'module_1_mult_gen_v12_0_0' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/.Xil/Vivado-25524-XUKBLAINE32/realtime/module_1_mult_gen_v12_0_0_stub.vhdl:5' bound to instance 'core_instance0' of component 'module_1_mult_gen_v12_0_0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:524]
INFO: [Synth 8-638] synthesizing module 'module_1_mult_gen_v12_0_0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/.Xil/Vivado-25524-XUKBLAINE32/realtime/module_1_mult_gen_v12_0_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'xlmult_module_1' (7#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:462]
INFO: [Synth 8-638] synthesizing module 'xlspram_module_1' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:578]
	Parameter core_name0 bound to: module_1_blk_mem_gen_v8_2_0 - type: string 
	Parameter c_width bound to: 16 - type: integer 
	Parameter c_address_width bound to: 4 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'module_1_blk_mem_gen_v8_2_0' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/.Xil/Vivado-25524-XUKBLAINE32/realtime/module_1_blk_mem_gen_v8_2_0_stub.vhdl:5' bound to instance 'core_instance0' of component 'module_1_blk_mem_gen_v8_2_0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:615]
INFO: [Synth 8-638] synthesizing module 'module_1_blk_mem_gen_v8_2_0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/.Xil/Vivado-25524-XUKBLAINE32/realtime/module_1_blk_mem_gen_v8_2_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'xlspram_module_1' (8#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1_entity_declarations.vhd:578]
INFO: [Synth 8-256] done synthesizing module 'module_1_struct' (9#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1.vhd:60]
INFO: [Synth 8-638] synthesizing module 'default_clock_driver_module_1' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1.vhd:217]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:58]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'clr_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:235]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized2' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:46]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:21' bound to instance 'reg_comp' of component 'single_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:78]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized4' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:36]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized4' (9#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized2' (9#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (10#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:58]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver__parameterized0' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:58]
	Parameter period bound to: 2 - type: integer 
	Parameter log_2_period bound to: 2 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'clr_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:235]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'ce_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:261]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 1 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'ce_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:261]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized4' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:46]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 1 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 1 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:21' bound to instance 'reg_comp' of component 'single_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:78]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized6' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:36]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 1 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized6' (10#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized4' (10#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:46]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'ce_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:261]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 1 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'ce_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:261]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'ce_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:261]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'ce_logic_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:290]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 1 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'ce_logic_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:290]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'ce_logic_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:290]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 1 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'ce_logic_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:290]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:30' bound to instance 'ce_logic_reg' of component 'synth_reg_w_init' [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:290]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver__parameterized0' (10#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'default_clock_driver_module_1' (11#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'module_1' (12#1) [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/imports/sysgen/module_1.vhd:278]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 265.883 ; gain = 131.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1_clock.xdc]
Finished Parsing XDC File [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1_clock.xdc]
Parsing XDC File [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1.xdc]
Finished Parsing XDC File [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_1_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/module_1_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  FDE => FDRE: 16 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 487.758 ; gain = 353.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for data_out2. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 5).
Applied set_property BUFFER_TYPE = NONE for data_in[15]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[14]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[13]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[12]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[11]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[10]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[9]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[8]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[7]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[6]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[5]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[4]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[3]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[2]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[1]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for data_in[0]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 6).
Applied set_property BUFFER_TYPE = NONE for clk. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in3. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in1[3]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in1[2]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in1[1]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in1[0]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[15]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[14]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[13]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[12]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[11]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[10]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[9]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[8]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[7]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[6]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[5]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[4]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[3]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[2]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[1]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
Applied set_property BUFFER_TYPE = NONE for data_in2[0]. (constraint file  {C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/synth_1/dont_buffer.xdc}, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 487.758 ; gain = 353.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 487.758 ; gain = 353.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module module_1 
Detailed RTL Component Info : 
Module srl17e__parameterized0 
Detailed RTL Component Info : 
Module synth_reg__parameterized0 
Detailed RTL Component Info : 
Module xladdsub_module_1 
Detailed RTL Component Info : 
Module single_reg_w_init__parameterized0 
Detailed RTL Component Info : 
Module synth_reg_w_init 
Detailed RTL Component Info : 
Module single_reg_w_init__parameterized2 
Detailed RTL Component Info : 
Module synth_reg_w_init__parameterized0 
Detailed RTL Component Info : 
Module xlfir_compiler_76185f20713cf7fb7cee6314f0b87d2f 
Detailed RTL Component Info : 
Module xlmult_module_1 
Detailed RTL Component Info : 
Module xlspram_module_1 
Detailed RTL Component Info : 
Module module_1_struct 
Detailed RTL Component Info : 
Module single_reg_w_init__parameterized4 
Detailed RTL Component Info : 
Module synth_reg_w_init__parameterized2 
Detailed RTL Component Info : 
Module xlclockdriver 
Detailed RTL Component Info : 
Module single_reg_w_init__parameterized6 
Detailed RTL Component Info : 
Module synth_reg_w_init__parameterized4 
Detailed RTL Component Info : 
Module xlclockdriver__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module default_clock_driver_module_1 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 488.031 ; gain = 353.285
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 488.031 ; gain = 353.285
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 488.031 ; gain = 353.285
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_clock_driver_module_1/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp )
WARNING: [Synth 8-3332] Sequential element (\default_clock_driver_module_1/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp ) is unused and will be removed from module module_1.
WARNING: [Synth 8-3332] Sequential element (\default_clock_driver_module_1/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp ) is unused and will be removed from module module_1.
WARNING: [Synth 8-3332] Sequential element (\default_clock_driver_module_1/xlclockdriver_2/pipelined_ce_logic.ce_logic_pipeline[5].ce_logic_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp ) is unused and will be removed from module module_1.
WARNING: [Synth 8-3332] Sequential element (\default_clock_driver_module_1/xlclockdriver_2/pipelined_ce_logic.ce_logic_pipeline[4].ce_logic_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp ) is unused and will be removed from module module_1.
WARNING: [Synth 8-3332] Sequential element (\default_clock_driver_module_1/xlclockdriver_2/pipelined_ce_logic.ce_logic_pipeline[3].ce_logic_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp ) is unused and will be removed from module module_1.
WARNING: [Synth 8-3332] Sequential element (\default_clock_driver_module_1/xlclockdriver_2/pipelined_ce_logic.ce_logic_pipeline[2].ce_logic_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp ) is unused and will be removed from module module_1.
WARNING: [Synth 8-3332] Sequential element (\default_clock_driver_module_1/xlclockdriver_2/pipelined_ce_logic.ce_logic_pipeline[1].ce_logic_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp ) is unused and will be removed from module module_1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 506.348 ; gain = 371.602
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 506.348 ; gain = 371.602
Finished Parallel Section  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 506.348 ; gain = 371.602
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 562.574 ; gain = 427.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 562.574 ; gain = 427.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 573.281 ; gain = 438.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 573.281 ; gain = 438.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 573.281 ; gain = 438.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 573.281 ; gain = 438.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |module_1_c_addsub_v12_0_0    |         1|
|2     |module_1_fir_compiler_v7_1_0 |         1|
|3     |module_1_mult_gen_v12_0_0    |         1|
|4     |module_1_blk_mem_gen_v8_2_0  |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |module_1_blk_mem_gen_v8_2_0_bbox  |     1|
|2     |module_1_c_addsub_v12_0_0_bbox    |     1|
|3     |module_1_fir_compiler_v7_1_0_bbox |     1|
|4     |module_1_mult_gen_v12_0_0_bbox    |     1|
|5     |LUT1                              |     1|
|6     |LUT2                              |     1|
|7     |FDE                               |    16|
|8     |FDRE                              |    31|
|9     |FDSE                              |     2|
+------+----------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+------------------------------------------------+------+
|      |Instance                                         |Module                                          |Cells |
+------+-------------------------------------------------+------------------------------------------------+------+
|1     |top                                              |                                                |   179|
|2     |  default_clock_driver_module_1                  |default_clock_driver_module_1                   |     7|
|3     |    xlclockdriver_2                              |xlclockdriver__parameterized0                   |     7|
|4     |      \pipelined_ce.ce_pipeline[1].ce_reg        |synth_reg_w_init__parameterized2                |     1|
|5     |        \latency_gt_0.fd_array[1].reg_comp       |single_reg_w_init__parameterized4_7             |     1|
|6     |      \pipelined_ce.ce_pipeline[2].ce_reg        |synth_reg_w_init__parameterized4                |     1|
|7     |        \latency_gt_0.fd_array[1].reg_comp       |single_reg_w_init__parameterized6_6             |     1|
|8     |      \pipelined_ce.ce_pipeline[3].ce_reg        |synth_reg_w_init__parameterized2_2              |     1|
|9     |        \latency_gt_0.fd_array[1].reg_comp       |single_reg_w_init__parameterized4_5             |     1|
|10    |      \pipelined_ce.ce_pipeline[4].ce_reg        |synth_reg_w_init__parameterized4_3              |     1|
|11    |        \latency_gt_0.fd_array[1].reg_comp       |single_reg_w_init__parameterized6               |     1|
|12    |      \pipelined_ce.ce_pipeline[5].ce_reg        |synth_reg_w_init__parameterized2_4              |     2|
|13    |        \latency_gt_0.fd_array[1].reg_comp       |single_reg_w_init__parameterized4               |     2|
|14    |  module_1_struct                                |module_1_struct                                 |   172|
|15    |    addsub                                       |xladdsub_module_1                               |    62|
|16    |      \latency_test.extra_reg                    |synth_reg__parameterized0                       |    16|
|17    |        \partial_one.last_srl17e                 |srl17e__parameterized0                          |    16|
|18    |    fir_compiler_7_1                             |xlfir_compiler_76185f20713cf7fb7cee6314f0b87d2f |    62|
|19    |      m_axis_data_tdata_real_ps_net_synchronizer |synth_reg_w_init                                |    25|
|20    |        \latency_gt_0.fd_array[1].reg_comp       |single_reg_w_init__parameterized0               |    25|
|21    |      m_axis_data_tvalid_ps_net_synchronizer_1   |synth_reg_w_init__parameterized0                |     1|
|22    |        \latency_gt_0.fd_array[1].reg_comp       |single_reg_w_init__parameterized2_1             |     1|
|23    |      m_axis_data_tvalid_ps_net_synchronizer_2   |synth_reg_w_init__parameterized0_0              |     2|
|24    |        \latency_gt_0.fd_array[1].reg_comp       |single_reg_w_init__parameterized2               |     2|
|25    |    mult                                         |xlmult_module_1                                 |    32|
|26    |    single_port_ram                              |xlspram_module_1                                |    16|
+------+-------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 573.281 ; gain = 438.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 573.281 ; gain = 438.535
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  FDE => FDRE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 576.191 ; gain = 386.449
INFO: [Common 17-600] The following parameters have non-default value.
synth.vivado.isSynthRun
# write_checkpoint module_1.dcp
# report_utilization -file module_1_utilization_synth.rpt -pb module_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 576.191 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 30 19:15:32 2014...
[Mon Jun 30 19:15:34 2014] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:04:36 . Memory (MB): peak = 235.895 ; gain = 6.516
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_c_addsub_v12_0_0_synth_1/module_1_c_addsub_v12_0_0.dcp' for cell 'module_1_struct/addsub/comp0.core_instance0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_fir_compiler_v7_1_0_synth_1/module_1_fir_compiler_v7_1_0.dcp' for cell 'module_1_struct/fir_compiler_7_1/module_1_fir_compiler_v7_1_0_instance'
INFO: [Project 1-454] Reading design checkpoint 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_mult_gen_v12_0_0_synth_1/module_1_mult_gen_v12_0_0.dcp' for cell 'module_1_struct/mult/comp0.core_instance0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_blk_mem_gen_v8_2_0_synth_1/module_1_blk_mem_gen_v8_2_0.dcp' for cell 'module_1_struct/single_port_ram/comp0.core_instance0'
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_c_addsub_v12_0_0/module_1_c_addsub_v12_0_0_ooc.xdc] for cell 'module_1_struct/addsub/comp0.core_instance0/U0'
Finished Parsing XDC File [c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_c_addsub_v12_0_0/module_1_c_addsub_v12_0_0_ooc.xdc] for cell 'module_1_struct/addsub/comp0.core_instance0/U0'
Parsing XDC File [c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_fir_compiler_v7_1_0/module_1_fir_compiler_v7_1_0_ooc.xdc] for cell 'module_1_struct/fir_compiler_7_1/module_1_fir_compiler_v7_1_0_instance/U0'
WARNING: [Constraints 18-1056] Clock 'aclk' completely overrides clock 'CLK'. [c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_fir_compiler_v7_1_0/module_1_fir_compiler_v7_1_0_ooc.xdc:6]
Finished Parsing XDC File [c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_fir_compiler_v7_1_0/module_1_fir_compiler_v7_1_0_ooc.xdc] for cell 'module_1_struct/fir_compiler_7_1/module_1_fir_compiler_v7_1_0_instance/U0'
Parsing XDC File [c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_mult_gen_v12_0_0/module_1_mult_gen_v12_0_0_ooc.xdc] for cell 'module_1_struct/mult/comp0.core_instance0/U0'
WARNING: [Constraints 18-1056] Clock 'CLK' completely overrides clock 'aclk'. [c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_mult_gen_v12_0_0/module_1_mult_gen_v12_0_0_ooc.xdc:6]
Finished Parsing XDC File [c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_mult_gen_v12_0_0/module_1_mult_gen_v12_0_0_ooc.xdc] for cell 'module_1_struct/mult/comp0.core_instance0/U0'
Parsing XDC File [c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_blk_mem_gen_v8_2_0/module_1_blk_mem_gen_v8_2_0_ooc.xdc] for cell 'module_1_struct/single_port_ram/comp0.core_instance0'
WARNING: [Constraints 18-1056] Clock 'TS_CLKA' completely overrides clock 'CLK'. [c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_blk_mem_gen_v8_2_0/module_1_blk_mem_gen_v8_2_0_ooc.xdc:53]
Finished Parsing XDC File [c:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/sources_1/ip/module_1_blk_mem_gen_v8_2_0/module_1_blk_mem_gen_v8_2_0_ooc.xdc] for cell 'module_1_struct/single_port_ram/comp0.core_instance0'
Parsing XDC File [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1_clock.xdc]
WARNING: [Constraints 18-1056] Clock 'clk' completely overrides clock 'TS_CLKA'. [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1_clock.xdc:6]
Finished Parsing XDC File [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1_clock.xdc]
Parsing XDC File [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1.xdc:6]
all_fanout: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 931.543 ; gain = 417.051
Finished Parsing XDC File [C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.srcs/constrs_1/imports/sysgen/module_1.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_c_addsub_v12_0_0_synth_1/module_1_c_addsub_v12_0_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_fir_compiler_v7_1_0_synth_1/module_1_fir_compiler_v7_1_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_mult_gen_v12_0_0_synth_1/module_1_mult_gen_v12_0_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Data/tmp/dsp_src/module_1_ext/Synthesized Checkpoint/module_1.runs/module_1_blk_mem_gen_v8_2_0_synth_1/module_1_blk_mem_gen_v8_2_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 16 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 931.543 ; gain = 695.648
INFO: [Common 17-206] Exiting Vivado at Mon Jun 30 19:15:53 2014...
