# generated on Mon Aug 26 19:37:37 2024
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.083  |  0.083  |  0.126  | 20.191  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|  1430   |   740   |   686   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 73.745%
Routing Overflow: 0.00% H and 0.37% V
------------------------------------------------------------
