{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769373157998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769373157998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 22:32:37 2026 " "Processing started: Sun Jan 25 22:32:37 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769373157998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373157998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_led_btn -c uart_led_btn " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_led_btn -c uart_led_btn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373157998 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373158182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769373158213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design_top " "Found entity 1: design_top" {  } { { "../hdl/design_top.sv" "" { Text "C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769373164815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373164815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../hdl/debounce.sv" "" { Text "C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769373164816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373164816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/reset_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/reset_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Found entity 1: reset_sync" {  } { { "../hdl/reset_sync.sv" "" { Text "C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/reset_sync.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769373164817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373164817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/uart_com.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/uart_com.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_com " "Found entity 1: uart_com" {  } { { "../hdl/uart_com.sv" "" { Text "C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/uart_com.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769373164818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373164818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "design_top " "Elaborating entity \"design_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769373164834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_sync reset_sync:reset_sync_inst " "Elaborating entity \"reset_sync\" for hierarchy \"reset_sync:reset_sync_inst\"" {  } { { "../hdl/design_top.sv" "reset_sync_inst" { Text "C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769373164835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_btn_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_btn_inst\"" {  } { { "../hdl/design_top.sv" "debounce_btn_inst" { Text "C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769373164836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_com uart_com:uart_com_inst " "Elaborating entity \"uart_com\" for hierarchy \"uart_com:uart_com_inst\"" {  } { { "../hdl/design_top.sv" "uart_com_inst" { Text "C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769373164837 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/uart_com.sv" "" { Text "C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/uart_com.sv" 19 -1 0 } } { "../hdl/debounce.sv" "" { Text "C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/debounce.sv" 10 -1 0 } } { "../hdl/debounce.sv" "" { Text "C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/debounce.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1769373165190 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1769373165190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769373165295 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1769373165567 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373165629 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/timing_de0nano_brd.sdc " "Reading SDC File: '../constraints/timing_de0nano_brd.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1769373165761 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1769373165762 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1769373165765 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1769373165765 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769373165765 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769373165765 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     EXTCLK_i " "  20.000     EXTCLK_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1769373165765 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373165765 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373165774 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1769373165791 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373165792 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1769373165799 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373165799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769373165914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769373165914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "250 " "Implemented 250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769373165939 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769373165939 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769373165939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769373165939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769373165961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 22:32:45 2026 " "Processing ended: Sun Jan 25 22:32:45 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769373165961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769373165961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769373165961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769373165961 ""}
