
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000603                       # Number of seconds simulated (Second)
simTicks                                    602690670                       # Number of ticks simulated (Tick)
finalTick                                   602690670                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     63.99                       # Real time elapsed on the host (Second)
hostTickRate                                  9418205                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8639632                       # Number of bytes of host memory used (Byte)
simInsts                                     13776955                       # Number of instructions simulated (Count)
simOps                                       13853433                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   215291                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     216486                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data      2164322                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total      2164322                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data      2164322                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total      2164322                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data        64177                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total        64177                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data        64177                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total        64177                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data    974118230                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total    974118230                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data    974118230                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total    974118230                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data      2228499                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total      2228499                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data      2228499                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total      2228499                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.028798                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.028798                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.028798                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.028798                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data 15178.618976                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total 15178.618976                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data 15178.618976                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total 15178.618976                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs          297                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets        46341                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets          126                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          297                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets   367.785714                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks        13114                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total        13114                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data        44179                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total        44179                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data        44179                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total        44179                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data        19998                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total        19998                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         6567                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data        19998                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total        26565                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data    292905840                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total    292905840                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    131408184                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data    292905840                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total    424314024                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.008974                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.008974                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.008974                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.011921                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data 14646.756676                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total 14646.756676                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 20010.382823                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data 14646.756676                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total 15972.671711                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements        14556                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         6567                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total         6567                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    131408184                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total    131408184                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 20010.382823                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total 20010.382823                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::processor.cores0.core.data         3882                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::total         3882                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::processor.cores0.core.data          653                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::total          653                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::processor.cores0.core.data      6197590                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::total      6197590                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::processor.cores0.core.data         4535                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::total         4535                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::processor.cores0.core.data     0.143991                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::total     0.143991                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::processor.cores0.core.data  9490.949464                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::total  9490.949464                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::processor.cores0.core.data          435                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::total          435                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::processor.cores0.core.data          218                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::total          218                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::processor.cores0.core.data      2871500                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::total      2871500                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::processor.cores0.core.data     0.048071                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::total     0.048071                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::processor.cores0.core.data 13172.018349                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::total 13172.018349                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data      1610525                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total      1610525                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data        27550                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total        27550                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data    170306990                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total    170306990                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data      1638075                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total      1638075                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.016819                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.016819                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data  6181.741924                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total  6181.741924                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data        21917                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total        21917                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data         5633                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total         5633                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data     50093930                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total     50093930                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.003439                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.003439                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data  8892.939819                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total  8892.939819                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.missLatency::processor.cores0.core.data       138340                       # number of StoreCondFailReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.missLatency::total       138340                       # number of StoreCondFailReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.avgMissLatency::processor.cores0.core.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.mshrMissLatency::processor.cores0.core.data       138210                       # number of StoreCondFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.mshrMissLatency::total       138210                       # number of StoreCondFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.avgMshrMissLatency::processor.cores0.core.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::processor.cores0.core.data         2728                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::total         2728                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.misses::processor.cores0.core.data         1091                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.misses::total         1091                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missLatency::processor.cores0.core.data      9584190                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missLatency::total      9584190                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::processor.cores0.core.data         3819                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::total         3819                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missRate::processor.cores0.core.data     0.285677                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missRate::total     0.285677                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMissLatency::processor.cores0.core.data  8784.775435                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMissLatency::total  8784.775435                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMisses::processor.cores0.core.data         1091                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMisses::total         1091                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissLatency::processor.cores0.core.data      9573410                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissLatency::total      9573410                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissRate::processor.cores0.core.data     0.285677                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissRate::total     0.285677                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMshrMissLatency::processor.cores0.core.data  8774.894592                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMshrMissLatency::total  8774.894592                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.hits::processor.cores0.core.data        17858                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.hits::total        17858                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::processor.cores0.core.data        16358                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::total        16358                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::processor.cores0.core.data    118314460                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::total    118314460                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::processor.cores0.core.data        34216                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::total        34216                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::processor.cores0.core.data     0.478080                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::total     0.478080                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::processor.cores0.core.data  7232.819416                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::total  7232.819416                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::processor.cores0.core.data        16358                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::total        16358                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::processor.cores0.core.data    118150880                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::total    118150880                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::processor.cores0.core.data     0.478080                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::total     0.478080                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::processor.cores0.core.data  7222.819416                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::total  7222.819416                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data       553797                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total       553797                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data        36627                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total        36627                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data    803811240                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total    803811240                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data       590424                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total       590424                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.062035                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.062035                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data 21945.866164                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total 21945.866164                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data        22262                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total        22262                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data        14365                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total        14365                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data    242811910                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total    242811910                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.024330                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.024330                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data 16903.021928                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total 16903.021928                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.clk_domain.clock           10                       # Clock period in ticks (Tick)
board.cache_hierarchy.l1dcaches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses        19998                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued        46412                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused          896                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful         5815                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss         1353                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.125291                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.225274                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache        26583                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR        13262                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate        39845                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified       104981                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit        46654                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand          538                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage         4251                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage          169                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   462.602918                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs      2244287                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs        40638                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs    55.226315                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       207000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   125.127619                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   337.475299                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.244390                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.659131                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.903521                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022          145                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          362                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::0           47                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::1           98                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0          124                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1          237                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.283203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.707031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses     18209190                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses     18209190                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.demandHits::processor.cores1.core.data       904804                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.demandHits::total       904804                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::processor.cores1.core.data       904804                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::total       904804                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::processor.cores1.core.data        74617                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::total        74617                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::processor.cores1.core.data        74617                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::total        74617                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.demandMissLatency::processor.cores1.core.data    631317670                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMissLatency::total    631317670                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::processor.cores1.core.data    631317670                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::total    631317670                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandAccesses::processor.cores1.core.data       979421                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandAccesses::total       979421                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::processor.cores1.core.data       979421                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::total       979421                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandMissRate::processor.cores1.core.data     0.076185                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMissRate::total     0.076185                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::processor.cores1.core.data     0.076185                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::total     0.076185                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::processor.cores1.core.data  8460.775292                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::total  8460.775292                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::processor.cores1.core.data  8460.775292                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::total  8460.775292                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs          379                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets        23342                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets          114                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs   189.500000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets   204.754386                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.writebacks::writebacks        11059                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches1.writebacks::total        11059                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::processor.cores1.core.data        51234                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::total        51234                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::processor.cores1.core.data        51234                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::total        51234                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::processor.cores1.core.data        23383                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::total        23383                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher        13449                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::processor.cores1.core.data        23383                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::total        36832                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::processor.cores1.core.data    208814980                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::total    208814980                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher    146176170                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::processor.cores1.core.data    208814980                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::total    354991150                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::processor.cores1.core.data     0.023874                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::total     0.023874                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::processor.cores1.core.data     0.023874                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::total     0.037606                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::processor.cores1.core.data  8930.204850                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::total  8930.204850                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 10868.924827                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::processor.cores1.core.data  8930.204850                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::total  9638.117669                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.replacements        24043                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher        13449                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::total        13449                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher    146176170                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::total    146176170                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 10868.924827                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::total 10868.924827                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.hits::processor.cores1.core.data         2615                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.hits::total         2615                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.misses::processor.cores1.core.data          711                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.misses::total          711                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missLatency::processor.cores1.core.data      6733390                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missLatency::total      6733390                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.accesses::processor.cores1.core.data         3326                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.accesses::total         3326                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missRate::processor.cores1.core.data     0.213770                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missRate::total     0.213770                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMissLatency::processor.cores1.core.data  9470.309423                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMissLatency::total  9470.309423                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrHits::processor.cores1.core.data          524                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrHits::total          524                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMisses::processor.cores1.core.data          187                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMisses::total          187                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissLatency::processor.cores1.core.data      2825300                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissLatency::total      2825300                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissRate::processor.cores1.core.data     0.056224                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissRate::total     0.056224                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMshrMissLatency::processor.cores1.core.data 15108.556150                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMshrMissLatency::total 15108.556150                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.hits::processor.cores1.core.data       735330                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::total       735330                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::processor.cores1.core.data        50636                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::total        50636                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::processor.cores1.core.data    219087670                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::total    219087670                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::processor.cores1.core.data       785966                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::total       785966                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::processor.cores1.core.data     0.064425                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::total     0.064425                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::processor.cores1.core.data  4326.717553                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::total  4326.717553                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::processor.cores1.core.data        39525                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::total        39525                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::processor.cores1.core.data        11111                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::total        11111                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::processor.cores1.core.data     54173650                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::total     54173650                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::processor.cores1.core.data     0.014137                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::total     0.014137                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.data  4875.677257                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::total  4875.677257                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.missLatency::processor.cores1.core.data       195320                       # number of StoreCondFailReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.missLatency::total       195320                       # number of StoreCondFailReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.avgMissLatency::processor.cores1.core.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.mshrMissLatency::processor.cores1.core.data       195170                       # number of StoreCondFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.mshrMissLatency::total       195170                       # number of StoreCondFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.avgMshrMissLatency::processor.cores1.core.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.hits::processor.cores1.core.data         1638                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.hits::total         1638                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.misses::processor.cores1.core.data          922                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.misses::total          922                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missLatency::processor.cores1.core.data      7600070                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missLatency::total      7600070                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.accesses::processor.cores1.core.data         2560                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.accesses::total         2560                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missRate::processor.cores1.core.data     0.360156                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missRate::total     0.360156                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMissLatency::processor.cores1.core.data  8243.026030                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMissLatency::total  8243.026030                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMisses::processor.cores1.core.data          922                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMisses::total          922                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissLatency::processor.cores1.core.data      7591000                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissLatency::total      7591000                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissRate::processor.cores1.core.data     0.360156                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissRate::total     0.360156                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMshrMissLatency::processor.cores1.core.data  8233.188720                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMshrMissLatency::total  8233.188720                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.hits::processor.cores1.core.data        17151                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.hits::total        17151                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.misses::processor.cores1.core.data        16593                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.misses::total        16593                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.missLatency::processor.cores1.core.data    119719700                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.missLatency::total    119719700                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.accesses::processor.cores1.core.data        33744                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.accesses::total        33744                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.missRate::processor.cores1.core.data     0.491732                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.missRate::total     0.491732                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.avgMissLatency::processor.cores1.core.data  7215.072621                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.avgMissLatency::total  7215.072621                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.mshrHits::processor.cores1.core.data            9                       # number of SwapReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrHits::total            9                       # number of SwapReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMisses::processor.cores1.core.data        16584                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMisses::total        16584                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissLatency::processor.cores1.core.data    119553770                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissLatency::total    119553770                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissRate::processor.cores1.core.data     0.491465                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissRate::total     0.491465                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.avgMshrMissLatency::processor.cores1.core.data  7208.982754                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.avgMshrMissLatency::total  7208.982754                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.hits::processor.cores1.core.data       169474                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.hits::total       169474                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::processor.cores1.core.data        23981                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::total        23981                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::processor.cores1.core.data    412230000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::total    412230000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::processor.cores1.core.data       193455                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::total       193455                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::processor.cores1.core.data     0.123962                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::total     0.123962                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::processor.cores1.core.data 17189.858638                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::total 17189.858638                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::processor.cores1.core.data        11709                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::total        11709                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::processor.cores1.core.data        12272                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::total        12272                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::processor.cores1.core.data    154641330                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::total    154641330                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::processor.cores1.core.data     0.063436                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::total     0.063436                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::processor.cores1.core.data 12601.151402                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::total 12601.151402                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses        23383                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued        48744                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUnused         5544                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful         6681                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss          510                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy     0.137063                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage     0.222226                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache        21336                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR        13958                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            1                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate        35295                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified       123920                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit        59391                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand          696                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage         8720                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage          144                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse   336.309972                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs       993655                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs        50609                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs    19.633958                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick     62318500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher   115.859652                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupancies::processor.cores1.core.data   220.450320                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.226288                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::processor.cores1.core.data     0.430567                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::total     0.656855                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1022          276                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1024          218                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::0          276                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::0          218                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1022     0.539062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1024     0.425781                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses      8203017                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses      8203017                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst      2406191                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total      2406191                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst      2406191                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total      2406191                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst         4644                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total         4644                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst         4644                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total         4644                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst    157821760                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total    157821760                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst    157821760                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total    157821760                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst      2410835                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total      2410835                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst      2410835                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total      2410835                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.001926                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.001926                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.001926                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.001926                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 33984.013781                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 33984.013781                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 33984.013781                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 33984.013781                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.writebacks::writebacks         2985                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches0.writebacks::total         2985                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst         1146                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total         1146                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst         1146                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total         1146                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst         3498                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total         3498                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst         3498                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total         3498                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst    117629660                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total    117629660                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst    117629660                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total    117629660                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.001451                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.001451                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.001451                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.001451                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 33627.690109                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 33627.690109                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 33627.690109                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 33627.690109                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements         2985                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst      2406191                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total      2406191                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst         4644                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total         4644                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst    157821760                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total    157821760                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst      2410835                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total      2410835                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.001926                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.001926                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 33984.013781                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 33984.013781                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst         1146                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total         1146                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst         3498                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total         3498                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst    117629660                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total    117629660                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.001451                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.001451                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 33627.690109                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 33627.690109                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.clk_domain.clock           10                       # Clock period in ticks (Tick)
board.cache_hierarchy.l1icaches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses         3498                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   497.877182                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs      2409689                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs         3498                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs   688.876215                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        79000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   497.877182                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.972416                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.972416                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0          163                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1          186                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::2          163                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses     19290178                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses     19290178                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.demandHits::processor.cores1.core.inst       346615                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.demandHits::total       346615                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::processor.cores1.core.inst       346615                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::total       346615                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.demandMisses::processor.cores1.core.inst          427                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.demandMisses::total          427                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::processor.cores1.core.inst          427                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::total          427                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.demandMissLatency::processor.cores1.core.inst     18458300                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMissLatency::total     18458300                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::processor.cores1.core.inst     18458300                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::total     18458300                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandAccesses::processor.cores1.core.inst       347042                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandAccesses::total       347042                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::processor.cores1.core.inst       347042                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::total       347042                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandMissRate::processor.cores1.core.inst     0.001230                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMissRate::total     0.001230                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::processor.cores1.core.inst     0.001230                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::total     0.001230                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::processor.cores1.core.inst 43227.868852                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::total 43227.868852                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::processor.cores1.core.inst 43227.868852                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::total 43227.868852                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets        16010                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets        16010                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.writebacks::writebacks            2                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches1.writebacks::total            2                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches1.demandMshrHits::processor.cores1.core.inst          114                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrHits::total          114                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::processor.cores1.core.inst          114                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::total          114                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::processor.cores1.core.inst          313                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::total          313                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::processor.cores1.core.inst          313                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::total          313                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::processor.cores1.core.inst     11555730                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::total     11555730                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::processor.cores1.core.inst     11555730                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::total     11555730                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::processor.cores1.core.inst     0.000902                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::total     0.000902                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::processor.cores1.core.inst     0.000902                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::total     0.000902                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::processor.cores1.core.inst 36919.265176                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::total 36919.265176                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::processor.cores1.core.inst 36919.265176                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::total 36919.265176                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.replacements            2                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::processor.cores1.core.inst       346615                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::total       346615                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::processor.cores1.core.inst          427                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::total          427                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::processor.cores1.core.inst     18458300                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::total     18458300                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::processor.cores1.core.inst       347042                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::total       347042                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::processor.cores1.core.inst     0.001230                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::total     0.001230                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::processor.cores1.core.inst 43227.868852                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::total 43227.868852                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::processor.cores1.core.inst          114                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::total          114                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::processor.cores1.core.inst          313                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::total          313                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::processor.cores1.core.inst     11555730                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::total     11555730                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::processor.cores1.core.inst     0.000902                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::total     0.000902                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 36919.265176                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::total 36919.265176                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses          313                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse   111.688985                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs       346928                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs          313                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs  1108.396166                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick     62310750                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.occupancies::processor.cores1.core.inst   111.688985                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::processor.cores1.core.inst     0.218143                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::total     0.218143                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.occupanciesTaskId::1024          311                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::1          168                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::2          143                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ratioOccsTaskId::1024     0.607422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches1.tags.tagAccesses      2776649                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses      2776649                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.transDist::ReadResp        19033                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadRespWithInvalidate           74                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WritebackDirty        13160                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WritebackClean         2985                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::CleanEvict         1629                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::HardPFReq         2967                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeReq         5549                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::SCUpgradeReq         2072                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeResp         5454                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::SCUpgradeFailReq           15                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeFailResp           28                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExReq        51923                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExResp        51350                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadSharedReq        21590                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateReq          226                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateResp          221                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port         9980                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port       131466                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount::total       141446                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port       414848                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port      5126464                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize::total      5541312                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.snoops           65244                       # Total snoops (Count)
board.cache_hierarchy.l2buses0.snoopTraffic      1695552                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses0.snoopFanout::samples        84575                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::mean     0.344085                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::stdev     0.475097                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::0        55475     65.59%     65.59% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::1        29099     34.41%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::2            1      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::total        84575                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.occupancy     31763798                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer0.occupancy      2629965                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer1.occupancy     31336982                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.snoopLayer0.occupancy     26867446                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.snoop_filter.totRequests        65287                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleRequests        21456                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiRequests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.totSnoops        29095                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleSnoops        29094                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.transDist::ReadResp        27598                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::ReadRespWithInvalidate           18                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::WritebackDirty        11059                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::WritebackClean            2                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::CleanEvict        12984                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::HardPFReq         1840                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::UpgradeReq         5521                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::SCUpgradeReq         2013                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::UpgradeResp         5792                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::SCUpgradeFailReq           13                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::UpgradeFailResp           28                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::ReadExReq        49498                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::ReadExResp        48964                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::ReadSharedReq        28883                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::InvalidateReq          195                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::InvalidateResp           79                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.pktCount_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port          628                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses1.pktCount_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port       160768                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses1.pktCount::total       161396                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses1.pktSize_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port        20160                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses1.pktSize_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port      5590656                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses1.pktSize::total      5610816                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses1.snoops           60698                       # Total snoops (Count)
board.cache_hierarchy.l2buses1.snoopTraffic      1647488                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses1.snoopFanout::samples        87963                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::mean     0.326853                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::stdev     0.469066                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::0        59212     67.31%     67.31% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::1        28751     32.69%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::total        87963                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses1.reqLayer0.occupancy     33847331                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.respLayer0.occupancy       235497                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.respLayer1.occupancy     38916250                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.snoopLayer0.occupancy     26196734                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.snoop_filter.totRequests        78917                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleRequests        28227                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.totSnoops        28751                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleSnoops        28751                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches0.demandHits::cache_hierarchy.l1dcaches0.prefetcher         4195                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.inst         1848                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.data         5310                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::total        11353                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.overallHits::cache_hierarchy.l1dcaches0.prefetcher         4195                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.inst         1848                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.data         5310                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::total        11353                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.demandMisses::cache_hierarchy.l1dcaches0.prefetcher         2364                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.inst         1649                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.data        28590                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::total        32603                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::cache_hierarchy.l1dcaches0.prefetcher         2364                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.inst         1649                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.data        28590                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::total        32603                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher    110474191                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.inst    109389250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.data    360960652                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::total    580824093                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher    110474191                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.inst    109389250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.data    360960652                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::total    580824093                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher         6559                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.inst         3497                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.data        33900                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::total        43956                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher         6559                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.inst         3497                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.data        33900                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::total        43956                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.360421                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.inst     0.471547                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.data     0.843363                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::total     0.741719                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.360421                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.inst     0.471547                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.data     0.843363                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::total     0.741719                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 46731.891286                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.inst 66336.719224                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.data 12625.416299                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::total 17815.050547                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 46731.891286                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.inst 66336.719224                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.data 12625.416299                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::total 17815.050547                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.writebacks::writebacks           46                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.writebacks::total           46                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher          227                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::processor.cores0.core.data            3                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::total          230                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher          227                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::processor.cores0.core.data            3                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::total          230                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         2137                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.inst         1649                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.data        28587                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::total        32373                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         2137                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher         1685                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.inst         1649                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.data        28587                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::total        34058                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    100250378                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.inst    108977000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.data    353565152                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::total    562792530                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    100250378                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher     99644612                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.inst    108977000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.data    353565152                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::total    662437142                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.325812                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.inst     0.471547                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.data     0.843274                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::total     0.736486                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.325812                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.inst     0.471547                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.data     0.843274                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::total     0.774820                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 46911.735143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.inst 66086.719224                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.data 12368.039738                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::total 17384.627004                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 46911.735143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 59136.268249                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.inst 66086.719224                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.data 12368.039738                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::total 19450.265488                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.replacements          233                       # number of replacements (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher         1685                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::total         1685                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher     99644612                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::total     99644612                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 59136.268249                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::total 59136.268249                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.hits::cache_hierarchy.l1dcaches0.prefetcher            2                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.hits::processor.cores0.core.data           11                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.hits::total           13                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.misses::cache_hierarchy.l1dcaches0.prefetcher            6                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.misses::processor.cores0.core.data          193                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.misses::total          199                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher        14500                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.missLatency::processor.cores0.core.data      1152730                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.missLatency::total      1167230                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::cache_hierarchy.l1dcaches0.prefetcher            8                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::processor.cores0.core.data          204                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::total          212                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.750000                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.missRate::processor.cores0.core.data     0.946078                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.missRate::total     0.938679                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher  2416.666667                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.avgMissLatency::processor.cores0.core.data  5972.694301                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.avgMissLatency::total  5865.477387                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher            1                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrHits::processor.cores0.core.data           13                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrHits::total           14                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher            5                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMisses::processor.cores0.core.data          180                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMisses::total          185                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher        79250                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissLatency::processor.cores0.core.data      2250480                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissLatency::total      2329730                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.625000                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissRate::processor.cores0.core.data     0.882353                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissRate::total     0.872642                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher        15850                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.avgMshrMissLatency::processor.cores0.core.data 12502.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.avgMshrMissLatency::total 12593.135135                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.hits::cache_hierarchy.l1dcaches0.prefetcher            4                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.hits::processor.cores0.core.data         1973                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.hits::total         1977                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::processor.cores0.core.data        26079                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::total        26090                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher      1026750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::processor.cores0.core.data    321111049                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::total    322137799                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::cache_hierarchy.l1dcaches0.prefetcher           15                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::processor.cores0.core.data        28052                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::total        28067                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.733333                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::processor.cores0.core.data     0.929666                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::total     0.929561                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 93340.909091                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::processor.cores0.core.data 12313.012347                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::total 12347.175125                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher            2                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrHits::processor.cores0.core.data            1                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrHits::total            3                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher            9                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::processor.cores0.core.data        26078                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::total        26087                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      1002250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::processor.cores0.core.data    314479049                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::total    315481299                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.600000                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::processor.cores0.core.data     0.929631                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::total     0.929455                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 111361.111111                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 12059.170527                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::total 12093.429639                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher         4191                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.inst         1848                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.data         3337                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::total         9376                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher         2353                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.inst         1649                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.data         2511                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::total         6513                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher    109447441                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.inst    109389250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.data     39849603                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::total    258686294                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher         6544                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.inst         3497                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.data         5848                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::total        15889                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.359566                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.inst     0.471547                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.data     0.429378                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::total     0.409906                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 46513.999575                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 66336.719224                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.data 15870.013142                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::total 39718.454476                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher          225                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::processor.cores0.core.data            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::total          227                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         2128                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.inst         1649                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.data         2509                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::total         6286                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher     99248128                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst    108977000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     39086103                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::total    247311231                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.325183                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.471547                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.429036                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::total     0.395620                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 46639.157895                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 66086.719224                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 15578.359107                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::total 39343.180242                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.missLatency::processor.cores0.core.data       134700                       # number of SCUpgradeFailReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.missLatency::total       134700                       # number of SCUpgradeFailReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.avgMissLatency::processor.cores0.core.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.mshrMissLatency::processor.cores0.core.data       131450                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.mshrMissLatency::total       131450                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.avgMshrMissLatency::processor.cores0.core.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeReq.misses::processor.cores0.core.data         1091                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.misses::total         1091                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.missLatency::processor.cores0.core.data      9277290                       # number of SCUpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeReq.missLatency::total      9277290                       # number of SCUpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeReq.accesses::processor.cores0.core.data         1091                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.accesses::total         1091                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.missRate::processor.cores0.core.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeReq.avgMissLatency::processor.cores0.core.data  8503.473877                       # average SCUpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeReq.avgMissLatency::total  8503.473877                       # average SCUpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMisses::processor.cores0.core.data         1091                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMisses::total         1091                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMissLatency::processor.cores0.core.data      9007790                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMissLatency::total      9007790                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMissRate::processor.cores0.core.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeReq.avgMshrMissLatency::processor.cores0.core.data  8256.452796                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeReq.avgMshrMissLatency::total  8256.452796                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.hits::processor.cores0.core.data            5                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.hits::total            5                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.misses::processor.cores0.core.data         2481                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.misses::total         2481                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.missLatency::processor.cores0.core.data     19140335                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.missLatency::total     19140335                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::processor.cores0.core.data         2486                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::total         2486                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.missRate::processor.cores0.core.data     0.997989                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.missRate::total     0.997989                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.avgMissLatency::processor.cores0.core.data  7714.766223                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.avgMissLatency::total  7714.766223                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMisses::processor.cores0.core.data         2481                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMisses::total         2481                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissLatency::processor.cores0.core.data     18903215                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissLatency::total     18903215                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissRate::processor.cores0.core.data     0.997989                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissRate::total     0.997989                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.avgMshrMissLatency::processor.cores0.core.data  7619.191858                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.avgMshrMissLatency::total  7619.191858                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.WritebackClean.hits::writebacks         2985                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches0.WritebackClean.hits::total         2985                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches0.WritebackClean.accesses::writebacks         2985                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackClean.accesses::total         2985                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::writebacks        13114                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::total        13114                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::writebacks        13114                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::total        13114                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l2caches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l2caches0.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.prefetcher.demandMshrMisses        32373                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIssued         2093                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUnused           24                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUseful         1358                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulButMiss            2                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches0.prefetcher.accuracy     0.648829                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.coverage     0.040260                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInCache          130                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInMSHR          278                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfLate          408                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIdentified         2513                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfBufferHit          240                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedDemand           95                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfSpanPage          159                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.tags.tagsInUse  3681.449614                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches0.tags.totalRefs        66711                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.sampledRefs        34238                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.avgRefs     1.948449                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches0.tags.warmupTick        78500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches0.tags.occupancies::writebacks    33.512164                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   411.928989                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l2caches0.prefetcher   681.241059                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.inst  1218.788544                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.data  1335.978858                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::writebacks     0.004091                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.050284                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.083159                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.inst     0.148778                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.data     0.163083                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::total     0.449396                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1022         2637                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1024         3434                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::0           43                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::1         1330                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::2         1264                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::0          101                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::1          438                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::2         2895                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1022     0.321899                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1024     0.419189                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.tagAccesses       556526                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches0.tags.dataAccesses       556526                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.demandHits::cache_hierarchy.l1dcaches1.prefetcher        11552                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.demandHits::processor.cores1.core.data         8460                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.demandHits::total        20012                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.overallHits::cache_hierarchy.l1dcaches1.prefetcher        11552                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.overallHits::processor.cores1.core.data         8460                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.overallHits::total        20012                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.demandMisses::cache_hierarchy.l1dcaches1.prefetcher         1896                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.demandMisses::processor.cores1.core.inst          313                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.demandMisses::processor.cores1.core.data        28604                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.demandMisses::total        30813                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::cache_hierarchy.l1dcaches1.prefetcher         1896                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::processor.cores1.core.inst          313                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::processor.cores1.core.data        28604                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::total        30813                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.demandMissLatency::cache_hierarchy.l1dcaches1.prefetcher     83913588                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMissLatency::processor.cores1.core.inst     11427220                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMissLatency::processor.cores1.core.data    266034992                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMissLatency::total    361375800                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::cache_hierarchy.l1dcaches1.prefetcher     83913588                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::processor.cores1.core.inst     11427220                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::processor.cores1.core.data    266034992                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::total    361375800                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandAccesses::cache_hierarchy.l1dcaches1.prefetcher        13448                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandAccesses::processor.cores1.core.inst          313                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandAccesses::processor.cores1.core.data        37064                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandAccesses::total        50825                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::cache_hierarchy.l1dcaches1.prefetcher        13448                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::processor.cores1.core.inst          313                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::processor.cores1.core.data        37064                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::total        50825                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.140988                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMissRate::processor.cores1.core.data     0.771746                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMissRate::total     0.606257                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.140988                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::processor.cores1.core.data     0.771746                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::total     0.606257                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.demandAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 44258.221519                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMissLatency::processor.cores1.core.inst 36508.690096                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMissLatency::processor.cores1.core.data  9300.622011                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMissLatency::total 11728.030377                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 44258.221519                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::processor.cores1.core.inst 36508.690096                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::processor.cores1.core.data  9300.622011                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::total 11728.030377                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.demandMshrHits::cache_hierarchy.l1dcaches1.prefetcher          114                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches1.demandMshrHits::processor.cores1.core.data            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches1.demandMshrHits::total          120                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches1.overallMshrHits::cache_hierarchy.l1dcaches1.prefetcher          114                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches1.overallMshrHits::processor.cores1.core.data            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches1.overallMshrHits::total          120                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::cache_hierarchy.l1dcaches1.prefetcher         1782                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::processor.cores1.core.inst          313                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::processor.cores1.core.data        28598                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::total        30693                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher         1782                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::cache_hierarchy.l2caches1.prefetcher         1049                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::processor.cores1.core.inst          313                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::processor.cores1.core.data        28598                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::total        31742                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     77870020                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::processor.cores1.core.inst     11348970                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::processor.cores1.core.data    258634642                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::total    347853632                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     77870020                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::cache_hierarchy.l2caches1.prefetcher     23130378                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::processor.cores1.core.inst     11348970                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::processor.cores1.core.data    258634642                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::total    370984010                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.132510                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMshrMissRate::processor.cores1.core.data     0.771584                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMshrMissRate::total     0.603896                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.132510                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::cache_hierarchy.l2caches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::processor.cores1.core.data     0.771584                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::total     0.624535                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 43698.103255                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::processor.cores1.core.inst 36258.690096                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::processor.cores1.core.data  9043.801734                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::total 11333.321344                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 43698.103255                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 22049.931363                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::processor.cores1.core.inst 36258.690096                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::processor.cores1.core.data  9043.801734                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::total 11687.480625                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMisses::cache_hierarchy.l2caches1.prefetcher         1049                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMisses::total         1049                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches1.prefetcher     23130378                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissLatency::total     23130378                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissRate::cache_hierarchy.l2caches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 22049.931363                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.HardPFReq.avgMshrMissLatency::total 22049.931363                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.InvalidateReq.hits::processor.cores1.core.data            9                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.hits::total            9                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.misses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.misses::processor.cores1.core.data           58                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.misses::total           59                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.missLatency::processor.cores1.core.data       270730                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.InvalidateReq.missLatency::total       270730                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.InvalidateReq.accesses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.accesses::processor.cores1.core.data           67                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.accesses::total           68                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.missRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches1.InvalidateReq.missRate::processor.cores1.core.data     0.865672                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches1.InvalidateReq.missRate::total     0.867647                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches1.InvalidateReq.avgMissLatency::processor.cores1.core.data  4667.758621                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.InvalidateReq.avgMissLatency::total  4588.644068                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.InvalidateReq.mshrHits::processor.cores1.core.data            3                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrHits::total            3                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMisses::processor.cores1.core.data           55                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMisses::total           56                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        15000                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMissLatency::processor.cores1.core.data       728480                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMissLatency::total       743480                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMissRate::processor.cores1.core.data     0.820896                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMissRate::total     0.823529                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches1.InvalidateReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        15000                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.InvalidateReq.avgMshrMissLatency::processor.cores1.core.data 13245.090909                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.InvalidateReq.avgMshrMissLatency::total 13276.428571                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.hits::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches1.ReadExReq.hits::processor.cores1.core.data          752                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches1.ReadExReq.hits::total          753                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches1.ReadExReq.misses::cache_hierarchy.l1dcaches1.prefetcher            7                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.misses::processor.cores1.core.data        25009                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.misses::total        25016                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher       603000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.missLatency::processor.cores1.core.data    239381078                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.missLatency::total    239984078                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.accesses::cache_hierarchy.l1dcaches1.prefetcher            8                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadExReq.accesses::processor.cores1.core.data        25761                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadExReq.accesses::total        25769                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadExReq.missRate::cache_hierarchy.l1dcaches1.prefetcher     0.875000                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.missRate::processor.cores1.core.data     0.970809                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.missRate::total     0.970779                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 86142.857143                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.avgMissLatency::processor.cores1.core.data  9571.797273                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.avgMissLatency::total  9593.223457                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.mshrHits::processor.cores1.core.data            6                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.ReadExReq.mshrHits::total            6                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher            7                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMisses::processor.cores1.core.data        25003                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMisses::total        25010                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher       601250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissLatency::processor.cores1.core.data    232879478                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissLatency::total    233480728                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.875000                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissRate::processor.cores1.core.data     0.970576                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissRate::total     0.970546                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 85892.857143                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.avgMshrMissLatency::processor.cores1.core.data  9314.061433                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.avgMshrMissLatency::total  9335.494922                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::cache_hierarchy.l1dcaches1.prefetcher        11551                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::processor.cores1.core.data         7708                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::total        19259                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::cache_hierarchy.l1dcaches1.prefetcher         1889                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::processor.cores1.core.inst          313                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::processor.cores1.core.data         3595                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::total         5797                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher     83310588                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::processor.cores1.core.inst     11427220                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::processor.cores1.core.data     26653914                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::total    121391722                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::cache_hierarchy.l1dcaches1.prefetcher        13440                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::processor.cores1.core.inst          313                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::processor.cores1.core.data        11303                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::total        25056                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::cache_hierarchy.l1dcaches1.prefetcher     0.140551                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::processor.cores1.core.data     0.318057                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::total     0.231362                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 44103.011117                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 36508.690096                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::processor.cores1.core.data  7414.162448                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::total 20940.438503                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches1.prefetcher          114                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrHits::total          114                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher         1775                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::processor.cores1.core.inst          313                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::processor.cores1.core.data         3595                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::total         5683                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     77268770                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst     11348970                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::processor.cores1.core.data     25755164                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::total    114372904                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.132068                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.318057                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::total     0.226812                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 43531.701408                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 36258.690096                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data  7164.162448                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::total 20125.445011                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.missLatency::processor.cores1.core.data       191270                       # number of SCUpgradeFailReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.missLatency::total       191270                       # number of SCUpgradeFailReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.avgMissLatency::processor.cores1.core.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.mshrMissLatency::processor.cores1.core.data       187520                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.mshrMissLatency::total       187520                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.avgMshrMissLatency::processor.cores1.core.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.misses::processor.cores1.core.data          922                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.misses::total          922                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missLatency::processor.cores1.core.data      7344518                       # number of SCUpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missLatency::total      7344518                       # number of SCUpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.accesses::processor.cores1.core.data          922                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.accesses::total          922                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missRate::processor.cores1.core.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMissLatency::processor.cores1.core.data  7965.854664                       # average SCUpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMissLatency::total  7965.854664                       # average SCUpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMisses::processor.cores1.core.data          922                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMisses::total          922                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissLatency::processor.cores1.core.data      7117768                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissLatency::total      7117768                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMshrMissLatency::processor.cores1.core.data  7719.921909                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMshrMissLatency::total  7719.921909                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.misses::processor.cores1.core.data         3057                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.misses::total         3057                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.missLatency::processor.cores1.core.data     20260600                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.missLatency::total     20260600                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.accesses::processor.cores1.core.data         3057                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.accesses::total         3057                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.missRate::processor.cores1.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.avgMissLatency::processor.cores1.core.data  6627.608767                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.avgMissLatency::total  6627.608767                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMisses::processor.cores1.core.data         3057                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMisses::total         3057                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissLatency::processor.cores1.core.data     19502850                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissLatency::total     19502850                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data  6379.735034                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.avgMshrMissLatency::total  6379.735034                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.WritebackClean.hits::writebacks            2                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches1.WritebackClean.hits::total            2                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches1.WritebackClean.accesses::writebacks            2                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.WritebackClean.accesses::total            2                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.WritebackDirty.hits::writebacks        11059                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches1.WritebackDirty.hits::total        11059                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches1.WritebackDirty.accesses::writebacks        11059                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.WritebackDirty.accesses::total        11059                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.prefetcher.demandMshrMisses        30693                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIssued         1326                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUnused           27                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUseful          887                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulButMiss            3                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches1.prefetcher.accuracy     0.668929                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.coverage     0.028087                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInCache          166                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInMSHR          111                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfLate          277                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIdentified         1558                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfBufferHit          135                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedDemand           53                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfSpanPage          122                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.tags.tagsInUse  1648.959259                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches1.tags.totalRefs        79841                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.sampledRefs        31815                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.avgRefs     2.509540                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches1.tags.warmupTick     62310250                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches1.tags.occupancies::writebacks     9.157663                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher   277.644817                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::cache_hierarchy.l2caches1.prefetcher   394.992176                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::processor.cores1.core.inst   111.921375                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::processor.cores1.core.data   855.243228                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::writebacks     0.001118                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.033892                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::cache_hierarchy.l2caches1.prefetcher     0.048217                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::processor.cores1.core.inst     0.013662                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::processor.cores1.core.data     0.104400                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::total     0.201289                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.occupanciesTaskId::1022         2237                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches1.tags.occupanciesTaskId::1024         2149                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1022::0           23                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1022::1         1253                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1022::2          961                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1024::1          590                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1024::2         1523                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ratioOccsTaskId::1022     0.273071                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches1.tags.ratioOccsTaskId::1024     0.262329                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches1.tags.tagAccesses       663151                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches1.tags.dataAccesses       663151                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.transDist::ReadResp        14701                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::WritebackDirty           46                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::CleanEvict          161                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::HardPFReq          292                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::UpgradeReq         5522                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::SCUpgradeReq         1985                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::UpgradeResp         7507                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::SCUpgradeFailReq           28                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::UpgradeFailResp           28                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExReq        51113                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExResp        51113                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadSharedReq        14701                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::InvalidateReq          241                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::InvalidateResp          241                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port        45804                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2caches1.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port        38639                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktCount::total        84443                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port       427264                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2caches1.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port       152512                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.pktSize::total       579776                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.snoops              63236                       # Total snoops (Count)
board.cache_hierarchy.l3bus.snoopTraffic      3637056                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3bus.snoopFanout::samples        74139                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::mean     0.873980                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::stdev     0.331874                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::0         9343     12.60%     12.60% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::1        64796     87.40%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::total        74139                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.reqLayer0.occupancy     24247918                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer0.occupancy     26907506                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer1.occupancy     25317062                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.snoop_filter.totRequests        74056                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleRequests        55850                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiRequests         9147                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.totSnoops            8                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleSnoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher           38                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l1dcaches1.prefetcher           13                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l2caches0.prefetcher           10                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l2caches1.prefetcher            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.inst           27                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.data           36                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores1.core.inst          182                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores1.core.data           15                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::total          323                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher           38                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l1dcaches1.prefetcher           13                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l2caches0.prefetcher           10                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l2caches1.prefetcher            2                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.inst           27                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.data           36                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores1.core.inst          182                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores1.core.data           15                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::total          323                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher          859                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l1dcaches1.prefetcher          695                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l2caches0.prefetcher         1368                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l2caches1.prefetcher          204                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.inst         1622                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.data         2670                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores1.core.inst          131                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores1.core.data         1141                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::total         8690                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher          859                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l1dcaches1.prefetcher          695                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l2caches0.prefetcher         1368                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l2caches1.prefetcher          204                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.inst         1622                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.data         2670                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores1.core.inst          131                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores1.core.data         1141                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::total         8690                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher     85670550                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l1dcaches1.prefetcher     64292548                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l2caches0.prefetcher     97403623                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l2caches1.prefetcher     19215312                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.inst    103571510                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.data    170289298                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores1.core.inst      8789020                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores1.core.data     70803926                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::total    620035787                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher     85670550                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l1dcaches1.prefetcher     64292548                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l2caches0.prefetcher     97403623                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l2caches1.prefetcher     19215312                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.inst    103571510                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.data    170289298                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores1.core.inst      8789020                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores1.core.data     70803926                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::total    620035787                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher          897                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l1dcaches1.prefetcher          708                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l2caches0.prefetcher         1378                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l2caches1.prefetcher          206                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.inst         1649                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.data         2706                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores1.core.inst          313                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores1.core.data         1156                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::total         9013                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher          897                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l1dcaches1.prefetcher          708                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l2caches0.prefetcher         1378                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l2caches1.prefetcher          206                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.inst         1649                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.data         2706                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores1.core.inst          313                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores1.core.data         1156                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::total         9013                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.957637                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.981638                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l2caches0.prefetcher     0.992743                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l2caches1.prefetcher     0.990291                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.inst     0.983626                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.data     0.986696                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores1.core.inst     0.418530                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores1.core.data     0.987024                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::total     0.964163                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.957637                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.981638                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l2caches0.prefetcher     0.992743                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l2caches1.prefetcher     0.990291                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.inst     0.983626                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.data     0.986696                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores1.core.inst     0.418530                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores1.core.data     0.987024                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::total     0.964163                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99732.887078                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 92507.263309                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 71201.478801                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l2caches1.prefetcher 94192.705882                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.inst 63854.198520                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.data 63778.763296                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores1.core.inst 67091.755725                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores1.core.data 62054.273444                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::total 71350.493326                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99732.887078                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 92507.263309                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 71201.478801                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l2caches1.prefetcher 94192.705882                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.inst 63854.198520                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.data 63778.763296                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores1.core.inst 67091.755725                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores1.core.data 62054.273444                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::total 71350.493326                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.blockedCycles::no_mshrs         9536                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCauses::no_mshrs          311                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.avgBlocked::no_mshrs    30.662379                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher            3                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l1dcaches1.prefetcher            9                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l2caches0.prefetcher           22                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l2caches1.prefetcher           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::processor.cores0.core.inst           63                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::processor.cores0.core.data            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::processor.cores1.core.inst            8                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::processor.cores1.core.data            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::total          121                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher            3                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l1dcaches1.prefetcher            9                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l2caches0.prefetcher           22                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l2caches1.prefetcher           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::processor.cores0.core.inst           63                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::processor.cores0.core.data            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::processor.cores1.core.inst            8                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::processor.cores1.core.data            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::total          121                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher          856                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l1dcaches1.prefetcher          686                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l2caches0.prefetcher         1346                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l2caches1.prefetcher          190                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.inst         1559                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.data         2669                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores1.core.inst          123                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores1.core.data         1140                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::total         8569                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher          856                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher          686                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher         1346                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l2caches1.prefetcher          190                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l3cache.prefetcher          179                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.inst         1559                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.data         2669                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores1.core.inst          123                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores1.core.data         1140                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::total         8748                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher     85405301                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     63825359                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l2caches0.prefetcher     95843747                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l2caches1.prefetcher     18473330                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.inst     99410120                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.data    169317189                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores1.core.inst      8486220                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores1.core.data     70496916                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::total    611258182                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher     85405301                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     63825359                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher     95843747                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l2caches1.prefetcher     18473330                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l3cache.prefetcher     17777350                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.inst     99410120                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.data    169317189                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores1.core.inst      8486220                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores1.core.data     70496916                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::total    629035532                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.954292                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.968927                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.976778                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l2caches1.prefetcher     0.922330                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.inst     0.945421                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.data     0.986327                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores1.core.inst     0.392971                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores1.core.data     0.986159                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::total     0.950738                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.954292                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.968927                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.976778                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l2caches1.prefetcher     0.922330                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.inst     0.945421                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.data     0.986327                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores1.core.inst     0.392971                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores1.core.data     0.986159                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::total     0.970598                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99772.547897                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 93039.881924                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 71206.349926                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 97228.052632                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.inst 63765.311097                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.data 63438.437242                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores1.core.inst 68993.658537                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores1.core.data 61839.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::total 71333.665772                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99772.547897                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 93039.881924                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 71206.349926                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 97228.052632                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 99314.804469                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.inst 63765.311097                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.data 63438.437242                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores1.core.inst 68993.658537                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores1.core.data 61839.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::total 71906.210791                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::cache_hierarchy.l3cache.prefetcher          179                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::total          179                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::cache_hierarchy.l3cache.prefetcher     17777350                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::total     17777350                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 99314.804469                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::total 99314.804469                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.hits::processor.cores0.core.data           20                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.hits::processor.cores1.core.data            3                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.hits::total           23                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::cache_hierarchy.l1dcaches0.prefetcher            5                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::processor.cores0.core.data           73                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::processor.cores1.core.data           40                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::total          119                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::cache_hierarchy.l1dcaches0.prefetcher            5                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::processor.cores0.core.data           93                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::processor.cores1.core.data           43                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::total          142                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::cache_hierarchy.l1dcaches0.prefetcher            1                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::processor.cores0.core.data     0.784946                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::processor.cores1.core.data     0.930233                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::total     0.838028                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher            5                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::processor.cores0.core.data           73                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::processor.cores1.core.data           40                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::total          119                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher        62250                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        11750                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::processor.cores0.core.data       989840                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::processor.cores1.core.data       495980                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::total      1559820                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::processor.cores0.core.data     0.784946                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::processor.cores1.core.data     0.930233                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::total     0.838028                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher        12450                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        11750                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::processor.cores0.core.data 13559.452055                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::processor.cores1.core.data 12399.500000                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::total 13107.731092                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.hits::cache_hierarchy.l1dcaches0.prefetcher            1                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.hits::processor.cores0.core.data           19                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.hits::processor.cores1.core.data            5                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.hits::total           25                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::cache_hierarchy.l1dcaches0.prefetcher            8                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::cache_hierarchy.l1dcaches1.prefetcher            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::processor.cores0.core.data         2359                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::processor.cores1.core.data         1137                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::total         3510                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher       967000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher       566000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::processor.cores0.core.data    147983178                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::processor.cores1.core.data     70438936                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::total    219955114                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.accesses::cache_hierarchy.l1dcaches0.prefetcher            9                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.accesses::cache_hierarchy.l1dcaches1.prefetcher            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.accesses::processor.cores0.core.data         2378                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.accesses::processor.cores1.core.data         1142                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.accesses::total         3535                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.888889                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.missRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.missRate::processor.cores0.core.data     0.992010                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.missRate::processor.cores1.core.data     0.995622                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.missRate::total     0.992928                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher       120875                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 94333.333333                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::processor.cores0.core.data 62731.317507                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::processor.cores1.core.data 61951.570800                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::total 62665.274644                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.mshrHits::processor.cores0.core.data            1                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrHits::total            1                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher            8                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::processor.cores0.core.data         2358                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::processor.cores1.core.data         1137                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::total         3509                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher       965000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher       564500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::processor.cores0.core.data    147088819                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::processor.cores1.core.data     70154686                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::total    218773005                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.888889                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.991590                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.995622                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::total     0.992645                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher       120625                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 94083.333333                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 62378.634012                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 61701.570800                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::total 62346.253918                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher           37                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches1.prefetcher           13                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l2caches0.prefetcher           10                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l2caches1.prefetcher            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.inst           27                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.data           17                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores1.core.inst          182                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores1.core.data           10                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::total          298                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher          851                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches1.prefetcher          689                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l2caches0.prefetcher         1368                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l2caches1.prefetcher          204                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.inst         1622                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.data          311                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores1.core.inst          131                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores1.core.data            4                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::total         5180                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher     84703550                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher     63726548                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2caches0.prefetcher     97403623                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2caches1.prefetcher     19215312                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.inst    103571510                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.data     22306120                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores1.core.inst      8789020                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores1.core.data       364990                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::total    400080673                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher          888                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches1.prefetcher          702                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l2caches0.prefetcher         1378                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l2caches1.prefetcher          206                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.inst         1649                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.data          328                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores1.core.inst          313                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores1.core.data           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::total         5478                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.958333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches1.prefetcher     0.981481                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l2caches0.prefetcher     0.992743                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l2caches1.prefetcher     0.990291                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.983626                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.data     0.948171                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.418530                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores1.core.data     0.285714                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::total     0.945601                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99534.136310                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 92491.361393                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2caches0.prefetcher 71201.478801                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2caches1.prefetcher 94192.705882                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 63854.198520                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 71723.858521                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 67091.755725                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data 91247.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::total 77235.651158                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher            3                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches1.prefetcher            9                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2caches0.prefetcher           22                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2caches1.prefetcher           14                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::processor.cores0.core.inst           63                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::processor.cores1.core.inst            8                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::processor.cores1.core.data            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::total          120                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher          848                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher          680                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher         1346                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2caches1.prefetcher          190                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst         1559                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          311                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst          123                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.data            3                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::total         5060                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher     84440301                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     63260859                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher     95843747                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2caches1.prefetcher     18473330                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     99410120                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     22228370                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst      8486220                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data       342230                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::total    392485177                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.954955                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.968661                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.976778                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2caches1.prefetcher     0.922330                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.945421                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.948171                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst     0.392971                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.214286                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::total     0.923695                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99575.826651                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 93030.675000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 71206.349926                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 97228.052632                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 63765.311097                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 71473.858521                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 68993.658537                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data 114076.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::total 77566.240514                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.SCUpgradeReq.hits::processor.cores0.core.data          184                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.hits::processor.cores1.core.data          159                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.hits::total          343                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.misses::processor.cores0.core.data          120                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.misses::processor.cores1.core.data           62                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.misses::total          182                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.accesses::processor.cores0.core.data          304                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.accesses::processor.cores1.core.data          221                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.accesses::total          525                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.missRate::processor.cores0.core.data     0.394737                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.missRate::processor.cores1.core.data     0.280543                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.missRate::total     0.346667                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMisses::processor.cores0.core.data          120                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMisses::processor.cores1.core.data           62                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMisses::total          182                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissLatency::processor.cores0.core.data      1783510                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissLatency::processor.cores1.core.data       917973                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissLatency::total      2701483                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissRate::processor.cores0.core.data     0.394737                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissRate::processor.cores1.core.data     0.280543                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissRate::total     0.346667                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.avgMshrMissLatency::processor.cores0.core.data 14862.583333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.SCUpgradeReq.avgMshrMissLatency::processor.cores1.core.data 14806.016129                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.SCUpgradeReq.avgMshrMissLatency::total 14843.313187                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.UpgradeReq.hits::processor.cores0.core.data          578                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3cache.UpgradeReq.hits::processor.cores1.core.data          201                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3cache.UpgradeReq.hits::total          779                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3cache.UpgradeReq.misses::processor.cores0.core.data          173                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.misses::processor.cores1.core.data           14                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.misses::total          187                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.accesses::processor.cores0.core.data          751                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.UpgradeReq.accesses::processor.cores1.core.data          215                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.UpgradeReq.accesses::total          966                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.UpgradeReq.missRate::processor.cores0.core.data     0.230360                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.missRate::processor.cores1.core.data     0.065116                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.missRate::total     0.193582                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMisses::processor.cores0.core.data          173                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMisses::processor.cores1.core.data           14                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMisses::total          187                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissLatency::processor.cores0.core.data      2523930                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissLatency::processor.cores1.core.data       197960                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissLatency::total      2721890                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissRate::processor.cores0.core.data     0.230360                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissRate::processor.cores1.core.data     0.065116                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissRate::total     0.193582                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.avgMshrMissLatency::processor.cores0.core.data 14589.190751                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data        14140                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.UpgradeReq.avgMshrMissLatency::total 14555.561497                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.WritebackDirty.hits::writebacks           46                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.hits::total           46                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::writebacks           46                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::total           46                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l3cache.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.prefetcher.demandMshrMisses         8569                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIssued          316                       # number of hwpf issued (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUnused            3                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUseful           68                       # number of useful prefetch (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l3cache.prefetcher.accuracy     0.215190                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.coverage     0.007873                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInCache           34                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInMSHR          103                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l3cache.prefetcher.pfLate          137                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIdentified          586                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l3cache.prefetcher.pfBufferHit          136                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedDemand           71                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l3cache.prefetcher.pfSpanPage          162                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.tags.tagsInUse  5017.626436                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3cache.tags.totalRefs        10421                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.sampledRefs         8747                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.avgRefs     1.191380                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3cache.tags.warmupTick        78000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   296.064966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher   171.911128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l2caches0.prefetcher   994.845021                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l2caches1.prefetcher    65.910237                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l3cache.prefetcher   115.524650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.inst  1203.494296                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.data  1689.594723                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores1.core.inst    52.713574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores1.core.data   427.567841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.001129                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.000656                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.003795                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l2caches1.prefetcher     0.000251                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l3cache.prefetcher     0.000441                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.inst     0.004591                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.data     0.006445                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores1.core.inst     0.000201                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores1.core.data     0.001631                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::total     0.019141                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1022         3234                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1024         5490                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::1         1374                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::2         1858                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::0           66                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::1          375                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::2         5049                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1022     0.012337                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1024     0.020943                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.tagAccesses       182379                       # Number of tag accesses (Count)
board.cache_hierarchy.l3cache.tags.dataAccesses       182379                       # Number of data accesses (Count)
board.cache_hierarchy.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp         5238                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq         4743                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::SCUpgradeReq         1642                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        49590                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         3509                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         5238                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq          218                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port        70178                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::total        70178                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        70178                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port       559808                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::total       559808                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       559808                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops             52196                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        61431                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        61431    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        61431                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy     12373084                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy     20826493                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests        61431                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests        52587                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                           1000                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples       857.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches1.prefetcher::samples       686.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches0.prefetcher::samples      1351.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches1.prefetcher::samples       191.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l3cache.prefetcher::samples       171.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples      1559.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples      2669.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.inst::samples       123.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples      1140.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000766832                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState          16030                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   8747                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 8747                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.96                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             8747                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0               4181                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1               1334                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                631                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                493                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                450                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                186                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                165                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                151                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                145                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                125                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10               135                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11               149                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12               112                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13               237                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                71                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                67                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                45                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                36                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                22                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                12                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             559808                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         928847961.09420431                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                602633010                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 68895.97                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher        54848                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches1.prefetcher        43904                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches0.prefetcher        86464                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches1.prefetcher        12224                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l3cache.prefetcher        10944                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst        99776                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data       170816                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.inst         7872                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data        72960                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 91005224.952296003699                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches1.prefetcher 72846656.146178603172                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches0.prefetcher 143463312.614412963390                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches1.prefetcher 20282378.023207161576                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l3cache.prefetcher 18158568.806117404252                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 165550928.472146391869                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 283422340.020627796650                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.inst 13061426.685101993382                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 121057125.374116033316                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher          857                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches1.prefetcher          686                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches0.prefetcher         1351                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches1.prefetcher          191                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l3cache.prefetcher          171                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst         1559                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data         2669                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.inst          123                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data         1140                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher     55047439                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches1.prefetcher     39769947                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches0.prefetcher     48400670                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches1.prefetcher     11784820                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l3cache.prefetcher     12417643                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     46311673                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data     78269760                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.inst      4306200                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data     31967355                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     64232.72                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches1.prefetcher     57973.68                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches0.prefetcher     35825.81                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches1.prefetcher     61700.63                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l3cache.prefetcher     72617.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     29706.01                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     29325.50                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.inst     35009.76                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     28041.54                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher        54848                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches1.prefetcher        43904                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches0.prefetcher        86464                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches1.prefetcher        12224                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l3cache.prefetcher        10944                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst        99776                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data       170816                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.inst         7872                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data        72960                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       559808                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst        99776                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores1.core.inst         7872                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total       107648                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher          857                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches1.prefetcher          686                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches0.prefetcher         1351                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches1.prefetcher          191                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l3cache.prefetcher          171                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst         1559                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data         2669                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.inst          123                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data         1140                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         8747                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher     91005225                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches1.prefetcher     72846656                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches0.prefetcher    143463313                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches1.prefetcher     20282378                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l3cache.prefetcher     18158569                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst    165550928                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data    283422340                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.inst     13061427                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data    121057125                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    928847961                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst    165550928                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores1.core.inst     13061427                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total    178612355                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher     91005225                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches1.prefetcher     72846656                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches0.prefetcher    143463313                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches1.prefetcher     20282378                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l3cache.prefetcher     18158569                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst    165550928                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data    283422340                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.inst     13061427                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data    121057125                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total    928847961                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            8747                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          589                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1          650                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          551                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          552                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4          494                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5          533                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6          383                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7          503                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8          657                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9          612                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10          682                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11          565                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12          505                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13          461                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14          528                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15          482                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat          164269257                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat         43735000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat     328275507                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           18780.07                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      37530.07                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           7407                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        84.68                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples         1328                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   420.048193                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   268.370737                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   362.246159                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          287     21.61%     21.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255          292     21.99%     43.60% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383          198     14.91%     58.51% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511          110      8.28%     66.79% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           77      5.80%     72.59% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           34      2.56%     75.15% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895           30      2.26%     77.41% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023           29      2.18%     79.59% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151          271     20.41%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total         1328                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead       559808                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         928.847961                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               7.26                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           7.26                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          84.68                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy      4998000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy      2633730                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy     30380700                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 47327280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy    188371890                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy     72804480                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy    346516080                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   574.948472                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    187063971                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     20020000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT    395606699                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy      4569600                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy      2406030                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy     32072880                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 47327280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy    184642950                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy     75944640                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy    346963380                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   575.690644                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    195558960                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     20020000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT    387111710                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.clk_domain.clock            10                       # Clock period in ticks (Tick)
board.processor.cores0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.processor.cores0.core.numCycles        55564283                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              4.895372                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.204275                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded       15702507                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded       118038                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued      14815595                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued        67592                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined      4430798                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined      2575477                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved         3621                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples     47550918                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.311573                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     0.861392                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0     40919869     86.05%     86.05% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1      1860561      3.91%     89.97% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2      2299407      4.84%     94.80% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3      1528104      3.21%     98.02% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4       942977      1.98%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total     47550918                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult         5924     56.11%     56.11% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv         4623     43.79%     99.91% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     99.91% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     99.91% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     99.91% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     99.91% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     99.91% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     99.91% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc           10      0.09%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass        76197      0.51%      0.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu     11496341     77.60%     78.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult         4557      0.03%     78.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv         2354      0.02%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd           10      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp           26      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt           83      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv           13      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc           66      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead      2462929     16.62%     94.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite       772652      5.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead          286      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite           81      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total     14815595                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.266639                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy              10557                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.000713                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads     77259117                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites     20251271                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses     13857381                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads         1140                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites          494                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses          375                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses     14749380                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses          575                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts       298282                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled           3890                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles        8013365                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.quiesceCycles      4704803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads      2124888                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores       919301                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads       413910                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores       175642                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return       254294      7.42%      7.42% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect       278164      8.11%     15.53% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect         1916      0.06%     15.58% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond      2675092     78.01%     93.59% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond       218526      6.37%     99.96% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.96% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond         1243      0.04%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total      3429235                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return        76837      4.93%      4.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect       101579      6.52%     11.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect         1039      0.07%     11.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond      1223230     78.54%     90.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond       154061      9.89%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          711      0.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total      1557457                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return           69      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect        11731      3.32%      3.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect          346      0.10%      3.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond       330368     93.50%     96.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond        10468      2.96%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond          370      0.10%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total       353352                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return       177456      9.48%      9.48% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect       176585      9.43%     18.91% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect          875      0.05%     18.96% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond      1451860     77.57%     96.53% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond        64461      3.44%     99.97% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     99.97% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond          532      0.03%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total      1871769                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return           15      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect         6742      2.29%      2.30% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect          338      0.11%      2.41% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond       281699     95.71%     98.12% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond         5211      1.77%     99.89% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.89% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond          320      0.11%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total       294325                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget      1174132     34.24%     34.24% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB      1999497     58.31%     92.55% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS       254294      7.42%     99.96% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect         1312      0.04%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total      3429235                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch       125439     35.50%     35.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return       227618     64.42%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect           69      0.02%     99.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect          226      0.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total       353352                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted      2675092                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken      1574295                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect       353352                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss        35301                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted       294992                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted        58360                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups      3429235                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates       294207                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits      2868957                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.836617                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted        42276                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups         3159                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits         1312                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses         1847                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return       254294      7.42%      7.42% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect       278164      8.11%     15.53% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect         1916      0.06%     15.58% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond      2675092     78.01%     93.59% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond       218526      6.37%     99.96% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.96% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond         1243      0.04%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total      3429235                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return       254246     45.38%     45.38% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect        19798      3.53%     48.91% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect         1916      0.34%     49.25% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond       264248     47.16%     96.42% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond        18827      3.36%     99.78% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.78% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond         1243      0.22%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total       560278                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect        11731      3.99%      3.99% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%      3.99% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond       272008     92.45%     96.44% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond        10468      3.56%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total       294207                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect        11731      3.99%      3.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond       272008     92.45%     96.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond        10468      3.56%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total       294207                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups         3159                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits         1312                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses         1847                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          716                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords         3875                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes       356917                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops       356912                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes       179455                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used       177456                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct       177441                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect           15                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts      4429723                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls       114417                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts       246838                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples     46350317                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.245732                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     0.787993                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0     41123868     88.72%     88.72% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1      2040699      4.40%     93.13% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2      1162129      2.51%     95.63% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3      1069695      2.31%     97.94% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4       953926      2.06%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total     46350317                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars        75432                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls       177460                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass        75471      0.66%      0.66% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu      9221515     80.96%     81.63% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult         4292      0.04%     81.66% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv         2327      0.02%     81.68% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd           10      0.00%     81.68% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp           26      0.00%     81.68% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt           79      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv           13      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc           66      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead      1491424     13.09%     94.78% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite       594347      5.22%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead           95      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite           81      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total     11389746                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples       953926                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts     11350370                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps     11389746                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP     11350370                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP     11389746                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     4.895372                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.204275                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs      2085947                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts          370                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts     11251102                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts      1457303                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts       594428                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass        75471      0.66%      0.66% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu      9221515     80.96%     81.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult         4292      0.04%     81.66% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         2327      0.02%     81.68% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd           10      0.00%     81.68% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp           26      0.00%     81.68% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt           79      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv           13      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc           66      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead      1491424     13.09%     94.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite       594347      5.22%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead           95      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite           81      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total     11389746                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl      1871769                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl      1692906                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl       178863                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl      1451860                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl       419909                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall       177460                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn       177456                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles      2748741                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles     39199156                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles      5025369                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles       329653                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles       247999                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved      1804569                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred       107529                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts     17459626                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts       400098                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts     14517313                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches      2374331                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts      2352856                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts       784130                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.261271                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegReads          337                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites          243                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads     17803017                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites     10949495                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs      3136986                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads         1416                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numMiscRegWrites          483                       # Number of times the Misc registers were written (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches      2255103                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles     44356971                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles       709026                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.cacheLines      2410835                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes       149406                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples     47550918                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     0.402560                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     1.129417                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0     41467197     87.21%     87.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1       925805      1.95%     89.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2       908026      1.91%     91.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3       599308      1.26%     92.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4      3650582      7.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total     47550918                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts     19093136                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.343622                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches      3429235                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.061717                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles      2839434                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles       247999                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles     10098075                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles     10982053                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts     15820545                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts        70628                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts      2124888                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts       919301                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts        40968                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents        25057                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents     10949963                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents          522                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect       146454                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect       112375                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts       258829                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit     13911645                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount     13857756                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst      8782574                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst     11057171                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.249400                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.794288                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.lsq0.forwLoads       195091                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads       667585                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation          522                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores       290657                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads           64                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache          109                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples      1457303                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean    11.175655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev   153.792829                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9      1435451     98.50%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19         1889      0.13%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29          417      0.03%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39          391      0.03%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49          749      0.05%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59          599      0.04%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69          691      0.05%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79          260      0.02%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89          160      0.01%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99          154      0.01%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109          124      0.01%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119          200      0.01%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129          313      0.02%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139          263      0.02%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149          144      0.01%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159           76      0.01%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169           95      0.01%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179           74      0.01%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189           67      0.00%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199           90      0.01%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209           79      0.01%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219           97      0.01%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229           65      0.00%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239           47      0.00%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249           51      0.00%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259           45      0.00%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269           36      0.00%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279           82      0.01%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289           91      0.01%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299           96      0.01%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows        14407      0.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value        31101                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total      1457303                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores0.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores0.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores0.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.dtb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores0.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores0.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores0.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.itb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.numTransitions          482                       # Number of power state transitions (Count)
board.processor.cores0.core.power_state.ticksClkGated::samples          241                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::mean 195230.041494                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::stdev 814277.174553                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::1000-5e+10          241    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::min_value         4820                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::max_value     10827930                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::total          241                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    555640230                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::CLK_GATED     47050440                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles       247999                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles      3039908                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles     22260454                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles      3010656                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles      4983234                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles     14008667                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts     16919107                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents        40153                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents      1972094                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents      5707846                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents      8169569                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands     13149601                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups     21716818                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups     21393629                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups          357                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps      9030919                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps      4118682                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing         6671                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing         6346                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts       585311                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads        61208502                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes       32842619                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts     11350370                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps     11389746                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          726                       # Number of system calls (Count)
board.processor.cores1.clk_domain.clock            10                       # Clock period in ticks (Tick)
board.processor.cores1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.processor.cores1.core.numCycles        36433520                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi             15.014318                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.066603                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded        4537323                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded       112271                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued       4195890                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued        45716                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined      2185906                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined      1407866                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved         3420                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples     35661685                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.117658                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     0.564249                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0     33767922     94.69%     94.69% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1       727330      2.04%     96.73% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2       418744      1.17%     97.90% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3       359684      1.01%     98.91% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4       388005      1.09%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total     35661685                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass        72395      1.73%      1.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu      2542565     60.60%     62.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult          754      0.02%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv          164      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     62.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead      1290293     30.75%     93.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite       289707      6.90%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite           12      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total      4195890                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.115166                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate              0                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads     44099157                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites      6835796                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses      3563005                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads           24                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites           12                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses           12                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses      4123483                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses           12                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts       163456                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled            732                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles         771835                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles     23439339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads      1105454                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores       426892                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads       461757                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores       181697                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return        14323      0.84%      0.84% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect        19033      1.11%      1.95% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect          485      0.03%      1.98% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond      1392129     81.33%     83.31% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond       285213     16.66%     99.97% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.97% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond          454      0.03%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total      1711637                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return         7083      0.62%      0.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect        11897      1.03%      1.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect          376      0.03%      1.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond       916126     79.67%     81.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond       214199     18.63%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond          271      0.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total      1149952                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return           16      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect         5773      4.58%      4.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect           76      0.06%      4.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond       114875     91.05%     95.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond         5259      4.17%     99.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond          162      0.13%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total       126161                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return         7238      1.29%      1.29% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect         7135      1.27%      2.56% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect          109      0.02%      2.58% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond       475997     84.75%     87.32% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond        71014     12.64%     99.97% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%     99.97% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond          183      0.03%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total       561676                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return           10      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect         3113      2.93%      2.94% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect           76      0.07%      3.01% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond       100169     94.35%     97.37% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond         2646      2.49%     99.86% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.86% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond          151      0.14%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total       106165                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget       837257     48.92%     48.92% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB       859428     50.21%     99.13% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS        14320      0.84%     99.96% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect          632      0.04%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total      1711637                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch        90052     71.38%     71.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return        35894     28.45%     99.83% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect           16      0.01%     99.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect          199      0.16%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total       126161                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted      1392129                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken       594469                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect       126161                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss        17761                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted       104443                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted        21718                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups      1711637                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates       104189                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits      1470387                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.859053                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted        22796                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups          939                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits          632                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses          307                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return        14323      0.84%      0.84% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect        19033      1.11%      1.95% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect          485      0.03%      1.98% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond      1392129     81.33%     83.31% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond       285213     16.66%     99.97% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.97% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond          454      0.03%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total      1711637                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return        14322      5.94%      5.94% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect         9857      4.09%     10.02% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect          485      0.20%     10.22% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond       206139     85.45%     95.67% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond         9993      4.14%     99.81% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.81% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond          454      0.19%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total       241250                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect         5773      5.54%      5.54% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%      5.54% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond        93157     89.41%     94.95% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond         5259      5.05%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total       104189                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect         5773      5.54%      5.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      5.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond        93157     89.41%     94.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond         5259      5.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total       104189                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups          939                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits          632                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses          307                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords          238                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords         1177                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes        26601                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops        26596                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes        19356                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used         7238                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct         7228                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect           10                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.commitSquashedInsts      2186554                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls       108851                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts       108417                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples     35047795                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.070295                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     0.440993                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0     33918252     96.78%     96.78% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1       481634      1.37%     98.15% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2       204001      0.58%     98.73% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3       201581      0.58%     99.31% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4       242327      0.69%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total     35047795                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars        71918                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls         7244                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass        71918      2.92%      2.92% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu      1542383     62.60%     65.52% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult          753      0.03%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv          164      0.01%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead       652302     26.48%     92.04% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite       196155      7.96%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total      2463687                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples       242327                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts      2426585                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps      2463687                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP      2426585                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP      2463687                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi    15.014318                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.066603                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs       848469                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts           12                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts      2321256                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts       618558                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts       196167                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass        71918      2.92%      2.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu      1542383     62.60%     65.52% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult          753      0.03%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv          164      0.01%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead       652302     26.48%     92.04% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite       196155      7.96%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total      2463687                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl       561676                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl       554146                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl         7530                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl       475997                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl        85679                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall         7244                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn         7238                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles       487150                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles     33476226                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles      1332609                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles       256494                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles       109206                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved       722847                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred        18156                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts      5558080                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts        56271                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts      4032434                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches       832160                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts      1193901                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts       307945                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     0.110679                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegReads           12                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads      4835978                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites      2420651                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs      1501846                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads          489                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches       874380                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles     35097312                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles       253900                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.icacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores1.core.fetch.cacheLines       347042                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes        13078                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples     35661685                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     0.190597                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     0.805761                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0     33488863     93.91%     93.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1       428324      1.20%     95.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2       186799      0.52%     95.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3       235693      0.66%     96.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4      1322006      3.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total     35661685                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts      6750837                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.185292                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches      1711637                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.046980                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles       437315                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles       109206                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles      9783142                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles     12075156                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts      4649594                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts        10349                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts      1105454                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts       426892                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts        38816                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents        25616                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents     12042613                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents          378                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect        35468                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect        89964                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts       125432                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit      3602819                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount      3563017                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst      1752755                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst      2677070                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.097795                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.654729                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.lsq0.forwLoads        35854                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads       486896                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses          165                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation          378                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores       196981                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads           42                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache           95                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples       618558                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean    24.096065                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev   111.391404                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9       588850     95.20%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19         1877      0.30%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::20-29          671      0.11%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::30-39          575      0.09%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49          610      0.10%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59          380      0.06%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69          196      0.03%     95.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79          218      0.04%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89          111      0.02%     95.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99          107      0.02%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::100-109          110      0.02%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119          139      0.02%     96.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::120-129          165      0.03%     96.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139          126      0.02%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149          120      0.02%     96.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::150-159           68      0.01%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169          115      0.02%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::170-179           85      0.01%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::180-189           76      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::190-199           45      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::200-209           54      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219           77      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::220-229           70      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239           73      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249           62      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259           77      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::260-269           87      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279          127      0.02%     96.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289          143      0.02%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::290-299          188      0.03%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows        22956      3.71%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value        24091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total       618558                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores1.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores1.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores1.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.dtb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores1.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores1.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores1.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.itb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    602690670                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.numTransitions          443                       # Number of power state transitions (Count)
board.processor.cores1.core.power_state.ticksClkGated::samples          222                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::mean 793059.144144                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::stdev 8851728.685929                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::min_value         7990                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::max_value    131656460                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::total          222                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON    426631540                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::CLK_GATED    176059130                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles       109206                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles       628367                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles     23795192                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles      2402150                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles      1371108                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles      7355662                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts      5220906                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents       146712                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents      1999015                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.LQFullEvents      6015175                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.SQFullEvents      1215383                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands      3437868                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups      6619785                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups      6549062                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups           12                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps      1644383                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps      1793485                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing         4945                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing         4861                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts       572803                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads        39451978                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes        9918578                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts      2426585                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps      2463687                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
