$date
	Sat Mar 23 10:17:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module flipflopb $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # rst $end
$var reg 1 $ q $end
$upscope $end
$scope module tb $end
$var wire 1 % ql $end
$var wire 1 & qfc $end
$var wire 1 ' qf $end
$var wire 1 ( fclk $end
$var wire 1 ) clk $end
$var reg 1 * d $end
$var reg 1 + rst $end
$scope module clkgen $end
$var reg 1 ) clk $end
$upscope $end
$scope module fclkgen $end
$var reg 1 ( clk $end
$upscope $end
$scope module ff $end
$var wire 1 ) clk $end
$var wire 1 * d $end
$var wire 1 + rst $end
$var reg 1 ' q $end
$upscope $end
$scope module ffc $end
$var wire 1 ) clk $end
$var wire 1 ' d $end
$var wire 1 + rst $end
$var reg 1 & q $end
$upscope $end
$scope module l $end
$var wire 1 * d $end
$var wire 1 ) en $end
$var wire 1 + rst $end
$var reg 1 % q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
x'
x&
x%
x$
z#
z"
z!
$end
#5
0'
0&
0%
1+
1(
#10
0(
1)
#15
1(
0+
#20
1*
0(
0)
#25
1(
#30
1'
1%
0(
1)
#35
0%
0*
1(
#40
0(
0)
#45
1(
#50
1&
0'
0(
1)
#55
1%
1*
1(
#60
0(
0)
#65
0*
1(
#70
0&
0%
0(
1)
#75
1(
#80
0(
0)
#85
1(
#90
0(
1)
#95
1(
#100
0(
0)
#105
1(
#110
0(
1)
#115
1(
#120
0(
0)
#125
1(
#130
0(
1)
#135
1(
#140
0(
0)
#145
1(
#150
0(
1)
#155
1(
#160
0(
0)
#165
1(
#170
0(
1)
#175
1(
#180
0(
0)
#185
1(
#190
0(
1)
#195
1(
#200
0(
0)
