#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri May 12 07:48:53 2017
# Process ID: 3253
# Current directory: /home/centos/fpgawesome
# Command line: vivado -mode tcl
# Log file: /home/centos/fpgawesome/vivado.log
# Journal file: /home/centos/fpgawesome/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/centos/fpgawesome/fpgawesome.xpr
update_compile_order -fileset sources_1
add_files {/home/centos/fpgawesome/fpgawesome.srcs/sources_1/mac_topentity_0.vhdl /home/centos/fpgawesome/fpgawesome.srcs/sources_1/mac_outputverifier_soutputverifier.vhdl /home/centos/fpgawesome/fpgawesome.srcs/sources_1/mac_stimuligenerator_sstimuligenerator.vhdl /home/centos/fpgawesome/fpgawesome.srcs/sources_1/new/or_gate.vhd /home/centos/fpgawesome/fpgawesome.srcs/sources_1/mac_topentity.vhdl /home/centos/fpgawesome/fpgawesome.srcs/sources_1/mac_mealy.vhdl /home/centos/fpgawesome/fpgawesome.srcs/sources_1/mac_expectedoutput.vhdl /home/centos/fpgawesome/fpgawesome.srcs/sources_1/mac_testinput.vhdl /home/centos/fpgawesome/fpgawesome.srcs/sources_1/mac_testbench.vhdl /home/centos/fpgawesome/fpgawesome.srcs/sources_1/mac_types.vhdl}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source mac_testbench.tcl
run 5 us
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property part xc7k325tiffv900-2L [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
close_project
open_project /home/centos/wavegen/wavegen.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/centos/fpgawesome/fpgawesome.xpr
update_compile_order -fileset sources_1
config_webtalk -user on
set_property part xc7k70tfbg676-1 [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
