
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003927                       # Number of seconds simulated (Second)
simTicks                                   3927194000                       # Number of ticks simulated (Tick)
finalTick                                  4919620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     39.57                       # Real time elapsed on the host (Second)
hostTickRate                                 99253176                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680120                       # Number of bytes of host memory used (Byte)
simInsts                                     16017233                       # Number of instructions simulated (Count)
simOps                                       16286793                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   404807                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     411620                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          7854388                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        14383706                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        5                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       14377073                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     12                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                26102                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             19331                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             7854207                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.830493                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.182450                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3627647     46.19%     46.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    650435      8.28%     54.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    853935     10.87%     65.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1035417     13.18%     78.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    713714      9.09%     87.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    348370      4.44%     92.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    229617      2.92%     94.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    222467      2.83%     97.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    172605      2.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               7854207                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   11165     16.02%     16.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     16.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     16.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     16.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     16.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     16.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     16.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     16.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     16.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     16.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     16.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  58518     83.95%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     15      0.02%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     6      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       9657518     67.17%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      1807412     12.57%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       903696      6.29%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1105231      7.69%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       903216      6.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       14377073                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.830451                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               69704                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004848                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 29188028                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                10687400                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10656434                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  7490034                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 3722417                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         3715522                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    10672497                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     3774280                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          14372341                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1105212                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      4725                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              101420                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2008426                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1507637                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       903214                       # Number of stores executed (Count)
system.cpu.numRate                           1.829849                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             181                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    14357591                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      14357591                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.547055                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.547055                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.827971                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.827971                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   14575204                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7641644                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    6426619                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     4522863                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4522914                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   8335514                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1106962                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        904130                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        31187                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       262275                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1510757                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1510654                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               933                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               906072                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   20                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  906058                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999985                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       7                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              74                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               74                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           22300                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               931                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      7850903                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.841678                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.199905                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         5327422     67.86%     67.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          635535      8.10%     75.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           83622      1.07%     77.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           90150      1.15%     78.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           19245      0.25%     78.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            4152      0.05%     78.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           94692      1.21%     79.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           48962      0.62%     80.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1547123     19.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      7850903                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             14458839                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               14458839                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2007051                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1103883                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1506189                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          3713024                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    11045068                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      9742282     67.38%     67.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            2      0.00%     67.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     67.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     67.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     67.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     67.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     67.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      1806336     12.49%     79.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       903168      6.25%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1103883      7.63%     93.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       903168      6.25%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     14458839                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1547123                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1922360                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1922360                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1922360                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1922360                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        85796                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           85796                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        85796                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          85796                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   5625262500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   5625262500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   5625262500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   5625262500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2008156                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2008156                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2008156                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2008156                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.042724                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.042724                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.042724                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.042724                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 65565.556669                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 65565.556669                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 65565.556669                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 65565.556669                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1089                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           97                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           26                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      41.884615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           97                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        54416                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             54416                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        15360                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         15360                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        15360                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        15360                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        70436                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        70436                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        70436                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        70436                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4614280000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4614280000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4614280000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4614280000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.035075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.035075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.035075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.035075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 65510.250440                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 65510.250440                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 65510.250440                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 65510.250440                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  70432                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1019192                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1019192                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        85796                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         85796                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5625262500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5625262500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1104988                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1104988                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.077644                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.077644                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 65565.556669                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 65565.556669                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        15360                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        15360                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        70436                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        70436                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4614280000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4614280000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.063744                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.063744                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 65510.250440                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 65510.250440                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       903168                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         903168                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data       903168                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       903168                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1873318                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              70432                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              26.597541                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          849                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            8103056                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           8103056                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1579494                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               4046877                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2101856                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                124948                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1032                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               905191                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               14494482                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1914726                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       14502237                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1510757                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             906065                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5938447                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2068                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   1913717                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    92                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            7854207                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.846439                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.023830                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5505810     70.10%     70.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       53      0.00%     70.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    32920      0.42%     70.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                       11      0.00%     70.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   936095     11.92%     82.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      907      0.01%     82.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   169906      2.16%     84.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        2      0.00%     84.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1208503     15.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              7854207                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.192346                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.846387                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1913708                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1913708                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1913708                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1913708                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            9                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               9                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            9                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              9                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       487000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       487000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       487000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       487000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1913717                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1913717                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1913717                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1913717                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 54111.111111                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 54111.111111                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 54111.111111                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 54111.111111                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 4                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            6                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             6                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            6                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            6                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            3                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       226500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       226500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       226500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       226500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        75500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        75500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        75500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        75500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      4                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1913708                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1913708                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            9                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             9                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       487000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       487000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1913717                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1913717                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 54111.111111                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 54111.111111                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            6                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            3                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       226500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       226500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        75500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        75500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    7                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  4                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               1.750000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            7654872                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           7654872                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1032                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     584050                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     5183                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               14485131                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   23                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1106962                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  904130                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     5                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         5                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            916                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           20                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  936                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 14372069                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                14371956                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   9933456                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  14881450                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.829800                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.667506                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    3075                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   4                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    958                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     24                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1103883                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             13.054537                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            43.109358                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1018228     92.24%     92.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   83      0.01%     92.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                19434      1.76%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   37      0.00%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   28      0.00%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   22      0.00%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   42      0.00%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  214      0.02%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  156      0.01%     94.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  458      0.04%     94.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              12089      1.10%     95.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 25      0.00%     95.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 39      0.00%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                623      0.06%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              38151      3.46%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3163      0.29%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                669      0.06%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2180      0.20%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                525      0.05%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                196      0.02%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                365      0.03%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                270      0.02%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                221      0.02%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                171      0.02%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                191      0.02%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                248      0.02%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                429      0.04%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                193      0.02%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                401      0.04%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                525      0.05%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             4507      0.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1103883                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1032                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1613143                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3833198                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2175275                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                231559                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               14493051                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 71374                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 130590                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                     74                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            16505709                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    30276426                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14593303                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  3616664                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              16466796                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    38906                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    557531                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         20783632                       # The number of ROB reads (Count)
system.cpu.rob.writes                        28965607                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 14357591                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   14357591                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  19392                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     19393                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     1                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 19392                       # number of overall hits (Count)
system.l2.overallHits::total                    19393                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                51044                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   51046                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   2                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               51044                       # number of overall misses (Count)
system.l2.overallMisses::total                  51046                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst          210000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      4300738000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         4300948000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         210000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     4300738000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        4300948000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              70436                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 70439                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             70436                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                70439                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.724686                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.724684                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.724686                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.724684                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst       105000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 84255.505054                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    84256.317831                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst       105000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 84255.505054                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   84256.317831                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                46647                       # number of writebacks (Count)
system.l2.writebacks::total                     46647                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst                2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            51044                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               51046                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           51044                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              51046                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst       180000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3790338000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3790518000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       180000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3790338000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3790518000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.724686                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.724684                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.724686                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.724684                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst        90000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 74256.288692                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 74256.905536                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        90000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 74256.288692                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 74256.905536                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          51109                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           52                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             52                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst               1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst             2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       210000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       210000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              3                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.666667                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.666667                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst       105000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total       105000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       180000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       180000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.666667                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        90000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        90000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          19392                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             19392                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        51044                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           51044                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   4300738000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   4300738000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        70436                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         70436                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.724686                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.724686                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 84255.505054                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 84255.505054                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        51044                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        51044                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   3790338000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   3790338000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.724686                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.724686                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 74256.288692                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 74256.288692                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            4                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                4                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            4                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            4                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        54416                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            54416                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        54416                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        54416                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       135643                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      51109                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.653994                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       6.778817                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        24.767735                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4064.453448                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.006047                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.992298                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  110                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  651                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3146                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  189                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1178101                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1178101                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     46647.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     51043.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000150844500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2822                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2822                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              142920                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              43883                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       51045                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      46647                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     51045                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    46647                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 51045                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                46647                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   38892                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   11103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1048                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1659                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2594                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   3148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2939                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2924                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2822                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.119064                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.995114                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     17.136171                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            778     27.57%     27.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          1988     70.45%     98.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47            27      0.96%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             9      0.32%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             3      0.11%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            3      0.11%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            2      0.07%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            2      0.07%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            1      0.04%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      0.04%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            2      0.07%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.04%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1      0.04%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            1      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2822                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2822                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.526577                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.502019                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.923809                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             2094     74.20%     74.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               33      1.17%     75.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              654     23.18%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               26      0.92%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               10      0.35%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      0.11%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2822                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3266880                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2985408                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              831861120.17893684                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              760188572.29869461                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3927209000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      40199.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      3266752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2984832                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 32593.245966458493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 831828526.932970404625                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 760041902.691845536232                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        51043                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        46647                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst        37500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1684023750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  96486340000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32992.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2068436.13                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      3266624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3266752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2985408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2985408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        51041                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           51043                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        46647                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          46647                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          32593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      831795934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         831828527                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        32593                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         32593                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    760188572                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        760188572                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    760188572                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         32593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     831795934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1592017099                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                51045                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               46638                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         4155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2820                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3667                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               726967500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             255225000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1684061250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14241.70                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32991.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               46420                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              42590                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.32                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         8675                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   720.651066                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   562.481094                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   361.154427                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          520      5.99%      5.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          961     11.08%     17.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          596      6.87%     23.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          502      5.79%     29.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          518      5.97%     35.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          404      4.66%     40.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          467      5.38%     45.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          501      5.78%     51.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4206     48.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         8675                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3266880                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            2984832                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              831.861120                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              760.041903                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                6.50                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.94                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.12                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        30259320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        16075620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      170346120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     112360500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 309778560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1328997180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    390153600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2357970900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   600.421293                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    992041000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    131040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2807411500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        31765860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        16868775                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      194465040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     131089860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 309778560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1358791080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    364935360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2407694535                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   613.082658                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    927651500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    131040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2871467000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               51043                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         46647                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              4199                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          51045                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       152934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  152934                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      6252160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6252160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              51045                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    51045    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                51045                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           307274500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          267652750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         101891                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        50846                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              70436                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       101063                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            4                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            20478                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         70436                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           11                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       211300                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 211311                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7990272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 7990784                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           51109                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2985408                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            121548                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002592                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.050842                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  121233     99.74%     99.74% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     315      0.26%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              121548                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4919620000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          124857500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              6000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         105648000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        140875                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        70435                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             315                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          315                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000031                       # Number of seconds simulated (Second)
simTicks                                     31132000                       # Number of ticks simulated (Tick)
finalTick                                  4950752000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.11                       # Real time elapsed on the host (Second)
hostTickRate                                291216397                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     16027555                       # Number of instructions simulated (Count)
simOps                                       16299131                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                149749198                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  152265826                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            62264                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           22181                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      265                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          19623                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     65                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                10155                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5636                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 105                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               36707                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.534585                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.410190                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     29891     81.43%     81.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2348      6.40%     87.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1387      3.78%     91.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       870      2.37%     93.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       753      2.05%     96.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       538      1.47%     97.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       473      1.29%     98.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       225      0.61%     99.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       222      0.60%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 36707                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      91     15.69%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     15.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    296     51.03%     66.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   193     33.28%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          497      2.53%      2.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         12218     62.26%     64.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           37      0.19%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            19      0.10%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           15      0.08%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4647     23.68%     88.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2190     11.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          19623                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.315158                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 580                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029557                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    76007                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   32288                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           17689                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      598                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     326                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             266                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       19379                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         327                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             19257                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4529                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       373                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  77                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6681                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3272                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2152                       # Number of stores executed (Count)
system.cpu.numRate                           0.309280                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             187                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           25557                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10322                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12338                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               6.032164                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          6.032164                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.165778                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.165778                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      19867                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     12563                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        266                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2964                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       3084                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2359                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      156                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4860                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2446                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          550                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          140                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5672                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3958                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               419                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 2033                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  263                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1691                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.831776                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     453                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             638                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              625                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           90                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           10224                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               739                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        34632                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.356664                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.325473                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           30865     89.12%     89.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1397      4.03%     93.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             664      1.92%     95.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             331      0.96%     96.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             360      1.04%     97.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             188      0.54%     97.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             129      0.37%     97.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             104      0.30%     98.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             594      1.72%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        34632                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10336                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12352                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4309                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2693                       # Number of loads committed (Count)
system.cpu.commit.amos                             78                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          78                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2246                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11524                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   208                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           78      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7913     64.06%     64.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.25%     64.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2693     21.80%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1616     13.08%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12352                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           594                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4814                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4814                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4814                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4814                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          777                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             777                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          777                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            777                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     74793993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     74793993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     74793993                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     74793993                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5591                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5591                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5591                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5591                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.138973                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.138973                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.138973                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.138973                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 96259.965251                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 96259.965251                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 96259.965251                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 96259.965251                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         5304                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           70                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           70                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      75.771429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           70                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          342                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               342                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          439                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           439                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          439                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          439                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     35852499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     35852499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     35852499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     35852499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.060454                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.060454                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.060454                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.060454                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 106072.482249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 106072.482249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 106072.482249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 106072.482249                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    345                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3371                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3371                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          682                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           682                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     66488500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     66488500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         4053                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         4053                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.168270                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.168270                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 97490.469208                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 97490.469208                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          368                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          368                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     33229500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     33229500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.077473                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.077473                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 105826.433121                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 105826.433121                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           75                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              75                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       290000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       290000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           78                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           78                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.038462                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.038462                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 96666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 96666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       287000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       287000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.038462                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.038462                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 95666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 95666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1443                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1443                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           95                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           95                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      8305493                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      8305493                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1538                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1538                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.061769                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.061769                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 87426.242105                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 87426.242105                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           71                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           71                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           24                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           24                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      2622999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      2622999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015605                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015605                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 109291.625000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 109291.625000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               178333                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1369                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             130.265157                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          775                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          164                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              23021                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             23021                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     9134                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22218                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4174                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   416                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    765                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1574                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    97                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  24991                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   359                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8319                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          24580                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5672                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2157                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         24417                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1716                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  420                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2682                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3240                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   232                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              36707                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.772005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.121230                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    31486     85.78%     85.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      455      1.24%     87.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      501      1.36%     88.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      500      1.36%     89.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      504      1.37%     91.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      585      1.59%     92.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      324      0.88%     93.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      320      0.87%     94.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     2032      5.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                36707                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.091096                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.394771                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2934                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2934                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2934                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2934                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          306                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             306                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          306                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            306                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     26302499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     26302499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     26302499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     26302499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3240                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3240                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3240                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3240                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.094444                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.094444                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.094444                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.094444                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 85955.879085                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 85955.879085                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 85955.879085                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 85955.879085                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          154                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      51.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          242                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               242                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           63                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           63                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          243                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          243                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          243                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          243                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     21273499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     21273499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     21273499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     21273499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.075000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.075000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.075000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.075000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 87545.263374                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 87545.263374                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 87545.263374                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 87545.263374                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    242                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2934                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2934                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          306                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           306                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     26302499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     26302499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3240                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3240                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.094444                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.094444                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 85955.879085                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 85955.879085                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           63                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           63                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          243                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          243                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     21273499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     21273499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.075000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.075000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 87545.263374                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 87545.263374                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1995018                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                498                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4006.060241                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          108                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              13202                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             13202                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       765                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6140                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1798                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  22523                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  104                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4860                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2446                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   265                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        51                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1709                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             98                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          735                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  833                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    18533                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17955                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      9348                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     15645                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.288369                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597507                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         151                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2175                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    834                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   57                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     61                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             34.235054                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            79.886752                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2244     83.33%     83.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   18      0.67%     84.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   11      0.41%     84.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    3      0.11%     84.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    2      0.07%     84.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     84.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    3      0.11%     84.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.04%     84.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.07%     84.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.04%     84.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  6      0.22%     85.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 22      0.82%     85.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 82      3.04%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 11      0.41%     89.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  4      0.15%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 62      2.30%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 14      0.52%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 12      0.45%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 92      3.42%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 33      1.23%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  8      0.30%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.04%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  3      0.11%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  9      0.33%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  6      0.22%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  9      0.33%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               33      1.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              804                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    765                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     9426                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    9456                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           8927                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4229                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3904                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  23912                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    988                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1910                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1437                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               21791                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       31929                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    24942                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      232                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11472                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    10361                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      40                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1812                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            56406                       # The number of ROB reads (Count)
system.cpu.rob.writes                           47181                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10322                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12338                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     24                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        25                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    24                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       25                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  219                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  340                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     559                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 219                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 340                       # number of overall misses (Count)
system.l2.overallMisses::total                    559                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        20645000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        35581000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           56226000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       20645000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       35581000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          56226000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                243                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                341                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   584                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               243                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               341                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  584                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.901235                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.997067                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.957192                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.901235                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.997067                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.957192                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 94269.406393                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data       104650                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    100583.184258                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 94269.406393                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data       104650                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   100583.184258                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  744                       # number of writebacks (Count)
system.l2.writebacks::total                       744                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              219                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              340                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 559                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             219                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             340                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                559                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     18465000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     32141000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       50606000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     18465000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     32141000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      50606000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.901235                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.997067                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.957192                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.901235                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.997067                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.957192                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 84315.068493                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 94532.352941                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 90529.516995                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 84315.068493                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 94532.352941                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 90529.516995                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            746                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              24                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 24                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           219                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              219                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     20645000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     20645000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          243                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            243                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.901235                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.901235                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 94269.406393                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 94269.406393                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          219                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          219                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     18465000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     18465000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.901235                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.901235                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 84315.068493                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 84315.068493                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               27                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  27                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2862000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2862000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             27                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                27                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data       106000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total       106000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           27                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              27                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      2592000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      2592000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        96000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        96000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     32719000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     32719000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996815                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996815                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 104533.546326                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 104533.546326                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     29549000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     29549000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 94405.750799                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 94405.750799                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          242                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              242                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          242                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          242                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          342                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              342                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          342                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          342                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        17449                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4842                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.603676                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      94.241555                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       101.628585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3900.129860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.023008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.024812                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.952180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  199                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1080                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2658                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  159                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      10114                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     10114                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       743.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       218.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       341.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000011560250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1609                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                704                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         559                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        743                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       559                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      743                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.89                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   559                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  743                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     294                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     155                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      12.688889                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     12.384687                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      2.720480                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6                 1      2.22%      2.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                 1      2.22%      4.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 4      8.89%     13.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                3      6.67%     20.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                6     13.33%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                8     17.78%     51.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                3      6.67%     57.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                7     15.56%     73.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                5     11.11%     84.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                5     11.11%     95.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                1      2.22%     97.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                1      2.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            45                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.644444                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.598670                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.299573                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               35     77.78%     77.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      2.22%     80.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2      4.44%     84.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4      8.89%     93.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3      6.67%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            45                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   35776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                47552                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1149171270.71823215                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1527431581.65231919                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      31126500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      23906.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        47936                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 448156237.954516291618                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 701015032.763715863228                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1539766157.008865594864                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          218                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          341                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          743                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9424750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     17719500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    798478250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     43232.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     51963.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1074667.90                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          35904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        47552                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        47552                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          218                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          343                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             561                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          743                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            743                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      448156238                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      705126558                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1153282796                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    448156238                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     448156238                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1527431582                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1527431582                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1527431582                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     448156238                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     705126558                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2680714377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  559                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 749                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           55                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           76                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           67                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                16663000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2795000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           27144250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                29808.59                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           48558.59                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 307                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                529                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            54.92                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           70.63                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          464                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   177.517241                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   131.195037                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   165.262615                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          193     41.59%     41.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          160     34.48%     76.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           61     13.15%     89.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           19      4.09%     93.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           15      3.23%     96.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            7      1.51%     98.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            5      1.08%     99.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.22%     99.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            3      0.65%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          464                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 35776                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              47936                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1149.171271                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1539.766157                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   21.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.98                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              12.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               63.91                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1313760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          675510                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        2056320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1200600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     14053920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       120000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      21878670                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   702.771104                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       188750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     29903250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2056320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1085370                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1934940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2709180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     14145690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        42720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      24432780                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   784.812412                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE         1250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     30090750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 535                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           743                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 27                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                27                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            532                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1865                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1865                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        83520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    83520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                559                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      559    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  559                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4396500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            3023500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1303                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          744                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                560                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         1086                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          242                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict                5                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                27                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               27                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            243                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           314                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          727                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1031                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1758                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   74944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             746                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     47616                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1330                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000752                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.027420                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1329     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       1      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1330                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     31132000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1169500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            363000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            517500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1171                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          587                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               1                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
