Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jul 16 12:40:34 2024
| Host         : 55af09ee5a4b running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mz7020_som_base_wrapper_timing_summary_routed.rpt -pb mz7020_som_base_wrapper_timing_summary_routed.pb -rpx mz7020_som_base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mz7020_som_base_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.622        0.000                      0                 1272        0.045        0.000                      0                 1272        3.000        0.000                       0                   643  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                     ------------       ----------      --------------
clk_fpga_0                                {0.000 5.000}      10.000          100.000         
mz7020_som_base_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_mz7020_som_base_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_mz7020_som_base_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                  7.845        0.000                       0                     1  
mz7020_som_base_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_mz7020_som_base_clk_wiz_0_0          3.622        0.000                      0                 1272        0.045        0.000                      0                 1272        4.020        0.000                       0                   638  
  clkfbout_mz7020_som_base_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                                                      clk_out1_mz7020_som_base_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                clkfbout_mz7020_som_base_clk_wiz_0_0                                        
(none)                                                                      clk_out1_mz7020_som_base_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mz7020_som_base_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  mz7020_som_base_i/clk_wiz_0/inst/clk_in1
  To Clock:  mz7020_som_base_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mz7020_som_base_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mz7020_som_base_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mz7020_som_base_clk_wiz_0_0
  To Clock:  clk_out1_mz7020_som_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@10.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 2.263ns (35.354%)  route 4.138ns (64.646%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.650     1.650    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.963     3.069    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.193 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.735     3.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.053 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.681     4.734    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.858 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.943     5.801    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124     5.925 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     5.925    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.457 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.457    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.571 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.571    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.905 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.815     7.720    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.331     8.051 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.051    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.525    11.525    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.104    11.629    
                         clock uncertainty           -0.074    11.555    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.118    11.673    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@10.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.145ns (34.037%)  route 4.157ns (65.963%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.650     1.650    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.963     3.069    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.193 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.735     3.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.053 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.681     4.734    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.858 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.943     5.801    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124     5.925 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     5.925    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.457 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.457    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.571 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.571    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.793 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.834     7.627    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.325     7.952 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     7.952    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.525    11.525    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.104    11.629    
                         clock uncertainty           -0.074    11.555    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.118    11.673    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@10.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 2.217ns (36.169%)  route 3.913ns (63.831%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.650     1.650    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.963     3.069    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.193 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.735     3.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.053 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.681     4.734    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.858 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.943     5.801    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124     5.925 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     5.925    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.457 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.457    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.571 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.571    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.884 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.589     7.474    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.306     7.780 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     7.780    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.525    11.525    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.104    11.629    
                         clock uncertainty           -0.074    11.555    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.081    11.636    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.636    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@10.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 2.121ns (35.559%)  route 3.844ns (64.441%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.650     1.650    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.963     3.069    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.193 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.735     3.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.053 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.681     4.734    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.858 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.943     5.801    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124     5.925 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     5.925    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.457 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.457    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.791 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.521     7.312    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.303     7.615 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     7.615    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.525    11.525    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.104    11.629    
                         clock uncertainty           -0.074    11.555    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.079    11.634    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@10.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 2.005ns (33.965%)  route 3.898ns (66.035%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.650     1.650    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.963     3.069    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.193 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.735     3.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.053 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.681     4.734    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.858 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.943     5.801    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124     5.925 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     5.925    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.457 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.457    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.679 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.575     7.254    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.299     7.553 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     7.553    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X31Y91         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.524    11.524    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y91         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.104    11.628    
                         clock uncertainty           -0.074    11.554    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.031    11.585    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@10.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 2.021ns (34.239%)  route 3.882ns (65.761%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.650     1.650    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.963     3.069    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.193 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.735     3.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.053 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.681     4.734    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.858 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.943     5.801    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124     5.925 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     5.925    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.457 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.457    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.696 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.558     7.255    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.298     7.553 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     7.553    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X31Y91         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.524    11.524    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y91         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.104    11.628    
                         clock uncertainty           -0.074    11.554    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.075    11.629    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@10.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 2.139ns (36.367%)  route 3.743ns (63.633%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.650     1.650    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.963     3.069    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.193 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.735     3.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.053 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.681     4.734    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.858 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.943     5.801    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124     5.925 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     5.925    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.457 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.457    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.571 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.571    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.810 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.420     7.230    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.302     7.532 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     7.532    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.525    11.525    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.104    11.629    
                         clock uncertainty           -0.074    11.555    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.077    11.632    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@10.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.096ns (35.862%)  route 3.749ns (64.138%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.650     1.650    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.963     3.069    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.193 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.735     3.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.053 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.681     4.734    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.858 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.943     5.801    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124     5.925 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     5.925    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.457 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.457    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.770 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.426     7.196    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.299     7.495 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     7.495    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.525    11.525    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.104    11.629    
                         clock uncertainty           -0.074    11.555    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.118    11.673    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@10.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.890ns (32.650%)  route 3.899ns (67.350%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.650     1.650    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.963     3.069    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.193 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.735     3.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.053 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.681     4.734    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.858 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.943     5.801    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124     5.925 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     5.925    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.531 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.576     7.107    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.332     7.439 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     7.439    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X31Y91         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.524    11.524    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y91         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.104    11.628    
                         clock uncertainty           -0.074    11.554    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.075    11.629    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@10.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.705ns (30.090%)  route 3.961ns (69.910%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.650     1.650    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           0.963     3.069    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.193 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.735     3.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y96         LUT6 (Prop_lut6_I0_O)        0.124     4.053 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.681     4.734    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.858 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.943     5.801    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124     5.925 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     5.925    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.349 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.638     6.987    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.329     7.316 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     7.316    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X31Y91         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.524    11.524    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y91         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.104    11.628    
                         clock uncertainty           -0.074    11.554    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.075    11.629    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  4.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.575     0.575    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.103     0.819    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y91         SRLC32E                                      r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.843     0.843    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.252     0.591    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.774    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.656     0.656    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     0.797 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     0.926    mz7020_som_base_i/ps7/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.885     0.885    mz7020_som_base_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.005     0.880    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     0.880    mz7020_som_base_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.656     0.656    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     0.797 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     0.926    mz7020_som_base_i/ps7/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.885     0.885    mz7020_som_base_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.005     0.880    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     0.880    mz7020_som_base_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0RID[10]
                            (rising edge-triggered cell PS7 clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.650%)  route 0.131ns (44.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.656     0.656    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     0.820 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/Q
                         net (fo=1, routed)           0.131     0.951    mz7020_som_base_i/ps7/inst/M_AXI_GP0_RID[10]
    PS7_X0Y0             PS7                                          r  mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0RID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.885     0.885    mz7020_som_base_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.005     0.880    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[10])
                                                      0.000     0.880    mz7020_som_base_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.550     0.550    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.747    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X37Y82         FDRE                                         r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.816     0.816    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.550    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.075     0.625    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.574     0.574    mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y89         FDRE                                         r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/Q
                         net (fo=1, routed)           0.116     0.831    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X30Y88         SRLC32E                                      r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.842     0.842    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.252     0.590    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.699    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.977%)  route 0.193ns (54.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.573     0.573    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y87         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.164     0.737 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.193     0.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y90         SRLC32E                                      r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.842     0.842    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.234     0.608    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.791    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.656     0.656    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     0.797 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/Q
                         net (fo=1, routed)           0.087     0.884    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[58]
    SLICE_X26Y102        LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1/O
                         net (fo=1, routed)           0.000     0.929    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[58]
    SLICE_X26Y102        FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.930     0.930    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism             -0.261     0.669    
    SLICE_X26Y102        FDRE (Hold_fdre_C_D)         0.120     0.789    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.570     0.570    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y87         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.117     0.827    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[27]
    SLICE_X29Y88         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.842     0.842    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                         clock pessimism             -0.234     0.608    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.075     0.683    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mz7020_som_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns - clk_out1_mz7020_som_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.000%)  route 0.230ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.656     0.656    mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     0.797 r  mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.230     1.027    mz7020_som_base_i/ps7/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.885     0.885    mz7020_som_base_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mz7020_som_base_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.005     0.880    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     0.880    mz7020_som_base_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mz7020_som_base_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y88     mz7020_som_base_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y88     mz7020_som_base_i/axi_intc_0/U0/ip2bus_rdack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y88     mz7020_som_base_i/axi_intc_0/U0/ip2bus_wrack_int_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y88     mz7020_som_base_i/axi_intc_0/U0/ip2bus_wrack_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y89     mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y89     mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y90     mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y89     mz7020_som_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y83     mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y83     mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y83     mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y83     mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90     mz7020_som_base_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mz7020_som_base_clk_wiz_0_0
  To Clock:  clkfbout_mz7020_som_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mz7020_som_base_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   mz7020_som_base_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mz7020_som_base_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mz7020_som_base_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.791ns  (logic 0.124ns (6.923%)  route 1.667ns (93.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mz7020_som_base_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.667     1.667    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.791 r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.791    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y82         FDRE                                         r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.471     1.471    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mz7020_som_base_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.045ns (6.266%)  route 0.673ns (93.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mz7020_som_base_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.673     0.673    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.718 r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.718    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y82         FDRE                                         r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.816     0.816    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mz7020_som_base_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mz7020_som_base_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mz7020_som_base_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 f  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     6.980    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.287     2.693 f  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     4.899    mz7020_som_base_i/clk_wiz_0/inst/clkfbout_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.000 f  mz7020_som_base_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     6.980    mz7020_som_base_i/clk_wiz_0/inst/clkfbout_buf_mz7020_som_base_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mz7020_som_base_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.026ns (1.864%)  route 1.369ns (98.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.395    -0.722 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.696    -0.026    mz7020_som_base_i/clk_wiz_0/inst/clkfbout_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.672     0.672    mz7020_som_base_i/clk_wiz_0/inst/clkfbout_buf_mz7020_som_base_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mz7020_som_base_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.124ns (3.474%)  route 3.445ns (96.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.445     3.445    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/dcm_locked
    SLICE_X37Y83         LUT4 (Prop_lut4_I0_O)        0.124     3.569 r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.569    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y83         FDRE                                         r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.472     1.472    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mz7020_som_base_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.045ns (2.684%)  route 1.631ns (97.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.631     1.631    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/dcm_locked
    SLICE_X37Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.676 r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.676    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y83         FDRE                                         r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mz7020_som_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mz7020_som_base_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    mz7020_som_base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  mz7020_som_base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    mz7020_som_base_i/clk_wiz_0/inst/clk_out1_mz7020_som_base_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  mz7020_som_base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.817     0.817    mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  mz7020_som_base_i/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/C





