// Seed: 1797344869
module module_0 (
    output reg id_0,
    output logic id_1,
    input id_2
);
  type_6(
      id_1
  );
  initial id_0 <= 1;
  logic id_3;
endmodule
