
ECE499-TDR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c630  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000019ec  0800c810  0800c810  0001c810  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e1fc  0800e1fc  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800e1fc  0800e1fc  0001e1fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e204  0800e204  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e204  0800e204  0001e204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e208  0800e208  0001e208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800e20c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000069c  200001f0  0800e3fc  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000088c  0800e3fc  0002088c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000213f2  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004242  00000000  00000000  00041612  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b60  00000000  00000000  00045858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001988  00000000  00000000  000473b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000245d8  00000000  00000000  00048d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022b1b  00000000  00000000  0006d318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2caa  00000000  00000000  0008fe33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00172add  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008a50  00000000  00000000  00172b30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c7f8 	.word	0x0800c7f8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	0800c7f8 	.word	0x0800c7f8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9aa 	b.w	8001044 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468e      	mov	lr, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d14d      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d82:	428a      	cmp	r2, r1
 8000d84:	4694      	mov	ip, r2
 8000d86:	d969      	bls.n	8000e5c <__udivmoddi4+0xe8>
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	b152      	cbz	r2, 8000da4 <__udivmoddi4+0x30>
 8000d8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d92:	f1c2 0120 	rsb	r1, r2, #32
 8000d96:	fa20 f101 	lsr.w	r1, r0, r1
 8000d9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000da2:	4094      	lsls	r4, r2
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	0c21      	lsrs	r1, r4, #16
 8000daa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dae:	fa1f f78c 	uxth.w	r7, ip
 8000db2:	fb08 e316 	mls	r3, r8, r6, lr
 8000db6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dba:	fb06 f107 	mul.w	r1, r6, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dca:	f080 811f 	bcs.w	800100c <__udivmoddi4+0x298>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 811c 	bls.w	800100c <__udivmoddi4+0x298>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb00 f707 	mul.w	r7, r0, r7
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	d90a      	bls.n	8000e06 <__udivmoddi4+0x92>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	f080 810a 	bcs.w	8001010 <__udivmoddi4+0x29c>
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	f240 8107 	bls.w	8001010 <__udivmoddi4+0x29c>
 8000e02:	4464      	add	r4, ip
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	1be4      	subs	r4, r4, r7
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	b11d      	cbz	r5, 8000e18 <__udivmoddi4+0xa4>
 8000e10:	40d4      	lsrs	r4, r2
 8000e12:	2300      	movs	r3, #0
 8000e14:	e9c5 4300 	strd	r4, r3, [r5]
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0xc2>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80ef 	beq.w	8001006 <__udivmoddi4+0x292>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x160>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0xd4>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80f9 	bhi.w	800103a <__udivmoddi4+0x2c6>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	469e      	mov	lr, r3
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0e0      	beq.n	8000e18 <__udivmoddi4+0xa4>
 8000e56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e5a:	e7dd      	b.n	8000e18 <__udivmoddi4+0xa4>
 8000e5c:	b902      	cbnz	r2, 8000e60 <__udivmoddi4+0xec>
 8000e5e:	deff      	udf	#255	; 0xff
 8000e60:	fab2 f282 	clz	r2, r2
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f040 8092 	bne.w	8000f8e <__udivmoddi4+0x21a>
 8000e6a:	eba1 010c 	sub.w	r1, r1, ip
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	2601      	movs	r6, #1
 8000e78:	0c20      	lsrs	r0, r4, #16
 8000e7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e86:	fb0e f003 	mul.w	r0, lr, r3
 8000e8a:	4288      	cmp	r0, r1
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x12c>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x12a>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f200 80cb 	bhi.w	8001034 <__udivmoddi4+0x2c0>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1110 	mls	r1, r7, r0, r1
 8000eac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000eb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000eb4:	45a6      	cmp	lr, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x156>
 8000eb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ebc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec0:	d202      	bcs.n	8000ec8 <__udivmoddi4+0x154>
 8000ec2:	45a6      	cmp	lr, r4
 8000ec4:	f200 80bb 	bhi.w	800103e <__udivmoddi4+0x2ca>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x9a>
 8000ed4:	f1c6 0720 	rsb	r7, r6, #32
 8000ed8:	40b3      	lsls	r3, r6
 8000eda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ede:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ee2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	431c      	orrs	r4, r3
 8000eec:	40f9      	lsrs	r1, r7
 8000eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000efa:	0c20      	lsrs	r0, r4, #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fb09 1118 	mls	r1, r9, r8, r1
 8000f04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f08:	fb08 f00e 	mul.w	r0, r8, lr
 8000f0c:	4288      	cmp	r0, r1
 8000f0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f12:	d90b      	bls.n	8000f2c <__udivmoddi4+0x1b8>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f1c:	f080 8088 	bcs.w	8001030 <__udivmoddi4+0x2bc>
 8000f20:	4288      	cmp	r0, r1
 8000f22:	f240 8085 	bls.w	8001030 <__udivmoddi4+0x2bc>
 8000f26:	f1a8 0802 	sub.w	r8, r8, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1a09      	subs	r1, r1, r0
 8000f2e:	b2a4      	uxth	r4, r4
 8000f30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f34:	fb09 1110 	mls	r1, r9, r0, r1
 8000f38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f40:	458e      	cmp	lr, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1e2>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f4c:	d26c      	bcs.n	8001028 <__udivmoddi4+0x2b4>
 8000f4e:	458e      	cmp	lr, r1
 8000f50:	d96a      	bls.n	8001028 <__udivmoddi4+0x2b4>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f5e:	eba1 010e 	sub.w	r1, r1, lr
 8000f62:	42a1      	cmp	r1, r4
 8000f64:	46c8      	mov	r8, r9
 8000f66:	46a6      	mov	lr, r4
 8000f68:	d356      	bcc.n	8001018 <__udivmoddi4+0x2a4>
 8000f6a:	d053      	beq.n	8001014 <__udivmoddi4+0x2a0>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x212>
 8000f6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f72:	eb61 010e 	sbc.w	r1, r1, lr
 8000f76:	fa01 f707 	lsl.w	r7, r1, r7
 8000f7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f7e:	40f1      	lsrs	r1, r6
 8000f80:	431f      	orrs	r7, r3
 8000f82:	e9c5 7100 	strd	r7, r1, [r5]
 8000f86:	2600      	movs	r6, #0
 8000f88:	4631      	mov	r1, r6
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	f1c2 0320 	rsb	r3, r2, #32
 8000f92:	40d8      	lsrs	r0, r3
 8000f94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f98:	fa21 f303 	lsr.w	r3, r1, r3
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	4301      	orrs	r1, r0
 8000fa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fa4:	fa1f fe8c 	uxth.w	lr, ip
 8000fa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fac:	fb07 3610 	mls	r6, r7, r0, r3
 8000fb0:	0c0b      	lsrs	r3, r1, #16
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fba:	429e      	cmp	r6, r3
 8000fbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fc0:	d908      	bls.n	8000fd4 <__udivmoddi4+0x260>
 8000fc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fca:	d22f      	bcs.n	800102c <__udivmoddi4+0x2b8>
 8000fcc:	429e      	cmp	r6, r3
 8000fce:	d92d      	bls.n	800102c <__udivmoddi4+0x2b8>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	4463      	add	r3, ip
 8000fd4:	1b9b      	subs	r3, r3, r6
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fe0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x28a>
 8000fec:	eb1c 0101 	adds.w	r1, ip, r1
 8000ff0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ff4:	d216      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	d914      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000ffa:	3e02      	subs	r6, #2
 8000ffc:	4461      	add	r1, ip
 8000ffe:	1ac9      	subs	r1, r1, r3
 8001000:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001004:	e738      	b.n	8000e78 <__udivmoddi4+0x104>
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e705      	b.n	8000e18 <__udivmoddi4+0xa4>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e3      	b.n	8000dd8 <__udivmoddi4+0x64>
 8001010:	4618      	mov	r0, r3
 8001012:	e6f8      	b.n	8000e06 <__udivmoddi4+0x92>
 8001014:	454b      	cmp	r3, r9
 8001016:	d2a9      	bcs.n	8000f6c <__udivmoddi4+0x1f8>
 8001018:	ebb9 0802 	subs.w	r8, r9, r2
 800101c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001020:	3801      	subs	r0, #1
 8001022:	e7a3      	b.n	8000f6c <__udivmoddi4+0x1f8>
 8001024:	4646      	mov	r6, r8
 8001026:	e7ea      	b.n	8000ffe <__udivmoddi4+0x28a>
 8001028:	4620      	mov	r0, r4
 800102a:	e794      	b.n	8000f56 <__udivmoddi4+0x1e2>
 800102c:	4640      	mov	r0, r8
 800102e:	e7d1      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001030:	46d0      	mov	r8, sl
 8001032:	e77b      	b.n	8000f2c <__udivmoddi4+0x1b8>
 8001034:	3b02      	subs	r3, #2
 8001036:	4461      	add	r1, ip
 8001038:	e732      	b.n	8000ea0 <__udivmoddi4+0x12c>
 800103a:	4630      	mov	r0, r6
 800103c:	e709      	b.n	8000e52 <__udivmoddi4+0xde>
 800103e:	4464      	add	r4, ip
 8001040:	3802      	subs	r0, #2
 8001042:	e742      	b.n	8000eca <__udivmoddi4+0x156>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08c      	sub	sp, #48	; 0x30
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800104e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2220      	movs	r2, #32
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f006 ff39 	bl	8007ed8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001066:	4b32      	ldr	r3, [pc, #200]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001068:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800106c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800106e:	4b30      	ldr	r3, [pc, #192]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001070:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001074:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001076:	4b2e      	ldr	r3, [pc, #184]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800107c:	4b2c      	ldr	r3, [pc, #176]	; (8001130 <MX_ADC1_Init+0xe8>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001082:	4b2b      	ldr	r3, [pc, #172]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001088:	4b29      	ldr	r3, [pc, #164]	; (8001130 <MX_ADC1_Init+0xe8>)
 800108a:	2200      	movs	r2, #0
 800108c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800108e:	4b28      	ldr	r3, [pc, #160]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001090:	2204      	movs	r2, #4
 8001092:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001094:	4b26      	ldr	r3, [pc, #152]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001096:	2200      	movs	r2, #0
 8001098:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800109a:	4b25      	ldr	r3, [pc, #148]	; (8001130 <MX_ADC1_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80010a0:	4b23      	ldr	r3, [pc, #140]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a6:	4b22      	ldr	r3, [pc, #136]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ae:	4b20      	ldr	r3, [pc, #128]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010b4:	4b1e      	ldr	r3, [pc, #120]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010ba:	4b1d      	ldr	r3, [pc, #116]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010bc:	2201      	movs	r2, #1
 80010be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010c2:	4b1b      	ldr	r3, [pc, #108]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010c8:	4b19      	ldr	r3, [pc, #100]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010d0:	4817      	ldr	r0, [pc, #92]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010d2:	f001 fc1f 	bl	8002914 <HAL_ADC_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010dc:	f000 fb86 	bl	80017ec <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010e0:	2300      	movs	r3, #0
 80010e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010e8:	4619      	mov	r1, r3
 80010ea:	4811      	ldr	r0, [pc, #68]	; (8001130 <MX_ADC1_Init+0xe8>)
 80010ec:	f002 ff7e 	bl	8003fec <HAL_ADCEx_MultiModeConfigChannel>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010f6:	f000 fb79 	bl	80017ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	; (8001134 <MX_ADC1_Init+0xec>)
 80010fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010fe:	2306      	movs	r3, #6
 8001100:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8001102:	2303      	movs	r3, #3
 8001104:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001106:	237f      	movs	r3, #127	; 0x7f
 8001108:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800110a:	2304      	movs	r3, #4
 800110c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	4619      	mov	r1, r3
 8001116:	4806      	ldr	r0, [pc, #24]	; (8001130 <MX_ADC1_Init+0xe8>)
 8001118:	f002 f93c 	bl	8003394 <HAL_ADC_ConfigChannel>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001122:	f000 fb63 	bl	80017ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	3730      	adds	r7, #48	; 0x30
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	2000020c 	.word	0x2000020c
 8001134:	04300002 	.word	0x04300002

08001138 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b09a      	sub	sp, #104	; 0x68
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001140:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001150:	f107 0310 	add.w	r3, r7, #16
 8001154:	2244      	movs	r2, #68	; 0x44
 8001156:	2100      	movs	r1, #0
 8001158:	4618      	mov	r0, r3
 800115a:	f006 febd 	bl	8007ed8 <memset>
  if(adcHandle->Instance==ADC1)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001166:	d167      	bne.n	8001238 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001168:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800116c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800116e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001172:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001174:	f107 0310 	add.w	r3, r7, #16
 8001178:	4618      	mov	r0, r3
 800117a:	f005 fa6d 	bl	8006658 <HAL_RCCEx_PeriphCLKConfig>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001184:	f000 fb32 	bl	80017ec <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001188:	4b2d      	ldr	r3, [pc, #180]	; (8001240 <HAL_ADC_MspInit+0x108>)
 800118a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800118c:	4a2c      	ldr	r2, [pc, #176]	; (8001240 <HAL_ADC_MspInit+0x108>)
 800118e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001192:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001194:	4b2a      	ldr	r3, [pc, #168]	; (8001240 <HAL_ADC_MspInit+0x108>)
 8001196:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001198:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a0:	4b27      	ldr	r3, [pc, #156]	; (8001240 <HAL_ADC_MspInit+0x108>)
 80011a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a4:	4a26      	ldr	r2, [pc, #152]	; (8001240 <HAL_ADC_MspInit+0x108>)
 80011a6:	f043 0301 	orr.w	r3, r3, #1
 80011aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ac:	4b24      	ldr	r3, [pc, #144]	; (8001240 <HAL_ADC_MspInit+0x108>)
 80011ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b0:	f003 0301 	and.w	r3, r3, #1
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011b8:	2301      	movs	r3, #1
 80011ba:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011bc:	2303      	movs	r3, #3
 80011be:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011c8:	4619      	mov	r1, r3
 80011ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ce:	f003 fdaf 	bl	8004d30 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80011d2:	4b1c      	ldr	r3, [pc, #112]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 80011d4:	4a1c      	ldr	r2, [pc, #112]	; (8001248 <HAL_ADC_MspInit+0x110>)
 80011d6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80011d8:	4b1a      	ldr	r3, [pc, #104]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 80011da:	2205      	movs	r2, #5
 80011dc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011de:	4b19      	ldr	r3, [pc, #100]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011e4:	4b17      	ldr	r3, [pc, #92]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011ea:	4b16      	ldr	r3, [pc, #88]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 80011ec:	2280      	movs	r2, #128	; 0x80
 80011ee:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011f0:	4b14      	ldr	r3, [pc, #80]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 80011f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011f6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011f8:	4b12      	ldr	r3, [pc, #72]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 80011fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011fe:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001200:	4b10      	ldr	r3, [pc, #64]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 8001202:	2220      	movs	r2, #32
 8001204:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001206:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 8001208:	2200      	movs	r2, #0
 800120a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800120c:	480d      	ldr	r0, [pc, #52]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 800120e:	f003 fb1d 	bl	800484c <HAL_DMA_Init>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001218:	f000 fae8 	bl	80017ec <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4a09      	ldr	r2, [pc, #36]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 8001220:	655a      	str	r2, [r3, #84]	; 0x54
 8001222:	4a08      	ldr	r2, [pc, #32]	; (8001244 <HAL_ADC_MspInit+0x10c>)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001228:	2200      	movs	r2, #0
 800122a:	2100      	movs	r1, #0
 800122c:	2012      	movs	r0, #18
 800122e:	f003 f85c 	bl	80042ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001232:	2012      	movs	r0, #18
 8001234:	f003 f873 	bl	800431e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001238:	bf00      	nop
 800123a:	3768      	adds	r7, #104	; 0x68
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40021000 	.word	0x40021000
 8001244:	20000278 	.word	0x20000278
 8001248:	40020008 	.word	0x40020008

0800124c <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08c      	sub	sp, #48	; 0x30
 8001250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001252:	463b      	mov	r3, r7
 8001254:	2230      	movs	r2, #48	; 0x30
 8001256:	2100      	movs	r1, #0
 8001258:	4618      	mov	r0, r3
 800125a:	f006 fe3d 	bl	8007ed8 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800125e:	4b1b      	ldr	r3, [pc, #108]	; (80012cc <MX_DAC1_Init+0x80>)
 8001260:	4a1b      	ldr	r2, [pc, #108]	; (80012d0 <MX_DAC1_Init+0x84>)
 8001262:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001264:	4819      	ldr	r0, [pc, #100]	; (80012cc <MX_DAC1_Init+0x80>)
 8001266:	f003 f874 	bl	8004352 <HAL_DAC_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001270:	f000 fabc 	bl	80017ec <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001274:	2302      	movs	r3, #2
 8001276:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001278:	2300      	movs	r3, #0
 800127a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800127c:	2300      	movs	r3, #0
 800127e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001280:	2300      	movs	r3, #0
 8001282:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001284:	2312      	movs	r3, #18
 8001286:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001288:	2300      	movs	r3, #0
 800128a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001290:	2301      	movs	r3, #1
 8001292:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001294:	2300      	movs	r3, #0
 8001296:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001298:	463b      	mov	r3, r7
 800129a:	2200      	movs	r2, #0
 800129c:	4619      	mov	r1, r3
 800129e:	480b      	ldr	r0, [pc, #44]	; (80012cc <MX_DAC1_Init+0x80>)
 80012a0:	f003 f8f4 	bl	800448c <HAL_DAC_ConfigChannel>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80012aa:	f000 fa9f 	bl	80017ec <Error_Handler>
  }

  /** Configure Triangle wave generation on DAC OUT1
  */
  if (HAL_DACEx_TriangleWaveGenerate(&hdac1, DAC_CHANNEL_1, DAC_TRIANGLEAMPLITUDE_1023) != HAL_OK)
 80012ae:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80012b2:	2100      	movs	r1, #0
 80012b4:	4805      	ldr	r0, [pc, #20]	; (80012cc <MX_DAC1_Init+0x80>)
 80012b6:	f003 fa91 	bl	80047dc <HAL_DACEx_TriangleWaveGenerate>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80012c0:	f000 fa94 	bl	80017ec <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	3730      	adds	r7, #48	; 0x30
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	200002d8 	.word	0x200002d8
 80012d0:	50000800 	.word	0x50000800

080012d4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08a      	sub	sp, #40	; 0x28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]
 80012ea:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a15      	ldr	r2, [pc, #84]	; (8001348 <HAL_DAC_MspInit+0x74>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d124      	bne.n	8001340 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80012f6:	4b15      	ldr	r3, [pc, #84]	; (800134c <HAL_DAC_MspInit+0x78>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fa:	4a14      	ldr	r2, [pc, #80]	; (800134c <HAL_DAC_MspInit+0x78>)
 80012fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001300:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001302:	4b12      	ldr	r3, [pc, #72]	; (800134c <HAL_DAC_MspInit+0x78>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800130e:	4b0f      	ldr	r3, [pc, #60]	; (800134c <HAL_DAC_MspInit+0x78>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	4a0e      	ldr	r2, [pc, #56]	; (800134c <HAL_DAC_MspInit+0x78>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800131a:	4b0c      	ldr	r3, [pc, #48]	; (800134c <HAL_DAC_MspInit+0x78>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001326:	2310      	movs	r3, #16
 8001328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800132a:	2303      	movs	r3, #3
 800132c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
 8001330:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	4619      	mov	r1, r3
 8001338:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800133c:	f003 fcf8 	bl	8004d30 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8001340:	bf00      	nop
 8001342:	3728      	adds	r7, #40	; 0x28
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	50000800 	.word	0x50000800
 800134c:	40021000 	.word	0x40021000

08001350 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001356:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <MX_DMA_Init+0x50>)
 8001358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800135a:	4a11      	ldr	r2, [pc, #68]	; (80013a0 <MX_DMA_Init+0x50>)
 800135c:	f043 0304 	orr.w	r3, r3, #4
 8001360:	6493      	str	r3, [r2, #72]	; 0x48
 8001362:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <MX_DMA_Init+0x50>)
 8001364:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001366:	f003 0304 	and.w	r3, r3, #4
 800136a:	607b      	str	r3, [r7, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800136e:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_DMA_Init+0x50>)
 8001370:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001372:	4a0b      	ldr	r2, [pc, #44]	; (80013a0 <MX_DMA_Init+0x50>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	6493      	str	r3, [r2, #72]	; 0x48
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_DMA_Init+0x50>)
 800137c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	603b      	str	r3, [r7, #0]
 8001384:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	2100      	movs	r1, #0
 800138a:	200b      	movs	r0, #11
 800138c:	f002 ffad 	bl	80042ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001390:	200b      	movs	r0, #11
 8001392:	f002 ffc4 	bl	800431e <HAL_NVIC_EnableIRQ>

}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40021000 	.word	0x40021000

080013a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013aa:	f107 030c 	add.w	r3, r7, #12
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
 80013b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ba:	4b18      	ldr	r3, [pc, #96]	; (800141c <MX_GPIO_Init+0x78>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013be:	4a17      	ldr	r2, [pc, #92]	; (800141c <MX_GPIO_Init+0x78>)
 80013c0:	f043 0301 	orr.w	r3, r3, #1
 80013c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013c6:	4b15      	ldr	r3, [pc, #84]	; (800141c <MX_GPIO_Init+0x78>)
 80013c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ca:	f003 0301 	and.w	r3, r3, #1
 80013ce:	60bb      	str	r3, [r7, #8]
 80013d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d2:	4b12      	ldr	r3, [pc, #72]	; (800141c <MX_GPIO_Init+0x78>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d6:	4a11      	ldr	r2, [pc, #68]	; (800141c <MX_GPIO_Init+0x78>)
 80013d8:	f043 0302 	orr.w	r3, r3, #2
 80013dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013de:	4b0f      	ldr	r3, [pc, #60]	; (800141c <MX_GPIO_Init+0x78>)
 80013e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013f0:	480b      	ldr	r0, [pc, #44]	; (8001420 <MX_GPIO_Init+0x7c>)
 80013f2:	f003 fe1f 	bl	8005034 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fc:	2301      	movs	r3, #1
 80013fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001404:	2300      	movs	r3, #0
 8001406:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001408:	f107 030c 	add.w	r3, r7, #12
 800140c:	4619      	mov	r1, r3
 800140e:	4804      	ldr	r0, [pc, #16]	; (8001420 <MX_GPIO_Init+0x7c>)
 8001410:	f003 fc8e 	bl	8004d30 <HAL_GPIO_Init>

}
 8001414:	bf00      	nop
 8001416:	3720      	adds	r7, #32
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40021000 	.word	0x40021000
 8001420:	48000400 	.word	0x48000400

08001424 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001428:	4b1b      	ldr	r3, [pc, #108]	; (8001498 <MX_I2C1_Init+0x74>)
 800142a:	4a1c      	ldr	r2, [pc, #112]	; (800149c <MX_I2C1_Init+0x78>)
 800142c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10802D9B;
 800142e:	4b1a      	ldr	r3, [pc, #104]	; (8001498 <MX_I2C1_Init+0x74>)
 8001430:	4a1b      	ldr	r2, [pc, #108]	; (80014a0 <MX_I2C1_Init+0x7c>)
 8001432:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001434:	4b18      	ldr	r3, [pc, #96]	; (8001498 <MX_I2C1_Init+0x74>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800143a:	4b17      	ldr	r3, [pc, #92]	; (8001498 <MX_I2C1_Init+0x74>)
 800143c:	2201      	movs	r2, #1
 800143e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001440:	4b15      	ldr	r3, [pc, #84]	; (8001498 <MX_I2C1_Init+0x74>)
 8001442:	2200      	movs	r2, #0
 8001444:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001446:	4b14      	ldr	r3, [pc, #80]	; (8001498 <MX_I2C1_Init+0x74>)
 8001448:	2200      	movs	r2, #0
 800144a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800144c:	4b12      	ldr	r3, [pc, #72]	; (8001498 <MX_I2C1_Init+0x74>)
 800144e:	2200      	movs	r2, #0
 8001450:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001452:	4b11      	ldr	r3, [pc, #68]	; (8001498 <MX_I2C1_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001458:	4b0f      	ldr	r3, [pc, #60]	; (8001498 <MX_I2C1_Init+0x74>)
 800145a:	2200      	movs	r2, #0
 800145c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800145e:	480e      	ldr	r0, [pc, #56]	; (8001498 <MX_I2C1_Init+0x74>)
 8001460:	f003 fe00 	bl	8005064 <HAL_I2C_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800146a:	f000 f9bf 	bl	80017ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800146e:	2100      	movs	r1, #0
 8001470:	4809      	ldr	r0, [pc, #36]	; (8001498 <MX_I2C1_Init+0x74>)
 8001472:	f004 fa81 	bl	8005978 <HAL_I2CEx_ConfigAnalogFilter>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800147c:	f000 f9b6 	bl	80017ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001480:	2100      	movs	r1, #0
 8001482:	4805      	ldr	r0, [pc, #20]	; (8001498 <MX_I2C1_Init+0x74>)
 8001484:	f004 fac3 	bl	8005a0e <HAL_I2CEx_ConfigDigitalFilter>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800148e:	f000 f9ad 	bl	80017ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200002ec 	.word	0x200002ec
 800149c:	40005400 	.word	0x40005400
 80014a0:	10802d9b 	.word	0x10802d9b

080014a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b09c      	sub	sp, #112	; 0x70
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ac:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014bc:	f107 0318 	add.w	r3, r7, #24
 80014c0:	2244      	movs	r2, #68	; 0x44
 80014c2:	2100      	movs	r1, #0
 80014c4:	4618      	mov	r0, r3
 80014c6:	f006 fd07 	bl	8007ed8 <memset>
  if(i2cHandle->Instance==I2C1)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a2d      	ldr	r2, [pc, #180]	; (8001584 <HAL_I2C_MspInit+0xe0>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d153      	bne.n	800157c <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014d4:	2340      	movs	r3, #64	; 0x40
 80014d6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014d8:	2300      	movs	r3, #0
 80014da:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014dc:	f107 0318 	add.w	r3, r7, #24
 80014e0:	4618      	mov	r0, r3
 80014e2:	f005 f8b9 	bl	8006658 <HAL_RCCEx_PeriphCLKConfig>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80014ec:	f000 f97e 	bl	80017ec <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f0:	4b25      	ldr	r3, [pc, #148]	; (8001588 <HAL_I2C_MspInit+0xe4>)
 80014f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f4:	4a24      	ldr	r2, [pc, #144]	; (8001588 <HAL_I2C_MspInit+0xe4>)
 80014f6:	f043 0301 	orr.w	r3, r3, #1
 80014fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014fc:	4b22      	ldr	r3, [pc, #136]	; (8001588 <HAL_I2C_MspInit+0xe4>)
 80014fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001500:	f003 0301 	and.w	r3, r3, #1
 8001504:	617b      	str	r3, [r7, #20]
 8001506:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001508:	4b1f      	ldr	r3, [pc, #124]	; (8001588 <HAL_I2C_MspInit+0xe4>)
 800150a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800150c:	4a1e      	ldr	r2, [pc, #120]	; (8001588 <HAL_I2C_MspInit+0xe4>)
 800150e:	f043 0302 	orr.w	r3, r3, #2
 8001512:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001514:	4b1c      	ldr	r3, [pc, #112]	; (8001588 <HAL_I2C_MspInit+0xe4>)
 8001516:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001518:	f003 0302 	and.w	r3, r3, #2
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001520:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001524:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001526:	2312      	movs	r3, #18
 8001528:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2300      	movs	r3, #0
 8001530:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001532:	2304      	movs	r3, #4
 8001534:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001536:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800153a:	4619      	mov	r1, r3
 800153c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001540:	f003 fbf6 	bl	8004d30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001544:	2380      	movs	r3, #128	; 0x80
 8001546:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001548:	2312      	movs	r3, #18
 800154a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001550:	2300      	movs	r3, #0
 8001552:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001554:	2304      	movs	r3, #4
 8001556:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001558:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800155c:	4619      	mov	r1, r3
 800155e:	480b      	ldr	r0, [pc, #44]	; (800158c <HAL_I2C_MspInit+0xe8>)
 8001560:	f003 fbe6 	bl	8004d30 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001564:	4b08      	ldr	r3, [pc, #32]	; (8001588 <HAL_I2C_MspInit+0xe4>)
 8001566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001568:	4a07      	ldr	r2, [pc, #28]	; (8001588 <HAL_I2C_MspInit+0xe4>)
 800156a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800156e:	6593      	str	r3, [r2, #88]	; 0x58
 8001570:	4b05      	ldr	r3, [pc, #20]	; (8001588 <HAL_I2C_MspInit+0xe4>)
 8001572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001574:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800157c:	bf00      	nop
 800157e:	3770      	adds	r7, #112	; 0x70
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40005400 	.word	0x40005400
 8001588:	40021000 	.word	0x40021000
 800158c:	48000400 	.word	0x48000400

08001590 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 1000);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	b29a      	uxth	r2, r3
 80015a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015a4:	68b9      	ldr	r1, [r7, #8]
 80015a6:	4804      	ldr	r0, [pc, #16]	; (80015b8 <_write+0x28>)
 80015a8:	f005 fe52 	bl	8007250 <HAL_UART_Transmit>
	return len;
 80015ac:	687b      	ldr	r3, [r7, #4]
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	200007e8 	.word	0x200007e8

080015bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015c0:	f000 feab 	bl	800231a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015c4:	f000 f87e 	bl	80016c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015c8:	f7ff feec 	bl	80013a4 <MX_GPIO_Init>
  MX_DMA_Init();
 80015cc:	f7ff fec0 	bl	8001350 <MX_DMA_Init>
  MX_I2C1_Init();
 80015d0:	f7ff ff28 	bl	8001424 <MX_I2C1_Init>
  MX_ADC1_Init();
 80015d4:	f7ff fd38 	bl	8001048 <MX_ADC1_Init>
  MX_DAC1_Init();
 80015d8:	f7ff fe38 	bl	800124c <MX_DAC1_Init>
  MX_TIM2_Init();
 80015dc:	f000 fd50 	bl	8002080 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80015e0:	f000 fdce 	bl	8002180 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80015e4:	f000 fcee 	bl	8001fc4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

	SSD1306_Init();
 80015e8:	f000 f906 	bl	80017f8 <SSD1306_Init>
	OLED_Startup();
 80015ec:	f000 f8c6 	bl	800177c <OLED_Startup>
	HAL_Delay(2000);
 80015f0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80015f4:	f000 ff02 	bl	80023fc <HAL_Delay>
	SSD1306_Clear();
 80015f8:	f000 fb23 	bl	8001c42 <SSD1306_Clear>


	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_HT);
 80015fc:	4b26      	ldr	r3, [pc, #152]	; (8001698 <main+0xdc>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	4b25      	ldr	r3, [pc, #148]	; (8001698 <main+0xdc>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f022 0204 	bic.w	r2, r2, #4
 800160a:	601a      	str	r2, [r3, #0]
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED); //Ex means this fxn is specific to this MCU family and therefore found in the extension file drivers
 800160c:	217f      	movs	r1, #127	; 0x7f
 800160e:	4823      	ldr	r0, [pc, #140]	; (800169c <main+0xe0>)
 8001610:	f002 fc58 	bl	8003ec4 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&valueADC, 1);
 8001614:	2201      	movs	r2, #1
 8001616:	4922      	ldr	r1, [pc, #136]	; (80016a0 <main+0xe4>)
 8001618:	4820      	ldr	r0, [pc, #128]	; (800169c <main+0xe0>)
 800161a:	f001 fbc1 	bl	8002da0 <HAL_ADC_Start_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_HT);
 800161e:	4b1e      	ldr	r3, [pc, #120]	; (8001698 <main+0xdc>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4b1c      	ldr	r3, [pc, #112]	; (8001698 <main+0xdc>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f022 0204 	bic.w	r2, r2, #4
 800162c:	601a      	str	r2, [r3, #0]
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800162e:	2100      	movs	r1, #0
 8001630:	481c      	ldr	r0, [pc, #112]	; (80016a4 <main+0xe8>)
 8001632:	f002 feb0 	bl	8004396 <HAL_DAC_Start>
	HAL_TIM_Base_Start(&htim2);	//start timer2 (which triggers ADC)
 8001636:	481c      	ldr	r0, [pc, #112]	; (80016a8 <main+0xec>)
 8001638:	f005 fa56 	bl	8006ae8 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim1); //start timer1 which runs program for 8sec
 800163c:	481b      	ldr	r0, [pc, #108]	; (80016ac <main+0xf0>)
 800163e:	f005 fa53 	bl	8006ae8 <HAL_TIM_Base_Start>
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		if(TIM1->CNT != 0)
 8001642:	4b1b      	ldr	r3, [pc, #108]	; (80016b0 <main+0xf4>)
 8001644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001646:	2b00      	cmp	r3, #0
 8001648:	d0fb      	beq.n	8001642 <main+0x86>
		{
			//printf("%ld\r\n", TIM1->CNT);
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, valueDAC);
 800164a:	4b1a      	ldr	r3, [pc, #104]	; (80016b4 <main+0xf8>)
 800164c:	881b      	ldrh	r3, [r3, #0]
 800164e:	2200      	movs	r2, #0
 8001650:	2100      	movs	r1, #0
 8001652:	4814      	ldr	r0, [pc, #80]	; (80016a4 <main+0xe8>)
 8001654:	f002 fef2 	bl	800443c <HAL_DAC_SetValue>

			if(adcFlag)
 8001658:	4b17      	ldr	r3, [pc, #92]	; (80016b8 <main+0xfc>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d00e      	beq.n	800167e <main+0xc2>
			{
				gData = HAL_ADC_GetValue(&hadc1);
 8001660:	480e      	ldr	r0, [pc, #56]	; (800169c <main+0xe0>)
 8001662:	f001 fc51 	bl	8002f08 <HAL_ADC_GetValue>
 8001666:	4603      	mov	r3, r0
 8001668:	4a14      	ldr	r2, [pc, #80]	; (80016bc <main+0x100>)
 800166a:	6013      	str	r3, [r2, #0]
				printf("%ld\r\n", gData);
 800166c:	4b13      	ldr	r3, [pc, #76]	; (80016bc <main+0x100>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4619      	mov	r1, r3
 8001672:	4813      	ldr	r0, [pc, #76]	; (80016c0 <main+0x104>)
 8001674:	f007 fab2 	bl	8008bdc <iprintf>
				adcFlag = RESET;
 8001678:	4b0f      	ldr	r3, [pc, #60]	; (80016b8 <main+0xfc>)
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
			}
//			HAL_Delay(20);
			HAL_ADC_Start(&hadc1);
 800167e:	4807      	ldr	r0, [pc, #28]	; (800169c <main+0xe0>)
 8001680:	f001 fad2 	bl	8002c28 <HAL_ADC_Start>
			__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_HT);
 8001684:	4b04      	ldr	r3, [pc, #16]	; (8001698 <main+0xdc>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	4b03      	ldr	r3, [pc, #12]	; (8001698 <main+0xdc>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f022 0204 	bic.w	r2, r2, #4
 8001692:	601a      	str	r2, [r3, #0]
		if(TIM1->CNT != 0)
 8001694:	e7d5      	b.n	8001642 <main+0x86>
 8001696:	bf00      	nop
 8001698:	20000278 	.word	0x20000278
 800169c:	2000020c 	.word	0x2000020c
 80016a0:	2000033c 	.word	0x2000033c
 80016a4:	200002d8 	.word	0x200002d8
 80016a8:	2000079c 	.word	0x2000079c
 80016ac:	20000750 	.word	0x20000750
 80016b0:	40012c00 	.word	0x40012c00
 80016b4:	2000033e 	.word	0x2000033e
 80016b8:	20000340 	.word	0x20000340
 80016bc:	20000338 	.word	0x20000338
 80016c0:	0800c810 	.word	0x0800c810

080016c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b094      	sub	sp, #80	; 0x50
 80016c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ca:	f107 0318 	add.w	r3, r7, #24
 80016ce:	2238      	movs	r2, #56	; 0x38
 80016d0:	2100      	movs	r1, #0
 80016d2:	4618      	mov	r0, r3
 80016d4:	f006 fc00 	bl	8007ed8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d8:	1d3b      	adds	r3, r7, #4
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	605a      	str	r2, [r3, #4]
 80016e0:	609a      	str	r2, [r3, #8]
 80016e2:	60da      	str	r2, [r3, #12]
 80016e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80016e6:	2000      	movs	r0, #0
 80016e8:	f004 f9de 	bl	8005aa8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016ec:	2302      	movs	r3, #2
 80016ee:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016f4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016f6:	2340      	movs	r3, #64	; 0x40
 80016f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016fa:	2302      	movs	r3, #2
 80016fc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016fe:	2302      	movs	r3, #2
 8001700:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001702:	2304      	movs	r3, #4
 8001704:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001706:	2355      	movs	r3, #85	; 0x55
 8001708:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800170a:	2302      	movs	r3, #2
 800170c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800170e:	2302      	movs	r3, #2
 8001710:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001712:	2302      	movs	r3, #2
 8001714:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001716:	f107 0318 	add.w	r3, r7, #24
 800171a:	4618      	mov	r0, r3
 800171c:	f004 fa68 	bl	8005bf0 <HAL_RCC_OscConfig>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001726:	f000 f861 	bl	80017ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800172a:	230f      	movs	r3, #15
 800172c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800172e:	2303      	movs	r3, #3
 8001730:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001732:	2300      	movs	r3, #0
 8001734:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001736:	2300      	movs	r3, #0
 8001738:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800173a:	2300      	movs	r3, #0
 800173c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800173e:	1d3b      	adds	r3, r7, #4
 8001740:	2104      	movs	r1, #4
 8001742:	4618      	mov	r0, r3
 8001744:	f004 fd6c 	bl	8006220 <HAL_RCC_ClockConfig>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800174e:	f000 f84d 	bl	80017ec <Error_Handler>
  }
}
 8001752:	bf00      	nop
 8001754:	3750      	adds	r7, #80	; 0x50
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
	...

0800175c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	adcFlag = SET;
 8001764:	4b04      	ldr	r3, [pc, #16]	; (8001778 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001766:	2201      	movs	r2, #1
 8001768:	601a      	str	r2, [r3, #0]
}
 800176a:	bf00      	nop
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	20000340 	.word	0x20000340

0800177c <OLED_Startup>:

void OLED_Startup(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8001780:	f000 fa5f 	bl	8001c42 <SSD1306_Clear>
	SSD1306_GotoXY(38, 0);
 8001784:	2100      	movs	r1, #0
 8001786:	2026      	movs	r0, #38	; 0x26
 8001788:	f000 f9a0 	bl	8001acc <SSD1306_GotoXY>
	SSD1306_Puts(" TDR ", &Font_11x18, 0);
 800178c:	2200      	movs	r2, #0
 800178e:	4911      	ldr	r1, [pc, #68]	; (80017d4 <OLED_Startup+0x58>)
 8001790:	4811      	ldr	r0, [pc, #68]	; (80017d8 <OLED_Startup+0x5c>)
 8001792:	f000 fa31 	bl	8001bf8 <SSD1306_Puts>
	SSD1306_GotoXY(24, 22);
 8001796:	2116      	movs	r1, #22
 8001798:	2018      	movs	r0, #24
 800179a:	f000 f997 	bl	8001acc <SSD1306_GotoXY>
	SSD1306_Puts("Time-Domain", &Font_7x10, 1);
 800179e:	2201      	movs	r2, #1
 80017a0:	490e      	ldr	r1, [pc, #56]	; (80017dc <OLED_Startup+0x60>)
 80017a2:	480f      	ldr	r0, [pc, #60]	; (80017e0 <OLED_Startup+0x64>)
 80017a4:	f000 fa28 	bl	8001bf8 <SSD1306_Puts>
	SSD1306_GotoXY(20, 34);
 80017a8:	2122      	movs	r1, #34	; 0x22
 80017aa:	2014      	movs	r0, #20
 80017ac:	f000 f98e 	bl	8001acc <SSD1306_GotoXY>
	SSD1306_Puts("Reflectometer", &Font_7x10, 1);
 80017b0:	2201      	movs	r2, #1
 80017b2:	490a      	ldr	r1, [pc, #40]	; (80017dc <OLED_Startup+0x60>)
 80017b4:	480b      	ldr	r0, [pc, #44]	; (80017e4 <OLED_Startup+0x68>)
 80017b6:	f000 fa1f 	bl	8001bf8 <SSD1306_Puts>

	SSD1306_GotoXY(24, 52);
 80017ba:	2134      	movs	r1, #52	; 0x34
 80017bc:	2018      	movs	r0, #24
 80017be:	f000 f985 	bl	8001acc <SSD1306_GotoXY>
	SSD1306_Puts("UVic ECE499", &Font_7x10, 1);
 80017c2:	2201      	movs	r2, #1
 80017c4:	4905      	ldr	r1, [pc, #20]	; (80017dc <OLED_Startup+0x60>)
 80017c6:	4808      	ldr	r0, [pc, #32]	; (80017e8 <OLED_Startup+0x6c>)
 80017c8:	f000 fa16 	bl	8001bf8 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80017cc:	f000 f8d8 	bl	8001980 <SSD1306_UpdateScreen>
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20000008 	.word	0x20000008
 80017d8:	0800c818 	.word	0x0800c818
 80017dc:	20000000 	.word	0x20000000
 80017e0:	0800c820 	.word	0x0800c820
 80017e4:	0800c82c 	.word	0x0800c82c
 80017e8:	0800c83c 	.word	0x0800c83c

080017ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f0:	b672      	cpsid	i
}
 80017f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while(1)
 80017f4:	e7fe      	b.n	80017f4 <Error_Handler+0x8>
	...

080017f8 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80017fe:	f000 fa29 	bl	8001c54 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001802:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001806:	2201      	movs	r2, #1
 8001808:	2178      	movs	r1, #120	; 0x78
 800180a:	485b      	ldr	r0, [pc, #364]	; (8001978 <SSD1306_Init+0x180>)
 800180c:	f003 fdae 	bl	800536c <HAL_I2C_IsDeviceReady>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001816:	2300      	movs	r3, #0
 8001818:	e0a9      	b.n	800196e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800181a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800181e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001820:	e002      	b.n	8001828 <SSD1306_Init+0x30>
		p--;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	3b01      	subs	r3, #1
 8001826:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f9      	bne.n	8001822 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800182e:	22ae      	movs	r2, #174	; 0xae
 8001830:	2100      	movs	r1, #0
 8001832:	2078      	movs	r0, #120	; 0x78
 8001834:	f000 fa8a 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001838:	2220      	movs	r2, #32
 800183a:	2100      	movs	r1, #0
 800183c:	2078      	movs	r0, #120	; 0x78
 800183e:	f000 fa85 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001842:	2210      	movs	r2, #16
 8001844:	2100      	movs	r1, #0
 8001846:	2078      	movs	r0, #120	; 0x78
 8001848:	f000 fa80 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800184c:	22b0      	movs	r2, #176	; 0xb0
 800184e:	2100      	movs	r1, #0
 8001850:	2078      	movs	r0, #120	; 0x78
 8001852:	f000 fa7b 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001856:	22c8      	movs	r2, #200	; 0xc8
 8001858:	2100      	movs	r1, #0
 800185a:	2078      	movs	r0, #120	; 0x78
 800185c:	f000 fa76 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001860:	2200      	movs	r2, #0
 8001862:	2100      	movs	r1, #0
 8001864:	2078      	movs	r0, #120	; 0x78
 8001866:	f000 fa71 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800186a:	2210      	movs	r2, #16
 800186c:	2100      	movs	r1, #0
 800186e:	2078      	movs	r0, #120	; 0x78
 8001870:	f000 fa6c 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001874:	2240      	movs	r2, #64	; 0x40
 8001876:	2100      	movs	r1, #0
 8001878:	2078      	movs	r0, #120	; 0x78
 800187a:	f000 fa67 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800187e:	2281      	movs	r2, #129	; 0x81
 8001880:	2100      	movs	r1, #0
 8001882:	2078      	movs	r0, #120	; 0x78
 8001884:	f000 fa62 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001888:	22ff      	movs	r2, #255	; 0xff
 800188a:	2100      	movs	r1, #0
 800188c:	2078      	movs	r0, #120	; 0x78
 800188e:	f000 fa5d 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001892:	22a1      	movs	r2, #161	; 0xa1
 8001894:	2100      	movs	r1, #0
 8001896:	2078      	movs	r0, #120	; 0x78
 8001898:	f000 fa58 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800189c:	22a6      	movs	r2, #166	; 0xa6
 800189e:	2100      	movs	r1, #0
 80018a0:	2078      	movs	r0, #120	; 0x78
 80018a2:	f000 fa53 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80018a6:	22a8      	movs	r2, #168	; 0xa8
 80018a8:	2100      	movs	r1, #0
 80018aa:	2078      	movs	r0, #120	; 0x78
 80018ac:	f000 fa4e 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80018b0:	223f      	movs	r2, #63	; 0x3f
 80018b2:	2100      	movs	r1, #0
 80018b4:	2078      	movs	r0, #120	; 0x78
 80018b6:	f000 fa49 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80018ba:	22a4      	movs	r2, #164	; 0xa4
 80018bc:	2100      	movs	r1, #0
 80018be:	2078      	movs	r0, #120	; 0x78
 80018c0:	f000 fa44 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80018c4:	22d3      	movs	r2, #211	; 0xd3
 80018c6:	2100      	movs	r1, #0
 80018c8:	2078      	movs	r0, #120	; 0x78
 80018ca:	f000 fa3f 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80018ce:	2200      	movs	r2, #0
 80018d0:	2100      	movs	r1, #0
 80018d2:	2078      	movs	r0, #120	; 0x78
 80018d4:	f000 fa3a 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80018d8:	22d5      	movs	r2, #213	; 0xd5
 80018da:	2100      	movs	r1, #0
 80018dc:	2078      	movs	r0, #120	; 0x78
 80018de:	f000 fa35 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80018e2:	22f0      	movs	r2, #240	; 0xf0
 80018e4:	2100      	movs	r1, #0
 80018e6:	2078      	movs	r0, #120	; 0x78
 80018e8:	f000 fa30 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80018ec:	22d9      	movs	r2, #217	; 0xd9
 80018ee:	2100      	movs	r1, #0
 80018f0:	2078      	movs	r0, #120	; 0x78
 80018f2:	f000 fa2b 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80018f6:	2222      	movs	r2, #34	; 0x22
 80018f8:	2100      	movs	r1, #0
 80018fa:	2078      	movs	r0, #120	; 0x78
 80018fc:	f000 fa26 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001900:	22da      	movs	r2, #218	; 0xda
 8001902:	2100      	movs	r1, #0
 8001904:	2078      	movs	r0, #120	; 0x78
 8001906:	f000 fa21 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800190a:	2212      	movs	r2, #18
 800190c:	2100      	movs	r1, #0
 800190e:	2078      	movs	r0, #120	; 0x78
 8001910:	f000 fa1c 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001914:	22db      	movs	r2, #219	; 0xdb
 8001916:	2100      	movs	r1, #0
 8001918:	2078      	movs	r0, #120	; 0x78
 800191a:	f000 fa17 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800191e:	2220      	movs	r2, #32
 8001920:	2100      	movs	r1, #0
 8001922:	2078      	movs	r0, #120	; 0x78
 8001924:	f000 fa12 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001928:	228d      	movs	r2, #141	; 0x8d
 800192a:	2100      	movs	r1, #0
 800192c:	2078      	movs	r0, #120	; 0x78
 800192e:	f000 fa0d 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001932:	2214      	movs	r2, #20
 8001934:	2100      	movs	r1, #0
 8001936:	2078      	movs	r0, #120	; 0x78
 8001938:	f000 fa08 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800193c:	22af      	movs	r2, #175	; 0xaf
 800193e:	2100      	movs	r1, #0
 8001940:	2078      	movs	r0, #120	; 0x78
 8001942:	f000 fa03 	bl	8001d4c <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001946:	222e      	movs	r2, #46	; 0x2e
 8001948:	2100      	movs	r1, #0
 800194a:	2078      	movs	r0, #120	; 0x78
 800194c:	f000 f9fe 	bl	8001d4c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001950:	2000      	movs	r0, #0
 8001952:	f000 f843 	bl	80019dc <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001956:	f000 f813 	bl	8001980 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800195a:	4b08      	ldr	r3, [pc, #32]	; (800197c <SSD1306_Init+0x184>)
 800195c:	2200      	movs	r2, #0
 800195e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001960:	4b06      	ldr	r3, [pc, #24]	; (800197c <SSD1306_Init+0x184>)
 8001962:	2200      	movs	r2, #0
 8001964:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001966:	4b05      	ldr	r3, [pc, #20]	; (800197c <SSD1306_Init+0x184>)
 8001968:	2201      	movs	r2, #1
 800196a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800196c:	2301      	movs	r3, #1
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	200002ec 	.word	0x200002ec
 800197c:	20000744 	.word	0x20000744

08001980 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001986:	2300      	movs	r3, #0
 8001988:	71fb      	strb	r3, [r7, #7]
 800198a:	e01d      	b.n	80019c8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	3b50      	subs	r3, #80	; 0x50
 8001990:	b2db      	uxtb	r3, r3
 8001992:	461a      	mov	r2, r3
 8001994:	2100      	movs	r1, #0
 8001996:	2078      	movs	r0, #120	; 0x78
 8001998:	f000 f9d8 	bl	8001d4c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800199c:	2200      	movs	r2, #0
 800199e:	2100      	movs	r1, #0
 80019a0:	2078      	movs	r0, #120	; 0x78
 80019a2:	f000 f9d3 	bl	8001d4c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80019a6:	2210      	movs	r2, #16
 80019a8:	2100      	movs	r1, #0
 80019aa:	2078      	movs	r0, #120	; 0x78
 80019ac:	f000 f9ce 	bl	8001d4c <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	01db      	lsls	r3, r3, #7
 80019b4:	4a08      	ldr	r2, [pc, #32]	; (80019d8 <SSD1306_UpdateScreen+0x58>)
 80019b6:	441a      	add	r2, r3
 80019b8:	2380      	movs	r3, #128	; 0x80
 80019ba:	2140      	movs	r1, #64	; 0x40
 80019bc:	2078      	movs	r0, #120	; 0x78
 80019be:	f000 f95f 	bl	8001c80 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	3301      	adds	r3, #1
 80019c6:	71fb      	strb	r3, [r7, #7]
 80019c8:	79fb      	ldrb	r3, [r7, #7]
 80019ca:	2b07      	cmp	r3, #7
 80019cc:	d9de      	bls.n	800198c <SSD1306_UpdateScreen+0xc>
	}
}
 80019ce:	bf00      	nop
 80019d0:	bf00      	nop
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20000344 	.word	0x20000344

080019dc <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <SSD1306_Fill+0x14>
 80019ec:	2300      	movs	r3, #0
 80019ee:	e000      	b.n	80019f2 <SSD1306_Fill+0x16>
 80019f0:	23ff      	movs	r3, #255	; 0xff
 80019f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019f6:	4619      	mov	r1, r3
 80019f8:	4803      	ldr	r0, [pc, #12]	; (8001a08 <SSD1306_Fill+0x2c>)
 80019fa:	f006 fa6d 	bl	8007ed8 <memset>
}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	20000344 	.word	0x20000344

08001a0c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	80fb      	strh	r3, [r7, #6]
 8001a16:	460b      	mov	r3, r1
 8001a18:	80bb      	strh	r3, [r7, #4]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	70fb      	strb	r3, [r7, #3]
	if (
 8001a1e:	88fb      	ldrh	r3, [r7, #6]
 8001a20:	2b7f      	cmp	r3, #127	; 0x7f
 8001a22:	d848      	bhi.n	8001ab6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001a24:	88bb      	ldrh	r3, [r7, #4]
 8001a26:	2b3f      	cmp	r3, #63	; 0x3f
 8001a28:	d845      	bhi.n	8001ab6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001a2a:	4b26      	ldr	r3, [pc, #152]	; (8001ac4 <SSD1306_DrawPixel+0xb8>)
 8001a2c:	791b      	ldrb	r3, [r3, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d006      	beq.n	8001a40 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001a32:	78fb      	ldrb	r3, [r7, #3]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	bf0c      	ite	eq
 8001a38:	2301      	moveq	r3, #1
 8001a3a:	2300      	movne	r3, #0
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001a40:	78fb      	ldrb	r3, [r7, #3]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d11a      	bne.n	8001a7c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001a46:	88fa      	ldrh	r2, [r7, #6]
 8001a48:	88bb      	ldrh	r3, [r7, #4]
 8001a4a:	08db      	lsrs	r3, r3, #3
 8001a4c:	b298      	uxth	r0, r3
 8001a4e:	4603      	mov	r3, r0
 8001a50:	01db      	lsls	r3, r3, #7
 8001a52:	4413      	add	r3, r2
 8001a54:	4a1c      	ldr	r2, [pc, #112]	; (8001ac8 <SSD1306_DrawPixel+0xbc>)
 8001a56:	5cd3      	ldrb	r3, [r2, r3]
 8001a58:	b25a      	sxtb	r2, r3
 8001a5a:	88bb      	ldrh	r3, [r7, #4]
 8001a5c:	f003 0307 	and.w	r3, r3, #7
 8001a60:	2101      	movs	r1, #1
 8001a62:	fa01 f303 	lsl.w	r3, r1, r3
 8001a66:	b25b      	sxtb	r3, r3
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	b259      	sxtb	r1, r3
 8001a6c:	88fa      	ldrh	r2, [r7, #6]
 8001a6e:	4603      	mov	r3, r0
 8001a70:	01db      	lsls	r3, r3, #7
 8001a72:	4413      	add	r3, r2
 8001a74:	b2c9      	uxtb	r1, r1
 8001a76:	4a14      	ldr	r2, [pc, #80]	; (8001ac8 <SSD1306_DrawPixel+0xbc>)
 8001a78:	54d1      	strb	r1, [r2, r3]
 8001a7a:	e01d      	b.n	8001ab8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001a7c:	88fa      	ldrh	r2, [r7, #6]
 8001a7e:	88bb      	ldrh	r3, [r7, #4]
 8001a80:	08db      	lsrs	r3, r3, #3
 8001a82:	b298      	uxth	r0, r3
 8001a84:	4603      	mov	r3, r0
 8001a86:	01db      	lsls	r3, r3, #7
 8001a88:	4413      	add	r3, r2
 8001a8a:	4a0f      	ldr	r2, [pc, #60]	; (8001ac8 <SSD1306_DrawPixel+0xbc>)
 8001a8c:	5cd3      	ldrb	r3, [r2, r3]
 8001a8e:	b25a      	sxtb	r2, r3
 8001a90:	88bb      	ldrh	r3, [r7, #4]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	2101      	movs	r1, #1
 8001a98:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9c:	b25b      	sxtb	r3, r3
 8001a9e:	43db      	mvns	r3, r3
 8001aa0:	b25b      	sxtb	r3, r3
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	b259      	sxtb	r1, r3
 8001aa6:	88fa      	ldrh	r2, [r7, #6]
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	01db      	lsls	r3, r3, #7
 8001aac:	4413      	add	r3, r2
 8001aae:	b2c9      	uxtb	r1, r1
 8001ab0:	4a05      	ldr	r2, [pc, #20]	; (8001ac8 <SSD1306_DrawPixel+0xbc>)
 8001ab2:	54d1      	strb	r1, [r2, r3]
 8001ab4:	e000      	b.n	8001ab8 <SSD1306_DrawPixel+0xac>
		return;
 8001ab6:	bf00      	nop
	}
}
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	20000744 	.word	0x20000744
 8001ac8:	20000344 	.word	0x20000344

08001acc <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	460a      	mov	r2, r1
 8001ad6:	80fb      	strh	r3, [r7, #6]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001adc:	4a05      	ldr	r2, [pc, #20]	; (8001af4 <SSD1306_GotoXY+0x28>)
 8001ade:	88fb      	ldrh	r3, [r7, #6]
 8001ae0:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001ae2:	4a04      	ldr	r2, [pc, #16]	; (8001af4 <SSD1306_GotoXY+0x28>)
 8001ae4:	88bb      	ldrh	r3, [r7, #4]
 8001ae6:	8053      	strh	r3, [r2, #2]
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	20000744 	.word	0x20000744

08001af8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	6039      	str	r1, [r7, #0]
 8001b02:	71fb      	strb	r3, [r7, #7]
 8001b04:	4613      	mov	r3, r2
 8001b06:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001b08:	4b3a      	ldr	r3, [pc, #232]	; (8001bf4 <SSD1306_Putc+0xfc>)
 8001b0a:	881b      	ldrh	r3, [r3, #0]
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	4413      	add	r3, r2
	if (
 8001b14:	2b7f      	cmp	r3, #127	; 0x7f
 8001b16:	dc07      	bgt.n	8001b28 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001b18:	4b36      	ldr	r3, [pc, #216]	; (8001bf4 <SSD1306_Putc+0xfc>)
 8001b1a:	885b      	ldrh	r3, [r3, #2]
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	785b      	ldrb	r3, [r3, #1]
 8001b22:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001b24:	2b3f      	cmp	r3, #63	; 0x3f
 8001b26:	dd01      	ble.n	8001b2c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	e05e      	b.n	8001bea <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	e04b      	b.n	8001bca <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685a      	ldr	r2, [r3, #4]
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	3b20      	subs	r3, #32
 8001b3a:	6839      	ldr	r1, [r7, #0]
 8001b3c:	7849      	ldrb	r1, [r1, #1]
 8001b3e:	fb01 f303 	mul.w	r3, r1, r3
 8001b42:	4619      	mov	r1, r3
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	440b      	add	r3, r1
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	4413      	add	r3, r2
 8001b4c:	881b      	ldrh	r3, [r3, #0]
 8001b4e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001b50:	2300      	movs	r3, #0
 8001b52:	613b      	str	r3, [r7, #16]
 8001b54:	e030      	b.n	8001bb8 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d010      	beq.n	8001b88 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001b66:	4b23      	ldr	r3, [pc, #140]	; (8001bf4 <SSD1306_Putc+0xfc>)
 8001b68:	881a      	ldrh	r2, [r3, #0]
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	4413      	add	r3, r2
 8001b70:	b298      	uxth	r0, r3
 8001b72:	4b20      	ldr	r3, [pc, #128]	; (8001bf4 <SSD1306_Putc+0xfc>)
 8001b74:	885a      	ldrh	r2, [r3, #2]
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	4413      	add	r3, r2
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	79ba      	ldrb	r2, [r7, #6]
 8001b80:	4619      	mov	r1, r3
 8001b82:	f7ff ff43 	bl	8001a0c <SSD1306_DrawPixel>
 8001b86:	e014      	b.n	8001bb2 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001b88:	4b1a      	ldr	r3, [pc, #104]	; (8001bf4 <SSD1306_Putc+0xfc>)
 8001b8a:	881a      	ldrh	r2, [r3, #0]
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	4413      	add	r3, r2
 8001b92:	b298      	uxth	r0, r3
 8001b94:	4b17      	ldr	r3, [pc, #92]	; (8001bf4 <SSD1306_Putc+0xfc>)
 8001b96:	885a      	ldrh	r2, [r3, #2]
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	4413      	add	r3, r2
 8001b9e:	b299      	uxth	r1, r3
 8001ba0:	79bb      	ldrb	r3, [r7, #6]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	bf0c      	ite	eq
 8001ba6:	2301      	moveq	r3, #1
 8001ba8:	2300      	movne	r3, #0
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	461a      	mov	r2, r3
 8001bae:	f7ff ff2d 	bl	8001a0c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	613b      	str	r3, [r7, #16]
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d3c8      	bcc.n	8001b56 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	617b      	str	r3, [r7, #20]
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	785b      	ldrb	r3, [r3, #1]
 8001bce:	461a      	mov	r2, r3
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d3ad      	bcc.n	8001b32 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001bd6:	4b07      	ldr	r3, [pc, #28]	; (8001bf4 <SSD1306_Putc+0xfc>)
 8001bd8:	881a      	ldrh	r2, [r3, #0]
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	4413      	add	r3, r2
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	4b03      	ldr	r3, [pc, #12]	; (8001bf4 <SSD1306_Putc+0xfc>)
 8001be6:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001be8:	79fb      	ldrb	r3, [r7, #7]
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3718      	adds	r7, #24
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000744 	.word	0x20000744

08001bf8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	4613      	mov	r3, r2
 8001c04:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001c06:	e012      	b.n	8001c2e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	79fa      	ldrb	r2, [r7, #7]
 8001c0e:	68b9      	ldr	r1, [r7, #8]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff ff71 	bl	8001af8 <SSD1306_Putc>
 8001c16:	4603      	mov	r3, r0
 8001c18:	461a      	mov	r2, r3
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d002      	beq.n	8001c28 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	e008      	b.n	8001c3a <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1e8      	bne.n	8001c08 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	781b      	ldrb	r3, [r3, #0]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7ff fec8 	bl	80019dc <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001c4c:	f7ff fe98 	bl	8001980 <SSD1306_UpdateScreen>
}
 8001c50:	bf00      	nop
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001c5a:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <ssd1306_I2C_Init+0x28>)
 8001c5c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001c5e:	e002      	b.n	8001c66 <ssd1306_I2C_Init+0x12>
		p--;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3b01      	subs	r3, #1
 8001c64:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d1f9      	bne.n	8001c60 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001c6c:	bf00      	nop
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	0003d090 	.word	0x0003d090

08001c80 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001c80:	b590      	push	{r4, r7, lr}
 8001c82:	b0c7      	sub	sp, #284	; 0x11c
 8001c84:	af02      	add	r7, sp, #8
 8001c86:	4604      	mov	r4, r0
 8001c88:	4608      	mov	r0, r1
 8001c8a:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001c8e:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8001c92:	600a      	str	r2, [r1, #0]
 8001c94:	4619      	mov	r1, r3
 8001c96:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c9a:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8001c9e:	4622      	mov	r2, r4
 8001ca0:	701a      	strb	r2, [r3, #0]
 8001ca2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001ca6:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8001caa:	4602      	mov	r2, r0
 8001cac:	701a      	strb	r2, [r3, #0]
 8001cae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001cb2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001cb6:	460a      	mov	r2, r1
 8001cb8:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001cba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001cbe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001cc2:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001cc6:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 8001cca:	7812      	ldrb	r2, [r2, #0]
 8001ccc:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001cd4:	e015      	b.n	8001d02 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001cd6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001cda:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001cde:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8001ce2:	6812      	ldr	r2, [r2, #0]
 8001ce4:	441a      	add	r2, r3
 8001ce6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001cea:	3301      	adds	r3, #1
 8001cec:	7811      	ldrb	r1, [r2, #0]
 8001cee:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001cf2:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8001cf6:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001cf8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001d02:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001d0c:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001d10:	8812      	ldrh	r2, [r2, #0]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d8df      	bhi.n	8001cd6 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001d16:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001d1a:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	b299      	uxth	r1, r3
 8001d22:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001d26:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001d2a:	881b      	ldrh	r3, [r3, #0]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	f107 020c 	add.w	r2, r7, #12
 8001d34:	200a      	movs	r0, #10
 8001d36:	9000      	str	r0, [sp, #0]
 8001d38:	4803      	ldr	r0, [pc, #12]	; (8001d48 <ssd1306_I2C_WriteMulti+0xc8>)
 8001d3a:	f003 fa23 	bl	8005184 <HAL_I2C_Master_Transmit>
}
 8001d3e:	bf00      	nop
 8001d40:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd90      	pop	{r4, r7, pc}
 8001d48:	200002ec 	.word	0x200002ec

08001d4c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af02      	add	r7, sp, #8
 8001d52:	4603      	mov	r3, r0
 8001d54:	71fb      	strb	r3, [r7, #7]
 8001d56:	460b      	mov	r3, r1
 8001d58:	71bb      	strb	r3, [r7, #6]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001d5e:	79bb      	ldrb	r3, [r7, #6]
 8001d60:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001d62:	797b      	ldrb	r3, [r7, #5]
 8001d64:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	b299      	uxth	r1, r3
 8001d6a:	f107 020c 	add.w	r2, r7, #12
 8001d6e:	230a      	movs	r3, #10
 8001d70:	9300      	str	r3, [sp, #0]
 8001d72:	2302      	movs	r3, #2
 8001d74:	4803      	ldr	r0, [pc, #12]	; (8001d84 <ssd1306_I2C_Write+0x38>)
 8001d76:	f003 fa05 	bl	8005184 <HAL_I2C_Master_Transmit>
}
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	200002ec 	.word	0x200002ec

08001d88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d8e:	4b0f      	ldr	r3, [pc, #60]	; (8001dcc <HAL_MspInit+0x44>)
 8001d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d92:	4a0e      	ldr	r2, [pc, #56]	; (8001dcc <HAL_MspInit+0x44>)
 8001d94:	f043 0301 	orr.w	r3, r3, #1
 8001d98:	6613      	str	r3, [r2, #96]	; 0x60
 8001d9a:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <HAL_MspInit+0x44>)
 8001d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	607b      	str	r3, [r7, #4]
 8001da4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001da6:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <HAL_MspInit+0x44>)
 8001da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001daa:	4a08      	ldr	r2, [pc, #32]	; (8001dcc <HAL_MspInit+0x44>)
 8001dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001db0:	6593      	str	r3, [r2, #88]	; 0x58
 8001db2:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <HAL_MspInit+0x44>)
 8001db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dba:	603b      	str	r3, [r7, #0]
 8001dbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	40021000 	.word	0x40021000

08001dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dd4:	e7fe      	b.n	8001dd4 <NMI_Handler+0x4>

08001dd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dda:	e7fe      	b.n	8001dda <HardFault_Handler+0x4>

08001ddc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001de0:	e7fe      	b.n	8001de0 <MemManage_Handler+0x4>

08001de2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001de2:	b480      	push	{r7}
 8001de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001de6:	e7fe      	b.n	8001de6 <BusFault_Handler+0x4>

08001de8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dec:	e7fe      	b.n	8001dec <UsageFault_Handler+0x4>

08001dee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dee:	b480      	push	{r7}
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e00:	bf00      	nop
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e1c:	f000 fad0 	bl	80023c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e28:	4802      	ldr	r0, [pc, #8]	; (8001e34 <DMA1_Channel1_IRQHandler+0x10>)
 8001e2a:	f002 fe32 	bl	8004a92 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000278 	.word	0x20000278

08001e38 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e3c:	4802      	ldr	r0, [pc, #8]	; (8001e48 <ADC1_2_IRQHandler+0x10>)
 8001e3e:	f001 f871 	bl	8002f24 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	2000020c 	.word	0x2000020c

08001e4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  return 1;
 8001e50:	2301      	movs	r3, #1
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <_kill>:

int _kill(int pid, int sig)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e66:	f006 f80d 	bl	8007e84 <__errno>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2216      	movs	r2, #22
 8001e6e:	601a      	str	r2, [r3, #0]
  return -1;
 8001e70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <_exit>:

void _exit (int status)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e84:	f04f 31ff 	mov.w	r1, #4294967295
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7ff ffe7 	bl	8001e5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e8e:	e7fe      	b.n	8001e8e <_exit+0x12>

08001e90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	e00a      	b.n	8001eb8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ea2:	f3af 8000 	nop.w
 8001ea6:	4601      	mov	r1, r0
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	1c5a      	adds	r2, r3, #1
 8001eac:	60ba      	str	r2, [r7, #8]
 8001eae:	b2ca      	uxtb	r2, r1
 8001eb0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	617b      	str	r3, [r7, #20]
 8001eb8:	697a      	ldr	r2, [r7, #20]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	dbf0      	blt.n	8001ea2 <_read+0x12>
  }

  return len;
 8001ec0:	687b      	ldr	r3, [r7, #4]
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3718      	adds	r7, #24
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <_close>:
  }
  return len;
}

int _close(int file)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	b083      	sub	sp, #12
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ed2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
 8001eea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ef2:	605a      	str	r2, [r3, #4]
  return 0;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <_isatty>:

int _isatty(int file)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b083      	sub	sp, #12
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f0a:	2301      	movs	r3, #1
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f3c:	4a14      	ldr	r2, [pc, #80]	; (8001f90 <_sbrk+0x5c>)
 8001f3e:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <_sbrk+0x60>)
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f48:	4b13      	ldr	r3, [pc, #76]	; (8001f98 <_sbrk+0x64>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d102      	bne.n	8001f56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f50:	4b11      	ldr	r3, [pc, #68]	; (8001f98 <_sbrk+0x64>)
 8001f52:	4a12      	ldr	r2, [pc, #72]	; (8001f9c <_sbrk+0x68>)
 8001f54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f56:	4b10      	ldr	r3, [pc, #64]	; (8001f98 <_sbrk+0x64>)
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d207      	bcs.n	8001f74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f64:	f005 ff8e 	bl	8007e84 <__errno>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	220c      	movs	r2, #12
 8001f6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f72:	e009      	b.n	8001f88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f74:	4b08      	ldr	r3, [pc, #32]	; (8001f98 <_sbrk+0x64>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f7a:	4b07      	ldr	r3, [pc, #28]	; (8001f98 <_sbrk+0x64>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	4a05      	ldr	r2, [pc, #20]	; (8001f98 <_sbrk+0x64>)
 8001f84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f86:	68fb      	ldr	r3, [r7, #12]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3718      	adds	r7, #24
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	20008000 	.word	0x20008000
 8001f94:	00000400 	.word	0x00000400
 8001f98:	2000074c 	.word	0x2000074c
 8001f9c:	20000890 	.word	0x20000890

08001fa0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001fa4:	4b06      	ldr	r3, [pc, #24]	; (8001fc0 <SystemInit+0x20>)
 8001fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001faa:	4a05      	ldr	r2, [pc, #20]	; (8001fc0 <SystemInit+0x20>)
 8001fac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	e000ed00 	.word	0xe000ed00

08001fc4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b088      	sub	sp, #32
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fca:	f107 0310 	add.w	r3, r7, #16
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd8:	1d3b      	adds	r3, r7, #4
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	605a      	str	r2, [r3, #4]
 8001fe0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fe2:	4b25      	ldr	r3, [pc, #148]	; (8002078 <MX_TIM1_Init+0xb4>)
 8001fe4:	4a25      	ldr	r2, [pc, #148]	; (800207c <MX_TIM1_Init+0xb8>)
 8001fe6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 50000;
 8001fe8:	4b23      	ldr	r3, [pc, #140]	; (8002078 <MX_TIM1_Init+0xb4>)
 8001fea:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001fee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ff0:	4b21      	ldr	r3, [pc, #132]	; (8002078 <MX_TIM1_Init+0xb4>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 23799;
 8001ff6:	4b20      	ldr	r3, [pc, #128]	; (8002078 <MX_TIM1_Init+0xb4>)
 8001ff8:	f645 42f7 	movw	r2, #23799	; 0x5cf7
 8001ffc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ffe:	4b1e      	ldr	r3, [pc, #120]	; (8002078 <MX_TIM1_Init+0xb4>)
 8002000:	2200      	movs	r2, #0
 8002002:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002004:	4b1c      	ldr	r3, [pc, #112]	; (8002078 <MX_TIM1_Init+0xb4>)
 8002006:	2200      	movs	r2, #0
 8002008:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800200a:	4b1b      	ldr	r3, [pc, #108]	; (8002078 <MX_TIM1_Init+0xb4>)
 800200c:	2200      	movs	r2, #0
 800200e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002010:	4819      	ldr	r0, [pc, #100]	; (8002078 <MX_TIM1_Init+0xb4>)
 8002012:	f004 fd11 	bl	8006a38 <HAL_TIM_Base_Init>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 800201c:	f7ff fbe6 	bl	80017ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002024:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002026:	f107 0310 	add.w	r3, r7, #16
 800202a:	4619      	mov	r1, r3
 800202c:	4812      	ldr	r0, [pc, #72]	; (8002078 <MX_TIM1_Init+0xb4>)
 800202e:	f004 fe17 	bl	8006c60 <HAL_TIM_ConfigClockSource>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002038:	f7ff fbd8 	bl	80017ec <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 800203c:	2108      	movs	r1, #8
 800203e:	480e      	ldr	r0, [pc, #56]	; (8002078 <MX_TIM1_Init+0xb4>)
 8002040:	f004 fdb4 	bl	8006bac <HAL_TIM_OnePulse_Init>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800204a:	f7ff fbcf 	bl	80017ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800204e:	2300      	movs	r3, #0
 8002050:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002052:	2300      	movs	r3, #0
 8002054:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002056:	2300      	movs	r3, #0
 8002058:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800205a:	1d3b      	adds	r3, r7, #4
 800205c:	4619      	mov	r1, r3
 800205e:	4806      	ldr	r0, [pc, #24]	; (8002078 <MX_TIM1_Init+0xb4>)
 8002060:	f005 f824 	bl	80070ac <HAL_TIMEx_MasterConfigSynchronization>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 800206a:	f7ff fbbf 	bl	80017ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800206e:	bf00      	nop
 8002070:	3720      	adds	r7, #32
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20000750 	.word	0x20000750
 800207c:	40012c00 	.word	0x40012c00

08002080 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b088      	sub	sp, #32
 8002084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002086:	f107 0310 	add.w	r3, r7, #16
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	605a      	str	r2, [r3, #4]
 8002090:	609a      	str	r2, [r3, #8]
 8002092:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002094:	1d3b      	adds	r3, r7, #4
 8002096:	2200      	movs	r2, #0
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	605a      	str	r2, [r3, #4]
 800209c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800209e:	4b1e      	ldr	r3, [pc, #120]	; (8002118 <MX_TIM2_Init+0x98>)
 80020a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100;
 80020a6:	4b1c      	ldr	r3, [pc, #112]	; (8002118 <MX_TIM2_Init+0x98>)
 80020a8:	2264      	movs	r2, #100	; 0x64
 80020aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ac:	4b1a      	ldr	r3, [pc, #104]	; (8002118 <MX_TIM2_Init+0x98>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1699;
 80020b2:	4b19      	ldr	r3, [pc, #100]	; (8002118 <MX_TIM2_Init+0x98>)
 80020b4:	f240 62a3 	movw	r2, #1699	; 0x6a3
 80020b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ba:	4b17      	ldr	r3, [pc, #92]	; (8002118 <MX_TIM2_Init+0x98>)
 80020bc:	2200      	movs	r2, #0
 80020be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020c0:	4b15      	ldr	r3, [pc, #84]	; (8002118 <MX_TIM2_Init+0x98>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020c6:	4814      	ldr	r0, [pc, #80]	; (8002118 <MX_TIM2_Init+0x98>)
 80020c8:	f004 fcb6 	bl	8006a38 <HAL_TIM_Base_Init>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80020d2:	f7ff fb8b 	bl	80017ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020dc:	f107 0310 	add.w	r3, r7, #16
 80020e0:	4619      	mov	r1, r3
 80020e2:	480d      	ldr	r0, [pc, #52]	; (8002118 <MX_TIM2_Init+0x98>)
 80020e4:	f004 fdbc 	bl	8006c60 <HAL_TIM_ConfigClockSource>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80020ee:	f7ff fb7d 	bl	80017ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80020f2:	2320      	movs	r3, #32
 80020f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020f6:	2300      	movs	r3, #0
 80020f8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020fa:	1d3b      	adds	r3, r7, #4
 80020fc:	4619      	mov	r1, r3
 80020fe:	4806      	ldr	r0, [pc, #24]	; (8002118 <MX_TIM2_Init+0x98>)
 8002100:	f004 ffd4 	bl	80070ac <HAL_TIMEx_MasterConfigSynchronization>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800210a:	f7ff fb6f 	bl	80017ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800210e:	bf00      	nop
 8002110:	3720      	adds	r7, #32
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	2000079c 	.word	0x2000079c

0800211c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a13      	ldr	r2, [pc, #76]	; (8002178 <HAL_TIM_Base_MspInit+0x5c>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d10c      	bne.n	8002148 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800212e:	4b13      	ldr	r3, [pc, #76]	; (800217c <HAL_TIM_Base_MspInit+0x60>)
 8002130:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002132:	4a12      	ldr	r2, [pc, #72]	; (800217c <HAL_TIM_Base_MspInit+0x60>)
 8002134:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002138:	6613      	str	r3, [r2, #96]	; 0x60
 800213a:	4b10      	ldr	r3, [pc, #64]	; (800217c <HAL_TIM_Base_MspInit+0x60>)
 800213c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800213e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002146:	e010      	b.n	800216a <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002150:	d10b      	bne.n	800216a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002152:	4b0a      	ldr	r3, [pc, #40]	; (800217c <HAL_TIM_Base_MspInit+0x60>)
 8002154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002156:	4a09      	ldr	r2, [pc, #36]	; (800217c <HAL_TIM_Base_MspInit+0x60>)
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	6593      	str	r3, [r2, #88]	; 0x58
 800215e:	4b07      	ldr	r3, [pc, #28]	; (800217c <HAL_TIM_Base_MspInit+0x60>)
 8002160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	60bb      	str	r3, [r7, #8]
 8002168:	68bb      	ldr	r3, [r7, #8]
}
 800216a:	bf00      	nop
 800216c:	3714      	adds	r7, #20
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	40012c00 	.word	0x40012c00
 800217c:	40021000 	.word	0x40021000

08002180 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002184:	4b22      	ldr	r3, [pc, #136]	; (8002210 <MX_USART2_UART_Init+0x90>)
 8002186:	4a23      	ldr	r2, [pc, #140]	; (8002214 <MX_USART2_UART_Init+0x94>)
 8002188:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800218a:	4b21      	ldr	r3, [pc, #132]	; (8002210 <MX_USART2_UART_Init+0x90>)
 800218c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002190:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002192:	4b1f      	ldr	r3, [pc, #124]	; (8002210 <MX_USART2_UART_Init+0x90>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002198:	4b1d      	ldr	r3, [pc, #116]	; (8002210 <MX_USART2_UART_Init+0x90>)
 800219a:	2200      	movs	r2, #0
 800219c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800219e:	4b1c      	ldr	r3, [pc, #112]	; (8002210 <MX_USART2_UART_Init+0x90>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021a4:	4b1a      	ldr	r3, [pc, #104]	; (8002210 <MX_USART2_UART_Init+0x90>)
 80021a6:	220c      	movs	r2, #12
 80021a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021aa:	4b19      	ldr	r3, [pc, #100]	; (8002210 <MX_USART2_UART_Init+0x90>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b0:	4b17      	ldr	r3, [pc, #92]	; (8002210 <MX_USART2_UART_Init+0x90>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021b6:	4b16      	ldr	r3, [pc, #88]	; (8002210 <MX_USART2_UART_Init+0x90>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021bc:	4b14      	ldr	r3, [pc, #80]	; (8002210 <MX_USART2_UART_Init+0x90>)
 80021be:	2200      	movs	r2, #0
 80021c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021c2:	4b13      	ldr	r3, [pc, #76]	; (8002210 <MX_USART2_UART_Init+0x90>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021c8:	4811      	ldr	r0, [pc, #68]	; (8002210 <MX_USART2_UART_Init+0x90>)
 80021ca:	f004 fff1 	bl	80071b0 <HAL_UART_Init>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80021d4:	f7ff fb0a 	bl	80017ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021d8:	2100      	movs	r1, #0
 80021da:	480d      	ldr	r0, [pc, #52]	; (8002210 <MX_USART2_UART_Init+0x90>)
 80021dc:	f005 fd88 	bl	8007cf0 <HAL_UARTEx_SetTxFifoThreshold>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80021e6:	f7ff fb01 	bl	80017ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021ea:	2100      	movs	r1, #0
 80021ec:	4808      	ldr	r0, [pc, #32]	; (8002210 <MX_USART2_UART_Init+0x90>)
 80021ee:	f005 fdbd 	bl	8007d6c <HAL_UARTEx_SetRxFifoThreshold>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80021f8:	f7ff faf8 	bl	80017ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80021fc:	4804      	ldr	r0, [pc, #16]	; (8002210 <MX_USART2_UART_Init+0x90>)
 80021fe:	f005 fd3e 	bl	8007c7e <HAL_UARTEx_DisableFifoMode>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002208:	f7ff faf0 	bl	80017ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800220c:	bf00      	nop
 800220e:	bd80      	pop	{r7, pc}
 8002210:	200007e8 	.word	0x200007e8
 8002214:	40004400 	.word	0x40004400

08002218 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b09a      	sub	sp, #104	; 0x68
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002220:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002230:	f107 0310 	add.w	r3, r7, #16
 8002234:	2244      	movs	r2, #68	; 0x44
 8002236:	2100      	movs	r1, #0
 8002238:	4618      	mov	r0, r3
 800223a:	f005 fe4d 	bl	8007ed8 <memset>
  if(uartHandle->Instance==USART2)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a1f      	ldr	r2, [pc, #124]	; (80022c0 <HAL_UART_MspInit+0xa8>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d136      	bne.n	80022b6 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002248:	2302      	movs	r3, #2
 800224a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800224c:	2300      	movs	r3, #0
 800224e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002250:	f107 0310 	add.w	r3, r7, #16
 8002254:	4618      	mov	r0, r3
 8002256:	f004 f9ff 	bl	8006658 <HAL_RCCEx_PeriphCLKConfig>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002260:	f7ff fac4 	bl	80017ec <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002264:	4b17      	ldr	r3, [pc, #92]	; (80022c4 <HAL_UART_MspInit+0xac>)
 8002266:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002268:	4a16      	ldr	r2, [pc, #88]	; (80022c4 <HAL_UART_MspInit+0xac>)
 800226a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800226e:	6593      	str	r3, [r2, #88]	; 0x58
 8002270:	4b14      	ldr	r3, [pc, #80]	; (80022c4 <HAL_UART_MspInit+0xac>)
 8002272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002274:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800227c:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <HAL_UART_MspInit+0xac>)
 800227e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002280:	4a10      	ldr	r2, [pc, #64]	; (80022c4 <HAL_UART_MspInit+0xac>)
 8002282:	f043 0301 	orr.w	r3, r3, #1
 8002286:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002288:	4b0e      	ldr	r3, [pc, #56]	; (80022c4 <HAL_UART_MspInit+0xac>)
 800228a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	60bb      	str	r3, [r7, #8]
 8002292:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002294:	230c      	movs	r3, #12
 8002296:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002298:	2302      	movs	r3, #2
 800229a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229c:	2300      	movs	r3, #0
 800229e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a0:	2300      	movs	r3, #0
 80022a2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022a4:	2307      	movs	r3, #7
 80022a6:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80022ac:	4619      	mov	r1, r3
 80022ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022b2:	f002 fd3d 	bl	8004d30 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80022b6:	bf00      	nop
 80022b8:	3768      	adds	r7, #104	; 0x68
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40004400 	.word	0x40004400
 80022c4:	40021000 	.word	0x40021000

080022c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80022c8:	480d      	ldr	r0, [pc, #52]	; (8002300 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80022ca:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022cc:	480d      	ldr	r0, [pc, #52]	; (8002304 <LoopForever+0x6>)
  ldr r1, =_edata
 80022ce:	490e      	ldr	r1, [pc, #56]	; (8002308 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022d0:	4a0e      	ldr	r2, [pc, #56]	; (800230c <LoopForever+0xe>)
  movs r3, #0
 80022d2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80022d4:	e002      	b.n	80022dc <LoopCopyDataInit>

080022d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022da:	3304      	adds	r3, #4

080022dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022e0:	d3f9      	bcc.n	80022d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022e2:	4a0b      	ldr	r2, [pc, #44]	; (8002310 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022e4:	4c0b      	ldr	r4, [pc, #44]	; (8002314 <LoopForever+0x16>)
  movs r3, #0
 80022e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e8:	e001      	b.n	80022ee <LoopFillZerobss>

080022ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022ec:	3204      	adds	r2, #4

080022ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022f0:	d3fb      	bcc.n	80022ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80022f2:	f7ff fe55 	bl	8001fa0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022f6:	f005 fdcb 	bl	8007e90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022fa:	f7ff f95f 	bl	80015bc <main>

080022fe <LoopForever>:

LoopForever:
    b LoopForever
 80022fe:	e7fe      	b.n	80022fe <LoopForever>
  ldr   r0, =_estack
 8002300:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002304:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002308:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 800230c:	0800e20c 	.word	0x0800e20c
  ldr r2, =_sbss
 8002310:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002314:	2000088c 	.word	0x2000088c

08002318 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002318:	e7fe      	b.n	8002318 <COMP1_2_3_IRQHandler>

0800231a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b082      	sub	sp, #8
 800231e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002320:	2300      	movs	r3, #0
 8002322:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002324:	2003      	movs	r0, #3
 8002326:	f001 ffd5 	bl	80042d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800232a:	2000      	movs	r0, #0
 800232c:	f000 f80e 	bl	800234c <HAL_InitTick>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d002      	beq.n	800233c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	71fb      	strb	r3, [r7, #7]
 800233a:	e001      	b.n	8002340 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800233c:	f7ff fd24 	bl	8001d88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002340:	79fb      	ldrb	r3, [r7, #7]

}
 8002342:	4618      	mov	r0, r3
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
	...

0800234c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002354:	2300      	movs	r3, #0
 8002356:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002358:	4b16      	ldr	r3, [pc, #88]	; (80023b4 <HAL_InitTick+0x68>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d022      	beq.n	80023a6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002360:	4b15      	ldr	r3, [pc, #84]	; (80023b8 <HAL_InitTick+0x6c>)
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	4b13      	ldr	r3, [pc, #76]	; (80023b4 <HAL_InitTick+0x68>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800236c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002370:	fbb2 f3f3 	udiv	r3, r2, r3
 8002374:	4618      	mov	r0, r3
 8002376:	f001 ffe0 	bl	800433a <HAL_SYSTICK_Config>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d10f      	bne.n	80023a0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b0f      	cmp	r3, #15
 8002384:	d809      	bhi.n	800239a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002386:	2200      	movs	r2, #0
 8002388:	6879      	ldr	r1, [r7, #4]
 800238a:	f04f 30ff 	mov.w	r0, #4294967295
 800238e:	f001 ffac 	bl	80042ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002392:	4a0a      	ldr	r2, [pc, #40]	; (80023bc <HAL_InitTick+0x70>)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6013      	str	r3, [r2, #0]
 8002398:	e007      	b.n	80023aa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	73fb      	strb	r3, [r7, #15]
 800239e:	e004      	b.n	80023aa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	73fb      	strb	r3, [r7, #15]
 80023a4:	e001      	b.n	80023aa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3710      	adds	r7, #16
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000018 	.word	0x20000018
 80023b8:	20000010 	.word	0x20000010
 80023bc:	20000014 	.word	0x20000014

080023c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023c4:	4b05      	ldr	r3, [pc, #20]	; (80023dc <HAL_IncTick+0x1c>)
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <HAL_IncTick+0x20>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4413      	add	r3, r2
 80023ce:	4a03      	ldr	r2, [pc, #12]	; (80023dc <HAL_IncTick+0x1c>)
 80023d0:	6013      	str	r3, [r2, #0]
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	20000878 	.word	0x20000878
 80023e0:	20000018 	.word	0x20000018

080023e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  return uwTick;
 80023e8:	4b03      	ldr	r3, [pc, #12]	; (80023f8 <HAL_GetTick+0x14>)
 80023ea:	681b      	ldr	r3, [r3, #0]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	20000878 	.word	0x20000878

080023fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002404:	f7ff ffee 	bl	80023e4 <HAL_GetTick>
 8002408:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002414:	d004      	beq.n	8002420 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002416:	4b09      	ldr	r3, [pc, #36]	; (800243c <HAL_Delay+0x40>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	4413      	add	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002420:	bf00      	nop
 8002422:	f7ff ffdf 	bl	80023e4 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	429a      	cmp	r2, r3
 8002430:	d8f7      	bhi.n	8002422 <HAL_Delay+0x26>
  {
  }
}
 8002432:	bf00      	nop
 8002434:	bf00      	nop
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20000018 	.word	0x20000018

08002440 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	431a      	orrs	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	609a      	str	r2, [r3, #8]
}
 800245a:	bf00      	nop
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr

08002466 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002466:	b480      	push	{r7}
 8002468:	b083      	sub	sp, #12
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
 800246e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	431a      	orrs	r2, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	609a      	str	r2, [r3, #8]
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b087      	sub	sp, #28
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
 80024b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	3360      	adds	r3, #96	; 0x60
 80024ba:	461a      	mov	r2, r3
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	4413      	add	r3, r2
 80024c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4b08      	ldr	r3, [pc, #32]	; (80024ec <LL_ADC_SetOffset+0x44>)
 80024ca:	4013      	ands	r3, r2
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80024d2:	683a      	ldr	r2, [r7, #0]
 80024d4:	430a      	orrs	r2, r1
 80024d6:	4313      	orrs	r3, r2
 80024d8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80024e0:	bf00      	nop
 80024e2:	371c      	adds	r7, #28
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	03fff000 	.word	0x03fff000

080024f0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	3360      	adds	r3, #96	; 0x60
 80024fe:	461a      	mov	r2, r3
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002510:	4618      	mov	r0, r3
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800251c:	b480      	push	{r7}
 800251e:	b087      	sub	sp, #28
 8002520:	af00      	add	r7, sp, #0
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	60b9      	str	r1, [r7, #8]
 8002526:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	3360      	adds	r3, #96	; 0x60
 800252c:	461a      	mov	r2, r3
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	4413      	add	r3, r2
 8002534:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	431a      	orrs	r2, r3
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002546:	bf00      	nop
 8002548:	371c      	adds	r7, #28
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002552:	b480      	push	{r7}
 8002554:	b087      	sub	sp, #28
 8002556:	af00      	add	r7, sp, #0
 8002558:	60f8      	str	r0, [r7, #12]
 800255a:	60b9      	str	r1, [r7, #8]
 800255c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	3360      	adds	r3, #96	; 0x60
 8002562:	461a      	mov	r2, r3
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	4413      	add	r3, r2
 800256a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	431a      	orrs	r2, r3
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800257c:	bf00      	nop
 800257e:	371c      	adds	r7, #28
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002588:	b480      	push	{r7}
 800258a:	b087      	sub	sp, #28
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	3360      	adds	r3, #96	; 0x60
 8002598:	461a      	mov	r2, r3
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	4413      	add	r3, r2
 80025a0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	431a      	orrs	r2, r3
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80025b2:	bf00      	nop
 80025b4:	371c      	adds	r7, #28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr

080025be <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80025be:	b480      	push	{r7}
 80025c0:	b083      	sub	sp, #12
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
 80025c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	695b      	ldr	r3, [r3, #20]
 80025cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	431a      	orrs	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	615a      	str	r2, [r3, #20]
}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d101      	bne.n	80025fc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80025f8:	2301      	movs	r3, #1
 80025fa:	e000      	b.n	80025fe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800260a:	b480      	push	{r7}
 800260c:	b087      	sub	sp, #28
 800260e:	af00      	add	r7, sp, #0
 8002610:	60f8      	str	r0, [r7, #12]
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	3330      	adds	r3, #48	; 0x30
 800261a:	461a      	mov	r2, r3
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	0a1b      	lsrs	r3, r3, #8
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	f003 030c 	and.w	r3, r3, #12
 8002626:	4413      	add	r3, r2
 8002628:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	f003 031f 	and.w	r3, r3, #31
 8002634:	211f      	movs	r1, #31
 8002636:	fa01 f303 	lsl.w	r3, r1, r3
 800263a:	43db      	mvns	r3, r3
 800263c:	401a      	ands	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	0e9b      	lsrs	r3, r3, #26
 8002642:	f003 011f 	and.w	r1, r3, #31
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	f003 031f 	and.w	r3, r3, #31
 800264c:	fa01 f303 	lsl.w	r3, r1, r3
 8002650:	431a      	orrs	r2, r3
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002656:	bf00      	nop
 8002658:	371c      	adds	r7, #28
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002662:	b480      	push	{r7}
 8002664:	b083      	sub	sp, #12
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800266e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002676:	2301      	movs	r3, #1
 8002678:	e000      	b.n	800267c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002688:	b480      	push	{r7}
 800268a:	b087      	sub	sp, #28
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	3314      	adds	r3, #20
 8002698:	461a      	mov	r2, r3
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	0e5b      	lsrs	r3, r3, #25
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	f003 0304 	and.w	r3, r3, #4
 80026a4:	4413      	add	r3, r2
 80026a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	0d1b      	lsrs	r3, r3, #20
 80026b0:	f003 031f 	and.w	r3, r3, #31
 80026b4:	2107      	movs	r1, #7
 80026b6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ba:	43db      	mvns	r3, r3
 80026bc:	401a      	ands	r2, r3
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	0d1b      	lsrs	r3, r3, #20
 80026c2:	f003 031f 	and.w	r3, r3, #31
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	fa01 f303 	lsl.w	r3, r1, r3
 80026cc:	431a      	orrs	r2, r3
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80026d2:	bf00      	nop
 80026d4:	371c      	adds	r7, #28
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
	...

080026e0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a0f      	ldr	r2, [pc, #60]	; (800272c <LL_ADC_SetChannelSingleDiff+0x4c>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d10a      	bne.n	800270a <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002700:	431a      	orrs	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002708:	e00a      	b.n	8002720 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002716:	43db      	mvns	r3, r3
 8002718:	401a      	ands	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002720:	bf00      	nop
 8002722:	3714      	adds	r7, #20
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr
 800272c:	407f0000 	.word	0x407f0000

08002730 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f003 031f 	and.w	r3, r3, #31
}
 8002740:	4618      	mov	r0, r3
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800275c:	4618      	mov	r0, r3
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002778:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	6093      	str	r3, [r2, #8]
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800279c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027a0:	d101      	bne.n	80027a6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80027a2:	2301      	movs	r3, #1
 80027a4:	e000      	b.n	80027a8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80027c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027c8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80027f0:	d101      	bne.n	80027f6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80027f2:	2301      	movs	r3, #1
 80027f4:	e000      	b.n	80027f8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002814:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002818:	f043 0201 	orr.w	r2, r3, #1
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800283c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002840:	f043 0202 	orr.w	r2, r3, #2
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	2b01      	cmp	r3, #1
 8002866:	d101      	bne.n	800286c <LL_ADC_IsEnabled+0x18>
 8002868:	2301      	movs	r3, #1
 800286a:	e000      	b.n	800286e <LL_ADC_IsEnabled+0x1a>
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr

0800287a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800287a:	b480      	push	{r7}
 800287c:	b083      	sub	sp, #12
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	2b02      	cmp	r3, #2
 800288c:	d101      	bne.n	8002892 <LL_ADC_IsDisableOngoing+0x18>
 800288e:	2301      	movs	r3, #1
 8002890:	e000      	b.n	8002894 <LL_ADC_IsDisableOngoing+0x1a>
 8002892:	2300      	movs	r3, #0
}
 8002894:	4618      	mov	r0, r3
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80028b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028b4:	f043 0204 	orr.w	r2, r3, #4
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f003 0304 	and.w	r3, r3, #4
 80028d8:	2b04      	cmp	r3, #4
 80028da:	d101      	bne.n	80028e0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80028dc:	2301      	movs	r3, #1
 80028de:	e000      	b.n	80028e2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr

080028ee <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b08      	cmp	r3, #8
 8002900:	d101      	bne.n	8002906 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002902:	2301      	movs	r3, #1
 8002904:	e000      	b.n	8002908 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002914:	b590      	push	{r4, r7, lr}
 8002916:	b089      	sub	sp, #36	; 0x24
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800291c:	2300      	movs	r3, #0
 800291e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002920:	2300      	movs	r3, #0
 8002922:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e177      	b.n	8002c1e <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002938:	2b00      	cmp	r3, #0
 800293a:	d109      	bne.n	8002950 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f7fe fbfb 	bl	8001138 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff ff19 	bl	800278c <LL_ADC_IsDeepPowerDownEnabled>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d004      	beq.n	800296a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4618      	mov	r0, r3
 8002966:	f7ff feff 	bl	8002768 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff ff34 	bl	80027dc <LL_ADC_IsInternalRegulatorEnabled>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d115      	bne.n	80029a6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff ff18 	bl	80027b4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002984:	4b9c      	ldr	r3, [pc, #624]	; (8002bf8 <HAL_ADC_Init+0x2e4>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	099b      	lsrs	r3, r3, #6
 800298a:	4a9c      	ldr	r2, [pc, #624]	; (8002bfc <HAL_ADC_Init+0x2e8>)
 800298c:	fba2 2303 	umull	r2, r3, r2, r3
 8002990:	099b      	lsrs	r3, r3, #6
 8002992:	3301      	adds	r3, #1
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002998:	e002      	b.n	80029a0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	3b01      	subs	r3, #1
 800299e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1f9      	bne.n	800299a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff ff16 	bl	80027dc <LL_ADC_IsInternalRegulatorEnabled>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d10d      	bne.n	80029d2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ba:	f043 0210 	orr.w	r2, r3, #16
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029c6:	f043 0201 	orr.w	r2, r3, #1
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff ff76 	bl	80028c8 <LL_ADC_REG_IsConversionOngoing>
 80029dc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029e2:	f003 0310 	and.w	r3, r3, #16
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	f040 8110 	bne.w	8002c0c <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f040 810c 	bne.w	8002c0c <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80029fc:	f043 0202 	orr.w	r2, r3, #2
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff ff23 	bl	8002854 <LL_ADC_IsEnabled>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d111      	bne.n	8002a38 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a14:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a18:	f7ff ff1c 	bl	8002854 <LL_ADC_IsEnabled>
 8002a1c:	4604      	mov	r4, r0
 8002a1e:	4878      	ldr	r0, [pc, #480]	; (8002c00 <HAL_ADC_Init+0x2ec>)
 8002a20:	f7ff ff18 	bl	8002854 <LL_ADC_IsEnabled>
 8002a24:	4603      	mov	r3, r0
 8002a26:	4323      	orrs	r3, r4
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d105      	bne.n	8002a38 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4619      	mov	r1, r3
 8002a32:	4874      	ldr	r0, [pc, #464]	; (8002c04 <HAL_ADC_Init+0x2f0>)
 8002a34:	f7ff fd04 	bl	8002440 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	7f5b      	ldrb	r3, [r3, #29]
 8002a3c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a42:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002a48:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002a4e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a56:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d106      	bne.n	8002a74 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	045b      	lsls	r3, r3, #17
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d009      	beq.n	8002a90 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a80:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a88:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68da      	ldr	r2, [r3, #12]
 8002a96:	4b5c      	ldr	r3, [pc, #368]	; (8002c08 <HAL_ADC_Init+0x2f4>)
 8002a98:	4013      	ands	r3, r2
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	6812      	ldr	r2, [r2, #0]
 8002a9e:	69b9      	ldr	r1, [r7, #24]
 8002aa0:	430b      	orrs	r3, r1
 8002aa2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff ff02 	bl	80028c8 <LL_ADC_REG_IsConversionOngoing>
 8002ac4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff ff0f 	bl	80028ee <LL_ADC_INJ_IsConversionOngoing>
 8002ad0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d16d      	bne.n	8002bb4 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d16a      	bne.n	8002bb4 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ae2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002aea:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002aec:	4313      	orrs	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002afa:	f023 0302 	bic.w	r3, r3, #2
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	6812      	ldr	r2, [r2, #0]
 8002b02:	69b9      	ldr	r1, [r7, #24]
 8002b04:	430b      	orrs	r3, r1
 8002b06:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d017      	beq.n	8002b40 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	691a      	ldr	r2, [r3, #16]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002b1e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002b28:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002b2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	6911      	ldr	r1, [r2, #16]
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	6812      	ldr	r2, [r2, #0]
 8002b38:	430b      	orrs	r3, r1
 8002b3a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002b3e:	e013      	b.n	8002b68 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	691a      	ldr	r2, [r3, #16]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b4e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	6812      	ldr	r2, [r2, #0]
 8002b5c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002b60:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b64:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d118      	bne.n	8002ba4 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	691b      	ldr	r3, [r3, #16]
 8002b78:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002b7c:	f023 0304 	bic.w	r3, r3, #4
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002b88:	4311      	orrs	r1, r2
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002b8e:	4311      	orrs	r1, r2
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002b94:	430a      	orrs	r2, r1
 8002b96:	431a      	orrs	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f042 0201 	orr.w	r2, r2, #1
 8002ba0:	611a      	str	r2, [r3, #16]
 8002ba2:	e007      	b.n	8002bb4 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	691a      	ldr	r2, [r3, #16]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f022 0201 	bic.w	r2, r2, #1
 8002bb2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	695b      	ldr	r3, [r3, #20]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d10c      	bne.n	8002bd6 <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc2:	f023 010f 	bic.w	r1, r3, #15
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a1b      	ldr	r3, [r3, #32]
 8002bca:	1e5a      	subs	r2, r3, #1
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	631a      	str	r2, [r3, #48]	; 0x30
 8002bd4:	e007      	b.n	8002be6 <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f022 020f 	bic.w	r2, r2, #15
 8002be4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bea:	f023 0303 	bic.w	r3, r3, #3
 8002bee:	f043 0201 	orr.w	r2, r3, #1
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	65da      	str	r2, [r3, #92]	; 0x5c
 8002bf6:	e011      	b.n	8002c1c <HAL_ADC_Init+0x308>
 8002bf8:	20000010 	.word	0x20000010
 8002bfc:	053e2d63 	.word	0x053e2d63
 8002c00:	50000100 	.word	0x50000100
 8002c04:	50000300 	.word	0x50000300
 8002c08:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c10:	f043 0210 	orr.w	r2, r3, #16
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3724      	adds	r7, #36	; 0x24
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd90      	pop	{r4, r7, pc}
 8002c26:	bf00      	nop

08002c28 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c30:	4859      	ldr	r0, [pc, #356]	; (8002d98 <HAL_ADC_Start+0x170>)
 8002c32:	f7ff fd7d 	bl	8002730 <LL_ADC_GetMultimode>
 8002c36:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff fe43 	bl	80028c8 <LL_ADC_REG_IsConversionOngoing>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f040 809f 	bne.w	8002d88 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d101      	bne.n	8002c58 <HAL_ADC_Start+0x30>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e09a      	b.n	8002d8e <HAL_ADC_Start+0x166>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f000 ff87 	bl	8003b74 <ADC_Enable>
 8002c66:	4603      	mov	r3, r0
 8002c68:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002c6a:	7dfb      	ldrb	r3, [r7, #23]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f040 8086 	bne.w	8002d7e <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c76:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c7a:	f023 0301 	bic.w	r3, r3, #1
 8002c7e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a44      	ldr	r2, [pc, #272]	; (8002d9c <HAL_ADC_Start+0x174>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d002      	beq.n	8002c96 <HAL_ADC_Start+0x6e>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	e001      	b.n	8002c9a <HAL_ADC_Start+0x72>
 8002c96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d002      	beq.n	8002ca8 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d105      	bne.n	8002cb4 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cac:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cc0:	d106      	bne.n	8002cd0 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cc6:	f023 0206 	bic.w	r2, r3, #6
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	661a      	str	r2, [r3, #96]	; 0x60
 8002cce:	e002      	b.n	8002cd6 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	221c      	movs	r2, #28
 8002cdc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a2c      	ldr	r2, [pc, #176]	; (8002d9c <HAL_ADC_Start+0x174>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d002      	beq.n	8002cf6 <HAL_ADC_Start+0xce>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	e001      	b.n	8002cfa <HAL_ADC_Start+0xd2>
 8002cf6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6812      	ldr	r2, [r2, #0]
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d008      	beq.n	8002d14 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d005      	beq.n	8002d14 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	2b05      	cmp	r3, #5
 8002d0c:	d002      	beq.n	8002d14 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	2b09      	cmp	r3, #9
 8002d12:	d114      	bne.n	8002d3e <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d007      	beq.n	8002d32 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d26:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d2a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7ff fdb2 	bl	80028a0 <LL_ADC_REG_StartConversion>
 8002d3c:	e026      	b.n	8002d8c <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d42:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a13      	ldr	r2, [pc, #76]	; (8002d9c <HAL_ADC_Start+0x174>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d002      	beq.n	8002d5a <HAL_ADC_Start+0x132>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	e001      	b.n	8002d5e <HAL_ADC_Start+0x136>
 8002d5a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d5e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00f      	beq.n	8002d8c <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d70:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d74:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d7c:	e006      	b.n	8002d8c <HAL_ADC_Start+0x164>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002d86:	e001      	b.n	8002d8c <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d88:	2302      	movs	r3, #2
 8002d8a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3718      	adds	r7, #24
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	50000300 	.word	0x50000300
 8002d9c:	50000100 	.word	0x50000100

08002da0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002dac:	4851      	ldr	r0, [pc, #324]	; (8002ef4 <HAL_ADC_Start_DMA+0x154>)
 8002dae:	f7ff fcbf 	bl	8002730 <LL_ADC_GetMultimode>
 8002db2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff fd85 	bl	80028c8 <LL_ADC_REG_IsConversionOngoing>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f040 808f 	bne.w	8002ee4 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d101      	bne.n	8002dd4 <HAL_ADC_Start_DMA+0x34>
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	e08a      	b.n	8002eea <HAL_ADC_Start_DMA+0x14a>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d005      	beq.n	8002dee <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	2b05      	cmp	r3, #5
 8002de6:	d002      	beq.n	8002dee <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	2b09      	cmp	r3, #9
 8002dec:	d173      	bne.n	8002ed6 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f000 fec0 	bl	8003b74 <ADC_Enable>
 8002df4:	4603      	mov	r3, r0
 8002df6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002df8:	7dfb      	ldrb	r3, [r7, #23]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d166      	bne.n	8002ecc <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e02:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002e06:	f023 0301 	bic.w	r3, r3, #1
 8002e0a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a38      	ldr	r2, [pc, #224]	; (8002ef8 <HAL_ADC_Start_DMA+0x158>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d002      	beq.n	8002e22 <HAL_ADC_Start_DMA+0x82>
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	e001      	b.n	8002e26 <HAL_ADC_Start_DMA+0x86>
 8002e22:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	6812      	ldr	r2, [r2, #0]
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d002      	beq.n	8002e34 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d105      	bne.n	8002e40 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e38:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d006      	beq.n	8002e5a <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e50:	f023 0206 	bic.w	r2, r3, #6
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	661a      	str	r2, [r3, #96]	; 0x60
 8002e58:	e002      	b.n	8002e60 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e64:	4a25      	ldr	r2, [pc, #148]	; (8002efc <HAL_ADC_Start_DMA+0x15c>)
 8002e66:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e6c:	4a24      	ldr	r2, [pc, #144]	; (8002f00 <HAL_ADC_Start_DMA+0x160>)
 8002e6e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e74:	4a23      	ldr	r2, [pc, #140]	; (8002f04 <HAL_ADC_Start_DMA+0x164>)
 8002e76:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	221c      	movs	r2, #28
 8002e7e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 0210 	orr.w	r2, r2, #16
 8002e96:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	68da      	ldr	r2, [r3, #12]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0201 	orr.w	r2, r2, #1
 8002ea6:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	3340      	adds	r3, #64	; 0x40
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	68ba      	ldr	r2, [r7, #8]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f001 fd70 	bl	800499c <HAL_DMA_Start_IT>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff fceb 	bl	80028a0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002eca:	e00d      	b.n	8002ee8 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002ed4:	e008      	b.n	8002ee8 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002ee2:	e001      	b.n	8002ee8 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3718      	adds	r7, #24
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	50000300 	.word	0x50000300
 8002ef8:	50000100 	.word	0x50000100
 8002efc:	08003cf7 	.word	0x08003cf7
 8002f00:	08003dcf 	.word	0x08003dcf
 8002f04:	08003deb 	.word	0x08003deb

08002f08 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
	...

08002f24 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b08a      	sub	sp, #40	; 0x28
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f40:	4883      	ldr	r0, [pc, #524]	; (8003150 <HAL_ADC_IRQHandler+0x22c>)
 8002f42:	f7ff fbf5 	bl	8002730 <LL_ADC_GetMultimode>
 8002f46:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d017      	beq.n	8002f82 <HAL_ADC_IRQHandler+0x5e>
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	f003 0302 	and.w	r3, r3, #2
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d012      	beq.n	8002f82 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f60:	f003 0310 	and.w	r3, r3, #16
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d105      	bne.n	8002f74 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f6c:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f001 f82f 	bl	8003fd8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d004      	beq.n	8002f96 <HAL_ADC_IRQHandler+0x72>
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	f003 0304 	and.w	r3, r3, #4
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10a      	bne.n	8002fac <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f000 8085 	beq.w	80030ac <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	f003 0308 	and.w	r3, r3, #8
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d07f      	beq.n	80030ac <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fb0:	f003 0310 	and.w	r3, r3, #16
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d105      	bne.n	8002fc4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fbc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff fb0b 	bl	80025e4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d064      	beq.n	800309e <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a5e      	ldr	r2, [pc, #376]	; (8003154 <HAL_ADC_IRQHandler+0x230>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d002      	beq.n	8002fe4 <HAL_ADC_IRQHandler+0xc0>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	e001      	b.n	8002fe8 <HAL_ADC_IRQHandler+0xc4>
 8002fe4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	6812      	ldr	r2, [r2, #0]
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d008      	beq.n	8003002 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d005      	beq.n	8003002 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	2b05      	cmp	r3, #5
 8002ffa:	d002      	beq.n	8003002 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	2b09      	cmp	r3, #9
 8003000:	d104      	bne.n	800300c <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	623b      	str	r3, [r7, #32]
 800300a:	e00d      	b.n	8003028 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a50      	ldr	r2, [pc, #320]	; (8003154 <HAL_ADC_IRQHandler+0x230>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d002      	beq.n	800301c <HAL_ADC_IRQHandler+0xf8>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	e001      	b.n	8003020 <HAL_ADC_IRQHandler+0xfc>
 800301c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003020:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003028:	6a3b      	ldr	r3, [r7, #32]
 800302a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d135      	bne.n	800309e <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0308 	and.w	r3, r3, #8
 800303c:	2b08      	cmp	r3, #8
 800303e:	d12e      	bne.n	800309e <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4618      	mov	r0, r3
 8003046:	f7ff fc3f 	bl	80028c8 <LL_ADC_REG_IsConversionOngoing>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d11a      	bne.n	8003086 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	685a      	ldr	r2, [r3, #4]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f022 020c 	bic.w	r2, r2, #12
 800305e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003064:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003070:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d112      	bne.n	800309e <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800307c:	f043 0201 	orr.w	r2, r3, #1
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	65da      	str	r2, [r3, #92]	; 0x5c
 8003084:	e00b      	b.n	800309e <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800308a:	f043 0210 	orr.w	r2, r3, #16
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003096:	f043 0201 	orr.w	r2, r3, #1
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7fe fb5c 	bl	800175c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	220c      	movs	r2, #12
 80030aa:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	f003 0320 	and.w	r3, r3, #32
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d004      	beq.n	80030c0 <HAL_ADC_IRQHandler+0x19c>
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	f003 0320 	and.w	r3, r3, #32
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d10b      	bne.n	80030d8 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 809e 	beq.w	8003208 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 8098 	beq.w	8003208 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030dc:	f003 0310 	and.w	r3, r3, #16
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d105      	bne.n	80030f0 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff fab4 	bl	8002662 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80030fa:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4618      	mov	r0, r3
 8003102:	f7ff fa6f 	bl	80025e4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003106:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a11      	ldr	r2, [pc, #68]	; (8003154 <HAL_ADC_IRQHandler+0x230>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d002      	beq.n	8003118 <HAL_ADC_IRQHandler+0x1f4>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	e001      	b.n	800311c <HAL_ADC_IRQHandler+0x1f8>
 8003118:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	6812      	ldr	r2, [r2, #0]
 8003120:	4293      	cmp	r3, r2
 8003122:	d008      	beq.n	8003136 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d005      	beq.n	8003136 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	2b06      	cmp	r3, #6
 800312e:	d002      	beq.n	8003136 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	2b07      	cmp	r3, #7
 8003134:	d104      	bne.n	8003140 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	623b      	str	r3, [r7, #32]
 800313e:	e011      	b.n	8003164 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a03      	ldr	r2, [pc, #12]	; (8003154 <HAL_ADC_IRQHandler+0x230>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d006      	beq.n	8003158 <HAL_ADC_IRQHandler+0x234>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	e005      	b.n	800315c <HAL_ADC_IRQHandler+0x238>
 8003150:	50000300 	.word	0x50000300
 8003154:	50000100 	.word	0x50000100
 8003158:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800315c:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d047      	beq.n	80031fa <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800316a:	6a3b      	ldr	r3, [r7, #32]
 800316c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d007      	beq.n	8003184 <HAL_ADC_IRQHandler+0x260>
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d03f      	beq.n	80031fa <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800317a:	6a3b      	ldr	r3, [r7, #32]
 800317c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003180:	2b00      	cmp	r3, #0
 8003182:	d13a      	bne.n	80031fa <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800318e:	2b40      	cmp	r3, #64	; 0x40
 8003190:	d133      	bne.n	80031fa <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d12e      	bne.n	80031fa <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff fba4 	bl	80028ee <LL_ADC_INJ_IsConversionOngoing>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d11a      	bne.n	80031e2 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80031ba:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d112      	bne.n	80031fa <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d8:	f043 0201 	orr.w	r2, r3, #1
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	65da      	str	r2, [r3, #92]	; 0x5c
 80031e0:	e00b      	b.n	80031fa <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e6:	f043 0210 	orr.w	r2, r3, #16
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031f2:	f043 0201 	orr.w	r2, r3, #1
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 fec4 	bl	8003f88 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2260      	movs	r2, #96	; 0x60
 8003206:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800320e:	2b00      	cmp	r3, #0
 8003210:	d011      	beq.n	8003236 <HAL_ADC_IRQHandler+0x312>
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00c      	beq.n	8003236 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003220:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 f89f 	bl	800336c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2280      	movs	r2, #128	; 0x80
 8003234:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800323c:	2b00      	cmp	r3, #0
 800323e:	d012      	beq.n	8003266 <HAL_ADC_IRQHandler+0x342>
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00d      	beq.n	8003266 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800324e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 feaa 	bl	8003fb0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003264:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800326c:	2b00      	cmp	r3, #0
 800326e:	d012      	beq.n	8003296 <HAL_ADC_IRQHandler+0x372>
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00d      	beq.n	8003296 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800327e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 fe9c 	bl	8003fc4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003294:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	f003 0310 	and.w	r3, r3, #16
 800329c:	2b00      	cmp	r3, #0
 800329e:	d036      	beq.n	800330e <HAL_ADC_IRQHandler+0x3ea>
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	f003 0310 	and.w	r3, r3, #16
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d031      	beq.n	800330e <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d102      	bne.n	80032b8 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 80032b2:	2301      	movs	r3, #1
 80032b4:	627b      	str	r3, [r7, #36]	; 0x24
 80032b6:	e014      	b.n	80032e2 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d008      	beq.n	80032d0 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80032be:	4825      	ldr	r0, [pc, #148]	; (8003354 <HAL_ADC_IRQHandler+0x430>)
 80032c0:	f7ff fa44 	bl	800274c <LL_ADC_GetMultiDMATransfer>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00b      	beq.n	80032e2 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80032ca:	2301      	movs	r3, #1
 80032cc:	627b      	str	r3, [r7, #36]	; 0x24
 80032ce:	e008      	b.n	80032e2 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80032de:	2301      	movs	r3, #1
 80032e0:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80032e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d10e      	bne.n	8003306 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032f8:	f043 0202 	orr.w	r2, r3, #2
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 f83d 	bl	8003380 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2210      	movs	r2, #16
 800330c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003314:	2b00      	cmp	r3, #0
 8003316:	d018      	beq.n	800334a <HAL_ADC_IRQHandler+0x426>
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800331e:	2b00      	cmp	r3, #0
 8003320:	d013      	beq.n	800334a <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003326:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003332:	f043 0208 	orr.w	r2, r3, #8
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003342:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f000 fe29 	bl	8003f9c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800334a:	bf00      	nop
 800334c:	3728      	adds	r7, #40	; 0x28
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	50000300 	.word	0x50000300

08003358 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b0b6      	sub	sp, #216	; 0xd8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800339e:	2300      	movs	r3, #0
 80033a0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80033a4:	2300      	movs	r3, #0
 80033a6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d101      	bne.n	80033b6 <HAL_ADC_ConfigChannel+0x22>
 80033b2:	2302      	movs	r3, #2
 80033b4:	e3c8      	b.n	8003b48 <HAL_ADC_ConfigChannel+0x7b4>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff fa80 	bl	80028c8 <LL_ADC_REG_IsConversionOngoing>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	f040 83ad 	bne.w	8003b2a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6818      	ldr	r0, [r3, #0]
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	6859      	ldr	r1, [r3, #4]
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	461a      	mov	r2, r3
 80033de:	f7ff f914 	bl	800260a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7ff fa6e 	bl	80028c8 <LL_ADC_REG_IsConversionOngoing>
 80033ec:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff fa7a 	bl	80028ee <LL_ADC_INJ_IsConversionOngoing>
 80033fa:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80033fe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003402:	2b00      	cmp	r3, #0
 8003404:	f040 81d9 	bne.w	80037ba <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003408:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800340c:	2b00      	cmp	r3, #0
 800340e:	f040 81d4 	bne.w	80037ba <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800341a:	d10f      	bne.n	800343c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6818      	ldr	r0, [r3, #0]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2200      	movs	r2, #0
 8003426:	4619      	mov	r1, r3
 8003428:	f7ff f92e 	bl	8002688 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff f8c2 	bl	80025be <LL_ADC_SetSamplingTimeCommonConfig>
 800343a:	e00e      	b.n	800345a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6818      	ldr	r0, [r3, #0]
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	6819      	ldr	r1, [r3, #0]
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	461a      	mov	r2, r3
 800344a:	f7ff f91d 	bl	8002688 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2100      	movs	r1, #0
 8003454:	4618      	mov	r0, r3
 8003456:	f7ff f8b2 	bl	80025be <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	695a      	ldr	r2, [r3, #20]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	08db      	lsrs	r3, r3, #3
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	2b04      	cmp	r3, #4
 800347a:	d022      	beq.n	80034c2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6818      	ldr	r0, [r3, #0]
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	6919      	ldr	r1, [r3, #16]
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800348c:	f7ff f80c 	bl	80024a8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6818      	ldr	r0, [r3, #0]
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	6919      	ldr	r1, [r3, #16]
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	461a      	mov	r2, r3
 800349e:	f7ff f858 	bl	8002552 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6818      	ldr	r0, [r3, #0]
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	6919      	ldr	r1, [r3, #16]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	7f1b      	ldrb	r3, [r3, #28]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d102      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x124>
 80034b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034b6:	e000      	b.n	80034ba <HAL_ADC_ConfigChannel+0x126>
 80034b8:	2300      	movs	r3, #0
 80034ba:	461a      	mov	r2, r3
 80034bc:	f7ff f864 	bl	8002588 <LL_ADC_SetOffsetSaturation>
 80034c0:	e17b      	b.n	80037ba <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2100      	movs	r1, #0
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff f811 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 80034ce:	4603      	mov	r3, r0
 80034d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10a      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x15a>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2100      	movs	r1, #0
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff f806 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 80034e4:	4603      	mov	r3, r0
 80034e6:	0e9b      	lsrs	r3, r3, #26
 80034e8:	f003 021f 	and.w	r2, r3, #31
 80034ec:	e01e      	b.n	800352c <HAL_ADC_ConfigChannel+0x198>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2100      	movs	r1, #0
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7fe fffb 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 80034fa:	4603      	mov	r3, r0
 80034fc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003500:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003504:	fa93 f3a3 	rbit	r3, r3
 8003508:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800350c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003510:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003514:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800351c:	2320      	movs	r3, #32
 800351e:	e004      	b.n	800352a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003520:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003524:	fab3 f383 	clz	r3, r3
 8003528:	b2db      	uxtb	r3, r3
 800352a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003534:	2b00      	cmp	r3, #0
 8003536:	d105      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x1b0>
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	0e9b      	lsrs	r3, r3, #26
 800353e:	f003 031f 	and.w	r3, r3, #31
 8003542:	e018      	b.n	8003576 <HAL_ADC_ConfigChannel+0x1e2>
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003550:	fa93 f3a3 	rbit	r3, r3
 8003554:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003558:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800355c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003560:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003568:	2320      	movs	r3, #32
 800356a:	e004      	b.n	8003576 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800356c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003570:	fab3 f383 	clz	r3, r3
 8003574:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003576:	429a      	cmp	r2, r3
 8003578:	d106      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2200      	movs	r2, #0
 8003580:	2100      	movs	r1, #0
 8003582:	4618      	mov	r0, r3
 8003584:	f7fe ffca 	bl	800251c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2101      	movs	r1, #1
 800358e:	4618      	mov	r0, r3
 8003590:	f7fe ffae 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 8003594:	4603      	mov	r3, r0
 8003596:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800359a:	2b00      	cmp	r3, #0
 800359c:	d10a      	bne.n	80035b4 <HAL_ADC_ConfigChannel+0x220>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2101      	movs	r1, #1
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7fe ffa3 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 80035aa:	4603      	mov	r3, r0
 80035ac:	0e9b      	lsrs	r3, r3, #26
 80035ae:	f003 021f 	and.w	r2, r3, #31
 80035b2:	e01e      	b.n	80035f2 <HAL_ADC_ConfigChannel+0x25e>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2101      	movs	r1, #1
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7fe ff98 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 80035c0:	4603      	mov	r3, r0
 80035c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80035ca:	fa93 f3a3 	rbit	r3, r3
 80035ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80035d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80035d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80035da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80035e2:	2320      	movs	r3, #32
 80035e4:	e004      	b.n	80035f0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80035e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80035ea:	fab3 f383 	clz	r3, r3
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d105      	bne.n	800360a <HAL_ADC_ConfigChannel+0x276>
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	0e9b      	lsrs	r3, r3, #26
 8003604:	f003 031f 	and.w	r3, r3, #31
 8003608:	e018      	b.n	800363c <HAL_ADC_ConfigChannel+0x2a8>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003612:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003616:	fa93 f3a3 	rbit	r3, r3
 800361a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800361e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003622:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003626:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800362e:	2320      	movs	r3, #32
 8003630:	e004      	b.n	800363c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003632:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003636:	fab3 f383 	clz	r3, r3
 800363a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800363c:	429a      	cmp	r2, r3
 800363e:	d106      	bne.n	800364e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2200      	movs	r2, #0
 8003646:	2101      	movs	r1, #1
 8003648:	4618      	mov	r0, r3
 800364a:	f7fe ff67 	bl	800251c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2102      	movs	r1, #2
 8003654:	4618      	mov	r0, r3
 8003656:	f7fe ff4b 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 800365a:	4603      	mov	r3, r0
 800365c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003660:	2b00      	cmp	r3, #0
 8003662:	d10a      	bne.n	800367a <HAL_ADC_ConfigChannel+0x2e6>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2102      	movs	r1, #2
 800366a:	4618      	mov	r0, r3
 800366c:	f7fe ff40 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 8003670:	4603      	mov	r3, r0
 8003672:	0e9b      	lsrs	r3, r3, #26
 8003674:	f003 021f 	and.w	r2, r3, #31
 8003678:	e01e      	b.n	80036b8 <HAL_ADC_ConfigChannel+0x324>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2102      	movs	r1, #2
 8003680:	4618      	mov	r0, r3
 8003682:	f7fe ff35 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 8003686:	4603      	mov	r3, r0
 8003688:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003690:	fa93 f3a3 	rbit	r3, r3
 8003694:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003698:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800369c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80036a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80036a8:	2320      	movs	r3, #32
 80036aa:	e004      	b.n	80036b6 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80036ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80036b0:	fab3 f383 	clz	r3, r3
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d105      	bne.n	80036d0 <HAL_ADC_ConfigChannel+0x33c>
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	0e9b      	lsrs	r3, r3, #26
 80036ca:	f003 031f 	and.w	r3, r3, #31
 80036ce:	e016      	b.n	80036fe <HAL_ADC_ConfigChannel+0x36a>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80036dc:	fa93 f3a3 	rbit	r3, r3
 80036e0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80036e2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80036e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80036e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d101      	bne.n	80036f4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80036f0:	2320      	movs	r3, #32
 80036f2:	e004      	b.n	80036fe <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80036f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80036f8:	fab3 f383 	clz	r3, r3
 80036fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80036fe:	429a      	cmp	r2, r3
 8003700:	d106      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2200      	movs	r2, #0
 8003708:	2102      	movs	r1, #2
 800370a:	4618      	mov	r0, r3
 800370c:	f7fe ff06 	bl	800251c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2103      	movs	r1, #3
 8003716:	4618      	mov	r0, r3
 8003718:	f7fe feea 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 800371c:	4603      	mov	r3, r0
 800371e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10a      	bne.n	800373c <HAL_ADC_ConfigChannel+0x3a8>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2103      	movs	r1, #3
 800372c:	4618      	mov	r0, r3
 800372e:	f7fe fedf 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 8003732:	4603      	mov	r3, r0
 8003734:	0e9b      	lsrs	r3, r3, #26
 8003736:	f003 021f 	and.w	r2, r3, #31
 800373a:	e017      	b.n	800376c <HAL_ADC_ConfigChannel+0x3d8>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2103      	movs	r1, #3
 8003742:	4618      	mov	r0, r3
 8003744:	f7fe fed4 	bl	80024f0 <LL_ADC_GetOffsetChannel>
 8003748:	4603      	mov	r3, r0
 800374a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800374e:	fa93 f3a3 	rbit	r3, r3
 8003752:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003754:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003756:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003758:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800375e:	2320      	movs	r3, #32
 8003760:	e003      	b.n	800376a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003762:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003764:	fab3 f383 	clz	r3, r3
 8003768:	b2db      	uxtb	r3, r3
 800376a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003774:	2b00      	cmp	r3, #0
 8003776:	d105      	bne.n	8003784 <HAL_ADC_ConfigChannel+0x3f0>
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	0e9b      	lsrs	r3, r3, #26
 800377e:	f003 031f 	and.w	r3, r3, #31
 8003782:	e011      	b.n	80037a8 <HAL_ADC_ConfigChannel+0x414>
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800378c:	fa93 f3a3 	rbit	r3, r3
 8003790:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003792:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003794:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003796:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003798:	2b00      	cmp	r3, #0
 800379a:	d101      	bne.n	80037a0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800379c:	2320      	movs	r3, #32
 800379e:	e003      	b.n	80037a8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80037a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037a2:	fab3 f383 	clz	r3, r3
 80037a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d106      	bne.n	80037ba <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2200      	movs	r2, #0
 80037b2:	2103      	movs	r1, #3
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7fe feb1 	bl	800251c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff f848 	bl	8002854 <LL_ADC_IsEnabled>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f040 8140 	bne.w	8003a4c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6818      	ldr	r0, [r3, #0]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	6819      	ldr	r1, [r3, #0]
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	461a      	mov	r2, r3
 80037da:	f7fe ff81 	bl	80026e0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	4a8f      	ldr	r2, [pc, #572]	; (8003a20 <HAL_ADC_ConfigChannel+0x68c>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	f040 8131 	bne.w	8003a4c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10b      	bne.n	8003812 <HAL_ADC_ConfigChannel+0x47e>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	0e9b      	lsrs	r3, r3, #26
 8003800:	3301      	adds	r3, #1
 8003802:	f003 031f 	and.w	r3, r3, #31
 8003806:	2b09      	cmp	r3, #9
 8003808:	bf94      	ite	ls
 800380a:	2301      	movls	r3, #1
 800380c:	2300      	movhi	r3, #0
 800380e:	b2db      	uxtb	r3, r3
 8003810:	e019      	b.n	8003846 <HAL_ADC_ConfigChannel+0x4b2>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003818:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800381a:	fa93 f3a3 	rbit	r3, r3
 800381e:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003820:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003822:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003824:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800382a:	2320      	movs	r3, #32
 800382c:	e003      	b.n	8003836 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800382e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003830:	fab3 f383 	clz	r3, r3
 8003834:	b2db      	uxtb	r3, r3
 8003836:	3301      	adds	r3, #1
 8003838:	f003 031f 	and.w	r3, r3, #31
 800383c:	2b09      	cmp	r3, #9
 800383e:	bf94      	ite	ls
 8003840:	2301      	movls	r3, #1
 8003842:	2300      	movhi	r3, #0
 8003844:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003846:	2b00      	cmp	r3, #0
 8003848:	d079      	beq.n	800393e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003852:	2b00      	cmp	r3, #0
 8003854:	d107      	bne.n	8003866 <HAL_ADC_ConfigChannel+0x4d2>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	0e9b      	lsrs	r3, r3, #26
 800385c:	3301      	adds	r3, #1
 800385e:	069b      	lsls	r3, r3, #26
 8003860:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003864:	e015      	b.n	8003892 <HAL_ADC_ConfigChannel+0x4fe>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800386e:	fa93 f3a3 	rbit	r3, r3
 8003872:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003874:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003876:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003878:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800387a:	2b00      	cmp	r3, #0
 800387c:	d101      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800387e:	2320      	movs	r3, #32
 8003880:	e003      	b.n	800388a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003882:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003884:	fab3 f383 	clz	r3, r3
 8003888:	b2db      	uxtb	r3, r3
 800388a:	3301      	adds	r3, #1
 800388c:	069b      	lsls	r3, r3, #26
 800388e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800389a:	2b00      	cmp	r3, #0
 800389c:	d109      	bne.n	80038b2 <HAL_ADC_ConfigChannel+0x51e>
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	0e9b      	lsrs	r3, r3, #26
 80038a4:	3301      	adds	r3, #1
 80038a6:	f003 031f 	and.w	r3, r3, #31
 80038aa:	2101      	movs	r1, #1
 80038ac:	fa01 f303 	lsl.w	r3, r1, r3
 80038b0:	e017      	b.n	80038e2 <HAL_ADC_ConfigChannel+0x54e>
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038ba:	fa93 f3a3 	rbit	r3, r3
 80038be:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80038c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038c2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80038c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80038ca:	2320      	movs	r3, #32
 80038cc:	e003      	b.n	80038d6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80038ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038d0:	fab3 f383 	clz	r3, r3
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	3301      	adds	r3, #1
 80038d8:	f003 031f 	and.w	r3, r3, #31
 80038dc:	2101      	movs	r1, #1
 80038de:	fa01 f303 	lsl.w	r3, r1, r3
 80038e2:	ea42 0103 	orr.w	r1, r2, r3
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10a      	bne.n	8003908 <HAL_ADC_ConfigChannel+0x574>
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	0e9b      	lsrs	r3, r3, #26
 80038f8:	3301      	adds	r3, #1
 80038fa:	f003 021f 	and.w	r2, r3, #31
 80038fe:	4613      	mov	r3, r2
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	4413      	add	r3, r2
 8003904:	051b      	lsls	r3, r3, #20
 8003906:	e018      	b.n	800393a <HAL_ADC_ConfigChannel+0x5a6>
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003910:	fa93 f3a3 	rbit	r3, r3
 8003914:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003918:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800391a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800391c:	2b00      	cmp	r3, #0
 800391e:	d101      	bne.n	8003924 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003920:	2320      	movs	r3, #32
 8003922:	e003      	b.n	800392c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003924:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003926:	fab3 f383 	clz	r3, r3
 800392a:	b2db      	uxtb	r3, r3
 800392c:	3301      	adds	r3, #1
 800392e:	f003 021f 	and.w	r2, r3, #31
 8003932:	4613      	mov	r3, r2
 8003934:	005b      	lsls	r3, r3, #1
 8003936:	4413      	add	r3, r2
 8003938:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800393a:	430b      	orrs	r3, r1
 800393c:	e081      	b.n	8003a42 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003946:	2b00      	cmp	r3, #0
 8003948:	d107      	bne.n	800395a <HAL_ADC_ConfigChannel+0x5c6>
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	0e9b      	lsrs	r3, r3, #26
 8003950:	3301      	adds	r3, #1
 8003952:	069b      	lsls	r3, r3, #26
 8003954:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003958:	e015      	b.n	8003986 <HAL_ADC_ConfigChannel+0x5f2>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003962:	fa93 f3a3 	rbit	r3, r3
 8003966:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800396a:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800396c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003972:	2320      	movs	r3, #32
 8003974:	e003      	b.n	800397e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003978:	fab3 f383 	clz	r3, r3
 800397c:	b2db      	uxtb	r3, r3
 800397e:	3301      	adds	r3, #1
 8003980:	069b      	lsls	r3, r3, #26
 8003982:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800398e:	2b00      	cmp	r3, #0
 8003990:	d109      	bne.n	80039a6 <HAL_ADC_ConfigChannel+0x612>
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	0e9b      	lsrs	r3, r3, #26
 8003998:	3301      	adds	r3, #1
 800399a:	f003 031f 	and.w	r3, r3, #31
 800399e:	2101      	movs	r1, #1
 80039a0:	fa01 f303 	lsl.w	r3, r1, r3
 80039a4:	e017      	b.n	80039d6 <HAL_ADC_ConfigChannel+0x642>
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ac:	6a3b      	ldr	r3, [r7, #32]
 80039ae:	fa93 f3a3 	rbit	r3, r3
 80039b2:	61fb      	str	r3, [r7, #28]
  return result;
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80039b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80039be:	2320      	movs	r3, #32
 80039c0:	e003      	b.n	80039ca <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80039c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c4:	fab3 f383 	clz	r3, r3
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	3301      	adds	r3, #1
 80039cc:	f003 031f 	and.w	r3, r3, #31
 80039d0:	2101      	movs	r1, #1
 80039d2:	fa01 f303 	lsl.w	r3, r1, r3
 80039d6:	ea42 0103 	orr.w	r1, r2, r3
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10d      	bne.n	8003a02 <HAL_ADC_ConfigChannel+0x66e>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	0e9b      	lsrs	r3, r3, #26
 80039ec:	3301      	adds	r3, #1
 80039ee:	f003 021f 	and.w	r2, r3, #31
 80039f2:	4613      	mov	r3, r2
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	4413      	add	r3, r2
 80039f8:	3b1e      	subs	r3, #30
 80039fa:	051b      	lsls	r3, r3, #20
 80039fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003a00:	e01e      	b.n	8003a40 <HAL_ADC_ConfigChannel+0x6ac>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	fa93 f3a3 	rbit	r3, r3
 8003a0e:	613b      	str	r3, [r7, #16]
  return result;
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d104      	bne.n	8003a24 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003a1a:	2320      	movs	r3, #32
 8003a1c:	e006      	b.n	8003a2c <HAL_ADC_ConfigChannel+0x698>
 8003a1e:	bf00      	nop
 8003a20:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	fab3 f383 	clz	r3, r3
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	f003 021f 	and.w	r2, r3, #31
 8003a32:	4613      	mov	r3, r2
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	4413      	add	r3, r2
 8003a38:	3b1e      	subs	r3, #30
 8003a3a:	051b      	lsls	r3, r3, #20
 8003a3c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a40:	430b      	orrs	r3, r1
 8003a42:	683a      	ldr	r2, [r7, #0]
 8003a44:	6892      	ldr	r2, [r2, #8]
 8003a46:	4619      	mov	r1, r3
 8003a48:	f7fe fe1e 	bl	8002688 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	4b3f      	ldr	r3, [pc, #252]	; (8003b50 <HAL_ADC_ConfigChannel+0x7bc>)
 8003a52:	4013      	ands	r3, r2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d071      	beq.n	8003b3c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a58:	483e      	ldr	r0, [pc, #248]	; (8003b54 <HAL_ADC_ConfigChannel+0x7c0>)
 8003a5a:	f7fe fd17 	bl	800248c <LL_ADC_GetCommonPathInternalCh>
 8003a5e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a3c      	ldr	r2, [pc, #240]	; (8003b58 <HAL_ADC_ConfigChannel+0x7c4>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d004      	beq.n	8003a76 <HAL_ADC_ConfigChannel+0x6e2>
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a3a      	ldr	r2, [pc, #232]	; (8003b5c <HAL_ADC_ConfigChannel+0x7c8>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d127      	bne.n	8003ac6 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a7a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d121      	bne.n	8003ac6 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a8a:	d157      	bne.n	8003b3c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a90:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a94:	4619      	mov	r1, r3
 8003a96:	482f      	ldr	r0, [pc, #188]	; (8003b54 <HAL_ADC_ConfigChannel+0x7c0>)
 8003a98:	f7fe fce5 	bl	8002466 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a9c:	4b30      	ldr	r3, [pc, #192]	; (8003b60 <HAL_ADC_ConfigChannel+0x7cc>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	099b      	lsrs	r3, r3, #6
 8003aa2:	4a30      	ldr	r2, [pc, #192]	; (8003b64 <HAL_ADC_ConfigChannel+0x7d0>)
 8003aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa8:	099b      	lsrs	r3, r3, #6
 8003aaa:	1c5a      	adds	r2, r3, #1
 8003aac:	4613      	mov	r3, r2
 8003aae:	005b      	lsls	r3, r3, #1
 8003ab0:	4413      	add	r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003ab6:	e002      	b.n	8003abe <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	3b01      	subs	r3, #1
 8003abc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1f9      	bne.n	8003ab8 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ac4:	e03a      	b.n	8003b3c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a27      	ldr	r2, [pc, #156]	; (8003b68 <HAL_ADC_ConfigChannel+0x7d4>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d113      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x764>
 8003ad0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ad4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d10d      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a22      	ldr	r2, [pc, #136]	; (8003b6c <HAL_ADC_ConfigChannel+0x7d8>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d02a      	beq.n	8003b3c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ae6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003aea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003aee:	4619      	mov	r1, r3
 8003af0:	4818      	ldr	r0, [pc, #96]	; (8003b54 <HAL_ADC_ConfigChannel+0x7c0>)
 8003af2:	f7fe fcb8 	bl	8002466 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003af6:	e021      	b.n	8003b3c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a1c      	ldr	r2, [pc, #112]	; (8003b70 <HAL_ADC_ConfigChannel+0x7dc>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d11c      	bne.n	8003b3c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003b02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d116      	bne.n	8003b3c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a16      	ldr	r2, [pc, #88]	; (8003b6c <HAL_ADC_ConfigChannel+0x7d8>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d011      	beq.n	8003b3c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b1c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b20:	4619      	mov	r1, r3
 8003b22:	480c      	ldr	r0, [pc, #48]	; (8003b54 <HAL_ADC_ConfigChannel+0x7c0>)
 8003b24:	f7fe fc9f 	bl	8002466 <LL_ADC_SetCommonPathInternalCh>
 8003b28:	e008      	b.n	8003b3c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b2e:	f043 0220 	orr.w	r2, r3, #32
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003b44:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	37d8      	adds	r7, #216	; 0xd8
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	80080000 	.word	0x80080000
 8003b54:	50000300 	.word	0x50000300
 8003b58:	c3210000 	.word	0xc3210000
 8003b5c:	90c00010 	.word	0x90c00010
 8003b60:	20000010 	.word	0x20000010
 8003b64:	053e2d63 	.word	0x053e2d63
 8003b68:	c7520000 	.word	0xc7520000
 8003b6c:	50000100 	.word	0x50000100
 8003b70:	cb840000 	.word	0xcb840000

08003b74 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f7fe fe67 	bl	8002854 <LL_ADC_IsEnabled>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d14d      	bne.n	8003c28 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689a      	ldr	r2, [r3, #8]
 8003b92:	4b28      	ldr	r3, [pc, #160]	; (8003c34 <ADC_Enable+0xc0>)
 8003b94:	4013      	ands	r3, r2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00d      	beq.n	8003bb6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b9e:	f043 0210 	orr.w	r2, r3, #16
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003baa:	f043 0201 	orr.w	r2, r3, #1
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e039      	b.n	8003c2a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7fe fe22 	bl	8002804 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003bc0:	f7fe fc10 	bl	80023e4 <HAL_GetTick>
 8003bc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bc6:	e028      	b.n	8003c1a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7fe fe41 	bl	8002854 <LL_ADC_IsEnabled>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d104      	bne.n	8003be2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7fe fe11 	bl	8002804 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003be2:	f7fe fbff 	bl	80023e4 <HAL_GetTick>
 8003be6:	4602      	mov	r2, r0
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d914      	bls.n	8003c1a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0301 	and.w	r3, r3, #1
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d00d      	beq.n	8003c1a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c02:	f043 0210 	orr.w	r2, r3, #16
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c0e:	f043 0201 	orr.w	r2, r3, #1
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e007      	b.n	8003c2a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0301 	and.w	r3, r3, #1
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d1cf      	bne.n	8003bc8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	8000003f 	.word	0x8000003f

08003c38 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7fe fe18 	bl	800287a <LL_ADC_IsDisableOngoing>
 8003c4a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fe fdff 	bl	8002854 <LL_ADC_IsEnabled>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d047      	beq.n	8003cec <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d144      	bne.n	8003cec <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f003 030d 	and.w	r3, r3, #13
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d10c      	bne.n	8003c8a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7fe fdd9 	bl	800282c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2203      	movs	r2, #3
 8003c80:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c82:	f7fe fbaf 	bl	80023e4 <HAL_GetTick>
 8003c86:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c88:	e029      	b.n	8003cde <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c8e:	f043 0210 	orr.w	r2, r3, #16
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c9a:	f043 0201 	orr.w	r2, r3, #1
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e023      	b.n	8003cee <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ca6:	f7fe fb9d 	bl	80023e4 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d914      	bls.n	8003cde <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00d      	beq.n	8003cde <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc6:	f043 0210 	orr.w	r2, r3, #16
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cd2:	f043 0201 	orr.w	r2, r3, #1
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e007      	b.n	8003cee <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1dc      	bne.n	8003ca6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003cf6:	b580      	push	{r7, lr}
 8003cf8:	b084      	sub	sp, #16
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d02:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d08:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d14b      	bne.n	8003da8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d14:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0308 	and.w	r3, r3, #8
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d021      	beq.n	8003d6e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f7fe fc58 	bl	80025e4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d032      	beq.n	8003da0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d12b      	bne.n	8003da0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d11f      	bne.n	8003da0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d64:	f043 0201 	orr.w	r2, r3, #1
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d6c:	e018      	b.n	8003da0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d111      	bne.n	8003da0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d105      	bne.n	8003da0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d98:	f043 0201 	orr.w	r2, r3, #1
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f7fd fcdb 	bl	800175c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003da6:	e00e      	b.n	8003dc6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dac:	f003 0310 	and.w	r3, r3, #16
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d003      	beq.n	8003dbc <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003db4:	68f8      	ldr	r0, [r7, #12]
 8003db6:	f7ff fae3 	bl	8003380 <HAL_ADC_ErrorCallback>
}
 8003dba:	e004      	b.n	8003dc6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	4798      	blx	r3
}
 8003dc6:	bf00      	nop
 8003dc8:	3710      	adds	r7, #16
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003dce:	b580      	push	{r7, lr}
 8003dd0:	b084      	sub	sp, #16
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dda:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f7ff fabb 	bl	8003358 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003de2:	bf00      	nop
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}

08003dea <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b084      	sub	sp, #16
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dfc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e08:	f043 0204 	orr.w	r2, r3, #4
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	f7ff fab5 	bl	8003380 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003e16:	bf00      	nop
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <LL_ADC_IsEnabled>:
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b083      	sub	sp, #12
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d101      	bne.n	8003e36 <LL_ADC_IsEnabled+0x18>
 8003e32:	2301      	movs	r3, #1
 8003e34:	e000      	b.n	8003e38 <LL_ADC_IsEnabled+0x1a>
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <LL_ADC_StartCalibration>:
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003e56:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003e60:	4313      	orrs	r3, r2
 8003e62:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	609a      	str	r2, [r3, #8]
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <LL_ADC_IsCalibrationOnGoing>:
{
 8003e76:	b480      	push	{r7}
 8003e78:	b083      	sub	sp, #12
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e8a:	d101      	bne.n	8003e90 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e000      	b.n	8003e92 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <LL_ADC_REG_IsConversionOngoing>:
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b083      	sub	sp, #12
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f003 0304 	and.w	r3, r3, #4
 8003eae:	2b04      	cmp	r3, #4
 8003eb0:	d101      	bne.n	8003eb6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e000      	b.n	8003eb8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d101      	bne.n	8003ee0 <HAL_ADCEx_Calibration_Start+0x1c>
 8003edc:	2302      	movs	r3, #2
 8003ede:	e04d      	b.n	8003f7c <HAL_ADCEx_Calibration_Start+0xb8>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f7ff fea5 	bl	8003c38 <ADC_Disable>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003ef2:	7bfb      	ldrb	r3, [r7, #15]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d136      	bne.n	8003f66 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003efc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003f00:	f023 0302 	bic.w	r3, r3, #2
 8003f04:	f043 0202 	orr.w	r2, r3, #2
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6839      	ldr	r1, [r7, #0]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7ff ff96 	bl	8003e44 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003f18:	e014      	b.n	8003f44 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	4a18      	ldr	r2, [pc, #96]	; (8003f84 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d90d      	bls.n	8003f44 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f2c:	f023 0312 	bic.w	r3, r3, #18
 8003f30:	f043 0210 	orr.w	r2, r3, #16
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e01b      	b.n	8003f7c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f7ff ff94 	bl	8003e76 <LL_ADC_IsCalibrationOnGoing>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1e2      	bne.n	8003f1a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f58:	f023 0303 	bic.w	r3, r3, #3
 8003f5c:	f043 0201 	orr.w	r2, r3, #1
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f64:	e005      	b.n	8003f72 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f6a:	f043 0210 	orr.w	r2, r3, #16
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3710      	adds	r7, #16
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	0004de01 	.word	0x0004de01

08003f88 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003f90:	bf00      	nop
 8003f92:	370c      	adds	r7, #12
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr

08003f9c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003fa4:	bf00      	nop
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003fcc:	bf00      	nop
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003fec:	b590      	push	{r4, r7, lr}
 8003fee:	b0a1      	sub	sp, #132	; 0x84
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004002:	2b01      	cmp	r3, #1
 8004004:	d101      	bne.n	800400a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004006:	2302      	movs	r3, #2
 8004008:	e08b      	b.n	8004122 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004012:	2300      	movs	r3, #0
 8004014:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004016:	2300      	movs	r3, #0
 8004018:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004022:	d102      	bne.n	800402a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004024:	4b41      	ldr	r3, [pc, #260]	; (800412c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004026:	60bb      	str	r3, [r7, #8]
 8004028:	e001      	b.n	800402e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800402a:	2300      	movs	r3, #0
 800402c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d10b      	bne.n	800404c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004038:	f043 0220 	orr.w	r2, r3, #32
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e06a      	b.n	8004122 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	4618      	mov	r0, r3
 8004050:	f7ff ff25 	bl	8003e9e <LL_ADC_REG_IsConversionOngoing>
 8004054:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4618      	mov	r0, r3
 800405c:	f7ff ff1f 	bl	8003e9e <LL_ADC_REG_IsConversionOngoing>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d14c      	bne.n	8004100 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004066:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004068:	2b00      	cmp	r3, #0
 800406a:	d149      	bne.n	8004100 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800406c:	4b30      	ldr	r3, [pc, #192]	; (8004130 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800406e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d028      	beq.n	80040ca <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004078:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	6859      	ldr	r1, [r3, #4]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800408a:	035b      	lsls	r3, r3, #13
 800408c:	430b      	orrs	r3, r1
 800408e:	431a      	orrs	r2, r3
 8004090:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004092:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004094:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004098:	f7ff fec1 	bl	8003e1e <LL_ADC_IsEnabled>
 800409c:	4604      	mov	r4, r0
 800409e:	4823      	ldr	r0, [pc, #140]	; (800412c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80040a0:	f7ff febd 	bl	8003e1e <LL_ADC_IsEnabled>
 80040a4:	4603      	mov	r3, r0
 80040a6:	4323      	orrs	r3, r4
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d133      	bne.n	8004114 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80040ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80040b4:	f023 030f 	bic.w	r3, r3, #15
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	6811      	ldr	r1, [r2, #0]
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	6892      	ldr	r2, [r2, #8]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	431a      	orrs	r2, r3
 80040c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040c6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040c8:	e024      	b.n	8004114 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80040ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040d4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80040d6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80040da:	f7ff fea0 	bl	8003e1e <LL_ADC_IsEnabled>
 80040de:	4604      	mov	r4, r0
 80040e0:	4812      	ldr	r0, [pc, #72]	; (800412c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80040e2:	f7ff fe9c 	bl	8003e1e <LL_ADC_IsEnabled>
 80040e6:	4603      	mov	r3, r0
 80040e8:	4323      	orrs	r3, r4
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d112      	bne.n	8004114 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80040ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80040f6:	f023 030f 	bic.w	r3, r3, #15
 80040fa:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80040fc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040fe:	e009      	b.n	8004114 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004104:	f043 0220 	orr.w	r2, r3, #32
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004112:	e000      	b.n	8004116 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004114:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800411e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004122:	4618      	mov	r0, r3
 8004124:	3784      	adds	r7, #132	; 0x84
 8004126:	46bd      	mov	sp, r7
 8004128:	bd90      	pop	{r4, r7, pc}
 800412a:	bf00      	nop
 800412c:	50000100 	.word	0x50000100
 8004130:	50000300 	.word	0x50000300

08004134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f003 0307 	and.w	r3, r3, #7
 8004142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004144:	4b0c      	ldr	r3, [pc, #48]	; (8004178 <__NVIC_SetPriorityGrouping+0x44>)
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800414a:	68ba      	ldr	r2, [r7, #8]
 800414c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004150:	4013      	ands	r3, r2
 8004152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800415c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004160:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004166:	4a04      	ldr	r2, [pc, #16]	; (8004178 <__NVIC_SetPriorityGrouping+0x44>)
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	60d3      	str	r3, [r2, #12]
}
 800416c:	bf00      	nop
 800416e:	3714      	adds	r7, #20
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr
 8004178:	e000ed00 	.word	0xe000ed00

0800417c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004180:	4b04      	ldr	r3, [pc, #16]	; (8004194 <__NVIC_GetPriorityGrouping+0x18>)
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	0a1b      	lsrs	r3, r3, #8
 8004186:	f003 0307 	and.w	r3, r3, #7
}
 800418a:	4618      	mov	r0, r3
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr
 8004194:	e000ed00 	.word	0xe000ed00

08004198 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	4603      	mov	r3, r0
 80041a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	db0b      	blt.n	80041c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041aa:	79fb      	ldrb	r3, [r7, #7]
 80041ac:	f003 021f 	and.w	r2, r3, #31
 80041b0:	4907      	ldr	r1, [pc, #28]	; (80041d0 <__NVIC_EnableIRQ+0x38>)
 80041b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041b6:	095b      	lsrs	r3, r3, #5
 80041b8:	2001      	movs	r0, #1
 80041ba:	fa00 f202 	lsl.w	r2, r0, r2
 80041be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80041c2:	bf00      	nop
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	e000e100 	.word	0xe000e100

080041d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	4603      	mov	r3, r0
 80041dc:	6039      	str	r1, [r7, #0]
 80041de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	db0a      	blt.n	80041fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	b2da      	uxtb	r2, r3
 80041ec:	490c      	ldr	r1, [pc, #48]	; (8004220 <__NVIC_SetPriority+0x4c>)
 80041ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041f2:	0112      	lsls	r2, r2, #4
 80041f4:	b2d2      	uxtb	r2, r2
 80041f6:	440b      	add	r3, r1
 80041f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041fc:	e00a      	b.n	8004214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	b2da      	uxtb	r2, r3
 8004202:	4908      	ldr	r1, [pc, #32]	; (8004224 <__NVIC_SetPriority+0x50>)
 8004204:	79fb      	ldrb	r3, [r7, #7]
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	3b04      	subs	r3, #4
 800420c:	0112      	lsls	r2, r2, #4
 800420e:	b2d2      	uxtb	r2, r2
 8004210:	440b      	add	r3, r1
 8004212:	761a      	strb	r2, [r3, #24]
}
 8004214:	bf00      	nop
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr
 8004220:	e000e100 	.word	0xe000e100
 8004224:	e000ed00 	.word	0xe000ed00

08004228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004228:	b480      	push	{r7}
 800422a:	b089      	sub	sp, #36	; 0x24
 800422c:	af00      	add	r7, sp, #0
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f003 0307 	and.w	r3, r3, #7
 800423a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	f1c3 0307 	rsb	r3, r3, #7
 8004242:	2b04      	cmp	r3, #4
 8004244:	bf28      	it	cs
 8004246:	2304      	movcs	r3, #4
 8004248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	3304      	adds	r3, #4
 800424e:	2b06      	cmp	r3, #6
 8004250:	d902      	bls.n	8004258 <NVIC_EncodePriority+0x30>
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	3b03      	subs	r3, #3
 8004256:	e000      	b.n	800425a <NVIC_EncodePriority+0x32>
 8004258:	2300      	movs	r3, #0
 800425a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800425c:	f04f 32ff 	mov.w	r2, #4294967295
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	fa02 f303 	lsl.w	r3, r2, r3
 8004266:	43da      	mvns	r2, r3
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	401a      	ands	r2, r3
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004270:	f04f 31ff 	mov.w	r1, #4294967295
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	fa01 f303 	lsl.w	r3, r1, r3
 800427a:	43d9      	mvns	r1, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004280:	4313      	orrs	r3, r2
         );
}
 8004282:	4618      	mov	r0, r3
 8004284:	3724      	adds	r7, #36	; 0x24
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
	...

08004290 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b082      	sub	sp, #8
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3b01      	subs	r3, #1
 800429c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042a0:	d301      	bcc.n	80042a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042a2:	2301      	movs	r3, #1
 80042a4:	e00f      	b.n	80042c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042a6:	4a0a      	ldr	r2, [pc, #40]	; (80042d0 <SysTick_Config+0x40>)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	3b01      	subs	r3, #1
 80042ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042ae:	210f      	movs	r1, #15
 80042b0:	f04f 30ff 	mov.w	r0, #4294967295
 80042b4:	f7ff ff8e 	bl	80041d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042b8:	4b05      	ldr	r3, [pc, #20]	; (80042d0 <SysTick_Config+0x40>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042be:	4b04      	ldr	r3, [pc, #16]	; (80042d0 <SysTick_Config+0x40>)
 80042c0:	2207      	movs	r2, #7
 80042c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	e000e010 	.word	0xe000e010

080042d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f7ff ff29 	bl	8004134 <__NVIC_SetPriorityGrouping>
}
 80042e2:	bf00      	nop
 80042e4:	3708      	adds	r7, #8
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}

080042ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b086      	sub	sp, #24
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	4603      	mov	r3, r0
 80042f2:	60b9      	str	r1, [r7, #8]
 80042f4:	607a      	str	r2, [r7, #4]
 80042f6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80042f8:	f7ff ff40 	bl	800417c <__NVIC_GetPriorityGrouping>
 80042fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	68b9      	ldr	r1, [r7, #8]
 8004302:	6978      	ldr	r0, [r7, #20]
 8004304:	f7ff ff90 	bl	8004228 <NVIC_EncodePriority>
 8004308:	4602      	mov	r2, r0
 800430a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800430e:	4611      	mov	r1, r2
 8004310:	4618      	mov	r0, r3
 8004312:	f7ff ff5f 	bl	80041d4 <__NVIC_SetPriority>
}
 8004316:	bf00      	nop
 8004318:	3718      	adds	r7, #24
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800431e:	b580      	push	{r7, lr}
 8004320:	b082      	sub	sp, #8
 8004322:	af00      	add	r7, sp, #0
 8004324:	4603      	mov	r3, r0
 8004326:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800432c:	4618      	mov	r0, r3
 800432e:	f7ff ff33 	bl	8004198 <__NVIC_EnableIRQ>
}
 8004332:	bf00      	nop
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b082      	sub	sp, #8
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f7ff ffa4 	bl	8004290 <SysTick_Config>
 8004348:	4603      	mov	r3, r0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3708      	adds	r7, #8
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}

08004352 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004352:	b580      	push	{r7, lr}
 8004354:	b082      	sub	sp, #8
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d101      	bne.n	8004364 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e014      	b.n	800438e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	791b      	ldrb	r3, [r3, #4]
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d105      	bne.n	800437a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f7fc ffad 	bl	80012d4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2202      	movs	r2, #2
 800437e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3708      	adds	r7, #8
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}

08004396 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004396:	b580      	push	{r7, lr}
 8004398:	b082      	sub	sp, #8
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
 800439e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	795b      	ldrb	r3, [r3, #5]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d101      	bne.n	80043ac <HAL_DAC_Start+0x16>
 80043a8:	2302      	movs	r3, #2
 80043aa:	e043      	b.n	8004434 <HAL_DAC_Start+0x9e>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2202      	movs	r2, #2
 80043b6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	6819      	ldr	r1, [r3, #0]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	f003 0310 	and.w	r3, r3, #16
 80043c4:	2201      	movs	r2, #1
 80043c6:	409a      	lsls	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	430a      	orrs	r2, r1
 80043ce:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 80043d0:	2001      	movs	r0, #1
 80043d2:	f7fe f813 	bl	80023fc <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10f      	bne.n	80043fc <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d11d      	bne.n	8004426 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	685a      	ldr	r2, [r3, #4]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f042 0201 	orr.w	r2, r2, #1
 80043f8:	605a      	str	r2, [r3, #4]
 80043fa:	e014      	b.n	8004426 <HAL_DAC_Start+0x90>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	f003 0310 	and.w	r3, r3, #16
 800440c:	2102      	movs	r1, #2
 800440e:	fa01 f303 	lsl.w	r3, r1, r3
 8004412:	429a      	cmp	r2, r3
 8004414:	d107      	bne.n	8004426 <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	685a      	ldr	r2, [r3, #4]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f042 0202 	orr.w	r2, r2, #2
 8004424:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3708      	adds	r7, #8
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800443c:	b480      	push	{r7}
 800443e:	b087      	sub	sp, #28
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
 8004448:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800444a:	2300      	movs	r3, #0
 800444c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d105      	bne.n	800446c <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4413      	add	r3, r2
 8004466:	3308      	adds	r3, #8
 8004468:	617b      	str	r3, [r7, #20]
 800446a:	e004      	b.n	8004476 <HAL_DAC_SetValue+0x3a>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800446c:	697a      	ldr	r2, [r7, #20]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4413      	add	r3, r2
 8004472:	3314      	adds	r3, #20
 8004474:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	461a      	mov	r2, r3
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	371c      	adds	r7, #28
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b08a      	sub	sp, #40	; 0x28
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	795b      	ldrb	r3, [r3, #5]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d101      	bne.n	80044a4 <HAL_DAC_ConfigChannel+0x18>
 80044a0:	2302      	movs	r3, #2
 80044a2:	e192      	b.n	80047ca <HAL_DAC_ConfigChannel+0x33e>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2201      	movs	r2, #1
 80044a8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2202      	movs	r2, #2
 80044ae:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	2b04      	cmp	r3, #4
 80044b6:	d174      	bne.n	80045a2 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80044b8:	f7fd ff94 	bl	80023e4 <HAL_GetTick>
 80044bc:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d134      	bne.n	800452e <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80044c4:	e011      	b.n	80044ea <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80044c6:	f7fd ff8d 	bl	80023e4 <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d90a      	bls.n	80044ea <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	691b      	ldr	r3, [r3, #16]
 80044d8:	f043 0208 	orr.w	r2, r3, #8
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2203      	movs	r2, #3
 80044e4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e16f      	b.n	80047ca <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1e6      	bne.n	80044c6 <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 80044f8:	2001      	movs	r0, #1
 80044fa:	f7fd ff7f 	bl	80023fc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68ba      	ldr	r2, [r7, #8]
 8004504:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004506:	641a      	str	r2, [r3, #64]	; 0x40
 8004508:	e01e      	b.n	8004548 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800450a:	f7fd ff6b 	bl	80023e4 <HAL_GetTick>
 800450e:	4602      	mov	r2, r0
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	2b01      	cmp	r3, #1
 8004516:	d90a      	bls.n	800452e <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	f043 0208 	orr.w	r2, r3, #8
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2203      	movs	r2, #3
 8004528:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e14d      	b.n	80047ca <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004534:	2b00      	cmp	r3, #0
 8004536:	dbe8      	blt.n	800450a <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8004538:	2001      	movs	r0, #1
 800453a:	f7fd ff5f 	bl	80023fc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004546:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f003 0310 	and.w	r3, r3, #16
 8004554:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8004558:	fa01 f303 	lsl.w	r3, r1, r3
 800455c:	43db      	mvns	r3, r3
 800455e:	ea02 0103 	and.w	r1, r2, r3
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f003 0310 	and.w	r3, r3, #16
 800456c:	409a      	lsls	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	430a      	orrs	r2, r1
 8004574:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	f003 0310 	and.w	r3, r3, #16
 8004582:	21ff      	movs	r1, #255	; 0xff
 8004584:	fa01 f303 	lsl.w	r3, r1, r3
 8004588:	43db      	mvns	r3, r3
 800458a:	ea02 0103 	and.w	r1, r2, r3
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f003 0310 	and.w	r3, r3, #16
 8004598:	409a      	lsls	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	430a      	orrs	r2, r1
 80045a0:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d11d      	bne.n	80045e6 <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f003 0310 	and.w	r3, r3, #16
 80045b8:	221f      	movs	r2, #31
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	43db      	mvns	r3, r3
 80045c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045c2:	4013      	ands	r3, r2
 80045c4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f003 0310 	and.w	r3, r3, #16
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045da:	4313      	orrs	r3, r2
 80045dc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045e4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ec:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f003 0310 	and.w	r3, r3, #16
 80045f4:	2207      	movs	r2, #7
 80045f6:	fa02 f303 	lsl.w	r3, r2, r3
 80045fa:	43db      	mvns	r3, r3
 80045fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045fe:	4013      	ands	r3, r2
 8004600:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	699b      	ldr	r3, [r3, #24]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d102      	bne.n	8004610 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 800460a:	2300      	movs	r3, #0
 800460c:	623b      	str	r3, [r7, #32]
 800460e:	e00f      	b.n	8004630 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	2b02      	cmp	r3, #2
 8004616:	d102      	bne.n	800461e <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004618:	2301      	movs	r3, #1
 800461a:	623b      	str	r3, [r7, #32]
 800461c:	e008      	b.n	8004630 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d102      	bne.n	800462c <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004626:	2301      	movs	r3, #1
 8004628:	623b      	str	r3, [r7, #32]
 800462a:	e001      	b.n	8004630 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800462c:	2300      	movs	r3, #0
 800462e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	689a      	ldr	r2, [r3, #8]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	695b      	ldr	r3, [r3, #20]
 8004638:	4313      	orrs	r3, r2
 800463a:	6a3a      	ldr	r2, [r7, #32]
 800463c:	4313      	orrs	r3, r2
 800463e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f003 0310 	and.w	r3, r3, #16
 8004646:	f44f 7280 	mov.w	r2, #256	; 0x100
 800464a:	fa02 f303 	lsl.w	r3, r2, r3
 800464e:	43db      	mvns	r3, r3
 8004650:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004652:	4013      	ands	r3, r2
 8004654:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	791b      	ldrb	r3, [r3, #4]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d102      	bne.n	8004664 <HAL_DAC_ConfigChannel+0x1d8>
 800465e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004662:	e000      	b.n	8004666 <HAL_DAC_ConfigChannel+0x1da>
 8004664:	2300      	movs	r3, #0
 8004666:	69ba      	ldr	r2, [r7, #24]
 8004668:	4313      	orrs	r3, r2
 800466a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f003 0310 	and.w	r3, r3, #16
 8004672:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004676:	fa02 f303 	lsl.w	r3, r2, r3
 800467a:	43db      	mvns	r3, r3
 800467c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800467e:	4013      	ands	r3, r2
 8004680:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	795b      	ldrb	r3, [r3, #5]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d102      	bne.n	8004690 <HAL_DAC_ConfigChannel+0x204>
 800468a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800468e:	e000      	b.n	8004692 <HAL_DAC_ConfigChannel+0x206>
 8004690:	2300      	movs	r3, #0
 8004692:	69ba      	ldr	r2, [r7, #24]
 8004694:	4313      	orrs	r3, r2
 8004696:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800469e:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d114      	bne.n	80046d2 <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80046a8:	f001 ff58 	bl	800655c <HAL_RCC_GetHCLKFreq>
 80046ac:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	4a48      	ldr	r2, [pc, #288]	; (80047d4 <HAL_DAC_ConfigChannel+0x348>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d904      	bls.n	80046c0 <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80046b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046bc:	627b      	str	r3, [r7, #36]	; 0x24
 80046be:	e00f      	b.n	80046e0 <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	4a45      	ldr	r2, [pc, #276]	; (80047d8 <HAL_DAC_ConfigChannel+0x34c>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d90a      	bls.n	80046de <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80046c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046ce:	627b      	str	r3, [r7, #36]	; 0x24
 80046d0:	e006      	b.n	80046e0 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046d8:	4313      	orrs	r3, r2
 80046da:	627b      	str	r3, [r7, #36]	; 0x24
 80046dc:	e000      	b.n	80046e0 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80046de:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f003 0310 	and.w	r3, r3, #16
 80046e6:	69ba      	ldr	r2, [r7, #24]
 80046e8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046ee:	4313      	orrs	r3, r2
 80046f0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	6819      	ldr	r1, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f003 0310 	and.w	r3, r3, #16
 8004706:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800470a:	fa02 f303 	lsl.w	r3, r2, r3
 800470e:	43da      	mvns	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	400a      	ands	r2, r1
 8004716:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f003 0310 	and.w	r3, r3, #16
 8004726:	f640 72fe 	movw	r2, #4094	; 0xffe
 800472a:	fa02 f303 	lsl.w	r3, r2, r3
 800472e:	43db      	mvns	r3, r3
 8004730:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004732:	4013      	ands	r3, r2
 8004734:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f003 0310 	and.w	r3, r3, #16
 8004742:	69ba      	ldr	r2, [r7, #24]
 8004744:	fa02 f303 	lsl.w	r3, r2, r3
 8004748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800474a:	4313      	orrs	r3, r2
 800474c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004754:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	6819      	ldr	r1, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f003 0310 	and.w	r3, r3, #16
 8004762:	22c0      	movs	r2, #192	; 0xc0
 8004764:	fa02 f303 	lsl.w	r3, r2, r3
 8004768:	43da      	mvns	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	400a      	ands	r2, r1
 8004770:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	089b      	lsrs	r3, r3, #2
 8004778:	f003 030f 	and.w	r3, r3, #15
 800477c:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	089b      	lsrs	r3, r3, #2
 8004784:	021b      	lsls	r3, r3, #8
 8004786:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800478a:	69ba      	ldr	r2, [r7, #24]
 800478c:	4313      	orrs	r3, r2
 800478e:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f003 0310 	and.w	r3, r3, #16
 800479c:	f640 710f 	movw	r1, #3855	; 0xf0f
 80047a0:	fa01 f303 	lsl.w	r3, r1, r3
 80047a4:	43db      	mvns	r3, r3
 80047a6:	ea02 0103 	and.w	r1, r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f003 0310 	and.w	r3, r3, #16
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	409a      	lsls	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2201      	movs	r2, #1
 80047c0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3728      	adds	r7, #40	; 0x28
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	09896800 	.word	0x09896800
 80047d8:	04c4b400 	.word	0x04c4b400

080047dc <HAL_DACEx_TriangleWaveGenerate>:
  *            @arg DAC_TRIANGLEAMPLITUDE_2047: Select max triangle amplitude of 2047
  *            @arg DAC_TRIANGLEAMPLITUDE_4095: Select max triangle amplitude of 4095
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
{
 80047dc:	b480      	push	{r7}
 80047de:	b085      	sub	sp, #20
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	795b      	ldrb	r3, [r3, #5]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d101      	bne.n	80047f4 <HAL_DACEx_TriangleWaveGenerate+0x18>
 80047f0:	2302      	movs	r3, #2
 80047f2:	e024      	b.n	800483e <HAL_DACEx_TriangleWaveGenerate+0x62>
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2201      	movs	r2, #1
 80047f8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2202      	movs	r2, #2
 80047fe:	711a      	strb	r2, [r3, #4]

  /* Enable the triangle wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL),
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	f003 0310 	and.w	r3, r3, #16
 800480c:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 8004810:	fa01 f303 	lsl.w	r3, r1, r3
 8004814:	43db      	mvns	r3, r3
 8004816:	ea02 0103 	and.w	r1, r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	f003 0310 	and.w	r3, r3, #16
 8004826:	409a      	lsls	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	430a      	orrs	r2, r1
 800482e:	601a      	str	r2, [r3, #0]
             (DAC_CR_WAVE1_1 | Amplitude) << (Channel & 0x10UL));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2201      	movs	r2, #1
 8004834:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2200      	movs	r2, #0
 800483a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3714      	adds	r7, #20
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
	...

0800484c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e08d      	b.n	800497a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	461a      	mov	r2, r3
 8004864:	4b47      	ldr	r3, [pc, #284]	; (8004984 <HAL_DMA_Init+0x138>)
 8004866:	429a      	cmp	r2, r3
 8004868:	d80f      	bhi.n	800488a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	461a      	mov	r2, r3
 8004870:	4b45      	ldr	r3, [pc, #276]	; (8004988 <HAL_DMA_Init+0x13c>)
 8004872:	4413      	add	r3, r2
 8004874:	4a45      	ldr	r2, [pc, #276]	; (800498c <HAL_DMA_Init+0x140>)
 8004876:	fba2 2303 	umull	r2, r3, r2, r3
 800487a:	091b      	lsrs	r3, r3, #4
 800487c:	009a      	lsls	r2, r3, #2
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a42      	ldr	r2, [pc, #264]	; (8004990 <HAL_DMA_Init+0x144>)
 8004886:	641a      	str	r2, [r3, #64]	; 0x40
 8004888:	e00e      	b.n	80048a8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	461a      	mov	r2, r3
 8004890:	4b40      	ldr	r3, [pc, #256]	; (8004994 <HAL_DMA_Init+0x148>)
 8004892:	4413      	add	r3, r2
 8004894:	4a3d      	ldr	r2, [pc, #244]	; (800498c <HAL_DMA_Init+0x140>)
 8004896:	fba2 2303 	umull	r2, r3, r2, r3
 800489a:	091b      	lsrs	r3, r3, #4
 800489c:	009a      	lsls	r2, r3, #2
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a3c      	ldr	r2, [pc, #240]	; (8004998 <HAL_DMA_Init+0x14c>)
 80048a6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2202      	movs	r2, #2
 80048ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80048be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80048cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80048ec:	68fa      	ldr	r2, [r7, #12]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 f9b6 	bl	8004c6c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004908:	d102      	bne.n	8004910 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685a      	ldr	r2, [r3, #4]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004918:	b2d2      	uxtb	r2, r2
 800491a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004924:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d010      	beq.n	8004950 <HAL_DMA_Init+0x104>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	2b04      	cmp	r3, #4
 8004934:	d80c      	bhi.n	8004950 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 f9d6 	bl	8004ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004940:	2200      	movs	r2, #0
 8004942:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800494c:	605a      	str	r2, [r3, #4]
 800494e:	e008      	b.n	8004962 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	40020407 	.word	0x40020407
 8004988:	bffdfff8 	.word	0xbffdfff8
 800498c:	cccccccd 	.word	0xcccccccd
 8004990:	40020000 	.word	0x40020000
 8004994:	bffdfbf8 	.word	0xbffdfbf8
 8004998:	40020400 	.word	0x40020400

0800499c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b086      	sub	sp, #24
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	607a      	str	r2, [r7, #4]
 80049a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049aa:	2300      	movs	r3, #0
 80049ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d101      	bne.n	80049bc <HAL_DMA_Start_IT+0x20>
 80049b8:	2302      	movs	r3, #2
 80049ba:	e066      	b.n	8004a8a <HAL_DMA_Start_IT+0xee>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d155      	bne.n	8004a7c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2202      	movs	r2, #2
 80049d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f022 0201 	bic.w	r2, r2, #1
 80049ec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	68b9      	ldr	r1, [r7, #8]
 80049f4:	68f8      	ldr	r0, [r7, #12]
 80049f6:	f000 f8fb 	bl	8004bf0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d008      	beq.n	8004a14 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f042 020e 	orr.w	r2, r2, #14
 8004a10:	601a      	str	r2, [r3, #0]
 8004a12:	e00f      	b.n	8004a34 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0204 	bic.w	r2, r2, #4
 8004a22:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f042 020a 	orr.w	r2, r2, #10
 8004a32:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d007      	beq.n	8004a52 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a50:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d007      	beq.n	8004a6a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a68:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f042 0201 	orr.w	r2, r2, #1
 8004a78:	601a      	str	r2, [r3, #0]
 8004a7a:	e005      	b.n	8004a88 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004a84:	2302      	movs	r3, #2
 8004a86:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3718      	adds	r7, #24
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b084      	sub	sp, #16
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aae:	f003 031f 	and.w	r3, r3, #31
 8004ab2:	2204      	movs	r2, #4
 8004ab4:	409a      	lsls	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d026      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x7a>
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	f003 0304 	and.w	r3, r3, #4
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d021      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0320 	and.w	r3, r3, #32
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d107      	bne.n	8004ae6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f022 0204 	bic.w	r2, r2, #4
 8004ae4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aea:	f003 021f 	and.w	r2, r3, #31
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af2:	2104      	movs	r1, #4
 8004af4:	fa01 f202 	lsl.w	r2, r1, r2
 8004af8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d071      	beq.n	8004be6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004b0a:	e06c      	b.n	8004be6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b10:	f003 031f 	and.w	r3, r3, #31
 8004b14:	2202      	movs	r2, #2
 8004b16:	409a      	lsls	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d02e      	beq.n	8004b7e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d029      	beq.n	8004b7e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0320 	and.w	r3, r3, #32
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d10b      	bne.n	8004b50 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f022 020a 	bic.w	r2, r2, #10
 8004b46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b54:	f003 021f 	and.w	r2, r3, #31
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5c:	2102      	movs	r1, #2
 8004b5e:	fa01 f202 	lsl.w	r2, r1, r2
 8004b62:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d038      	beq.n	8004be6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004b7c:	e033      	b.n	8004be6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b82:	f003 031f 	and.w	r3, r3, #31
 8004b86:	2208      	movs	r2, #8
 8004b88:	409a      	lsls	r2, r3
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d02a      	beq.n	8004be8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	f003 0308 	and.w	r3, r3, #8
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d025      	beq.n	8004be8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f022 020e 	bic.w	r2, r2, #14
 8004baa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bb0:	f003 021f 	and.w	r2, r3, #31
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb8:	2101      	movs	r1, #1
 8004bba:	fa01 f202 	lsl.w	r2, r1, r2
 8004bbe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d004      	beq.n	8004be8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004be6:	bf00      	nop
 8004be8:	bf00      	nop
}
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
 8004bfc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004c06:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d004      	beq.n	8004c1a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004c18:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c1e:	f003 021f 	and.w	r2, r3, #31
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c26:	2101      	movs	r1, #1
 8004c28:	fa01 f202 	lsl.w	r2, r1, r2
 8004c2c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	2b10      	cmp	r3, #16
 8004c3c:	d108      	bne.n	8004c50 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004c4e:	e007      	b.n	8004c60 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	60da      	str	r2, [r3, #12]
}
 8004c60:	bf00      	nop
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b087      	sub	sp, #28
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	461a      	mov	r2, r3
 8004c7a:	4b16      	ldr	r3, [pc, #88]	; (8004cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d802      	bhi.n	8004c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004c80:	4b15      	ldr	r3, [pc, #84]	; (8004cd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004c82:	617b      	str	r3, [r7, #20]
 8004c84:	e001      	b.n	8004c8a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004c86:	4b15      	ldr	r3, [pc, #84]	; (8004cdc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004c88:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	3b08      	subs	r3, #8
 8004c96:	4a12      	ldr	r2, [pc, #72]	; (8004ce0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004c98:	fba2 2303 	umull	r2, r3, r2, r3
 8004c9c:	091b      	lsrs	r3, r3, #4
 8004c9e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ca4:	089b      	lsrs	r3, r3, #2
 8004ca6:	009a      	lsls	r2, r3, #2
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	4413      	add	r3, r2
 8004cac:	461a      	mov	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4a0b      	ldr	r2, [pc, #44]	; (8004ce4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004cb6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f003 031f 	and.w	r3, r3, #31
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	409a      	lsls	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004cc6:	bf00      	nop
 8004cc8:	371c      	adds	r7, #28
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	40020407 	.word	0x40020407
 8004cd8:	40020800 	.word	0x40020800
 8004cdc:	40020820 	.word	0x40020820
 8004ce0:	cccccccd 	.word	0xcccccccd
 8004ce4:	40020880 	.word	0x40020880

08004ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004cf8:	68fa      	ldr	r2, [r7, #12]
 8004cfa:	4b0b      	ldr	r3, [pc, #44]	; (8004d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004cfc:	4413      	add	r3, r2
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	461a      	mov	r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a08      	ldr	r2, [pc, #32]	; (8004d2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004d0a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	3b01      	subs	r3, #1
 8004d10:	f003 031f 	and.w	r3, r3, #31
 8004d14:	2201      	movs	r2, #1
 8004d16:	409a      	lsls	r2, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004d1c:	bf00      	nop
 8004d1e:	3714      	adds	r7, #20
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr
 8004d28:	1000823f 	.word	0x1000823f
 8004d2c:	40020940 	.word	0x40020940

08004d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b087      	sub	sp, #28
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d3e:	e15a      	b.n	8004ff6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	2101      	movs	r1, #1
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	fa01 f303 	lsl.w	r3, r1, r3
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	f000 814c 	beq.w	8004ff0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f003 0303 	and.w	r3, r3, #3
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d005      	beq.n	8004d70 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d130      	bne.n	8004dd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	2203      	movs	r2, #3
 8004d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d80:	43db      	mvns	r3, r3
 8004d82:	693a      	ldr	r2, [r7, #16]
 8004d84:	4013      	ands	r3, r2
 8004d86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	68da      	ldr	r2, [r3, #12]
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	005b      	lsls	r3, r3, #1
 8004d90:	fa02 f303 	lsl.w	r3, r2, r3
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004da6:	2201      	movs	r2, #1
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	fa02 f303 	lsl.w	r3, r2, r3
 8004dae:	43db      	mvns	r3, r3
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	4013      	ands	r3, r2
 8004db4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	091b      	lsrs	r3, r3, #4
 8004dbc:	f003 0201 	and.w	r2, r3, #1
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	693a      	ldr	r2, [r7, #16]
 8004dd0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	2b03      	cmp	r3, #3
 8004ddc:	d017      	beq.n	8004e0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	005b      	lsls	r3, r3, #1
 8004de8:	2203      	movs	r2, #3
 8004dea:	fa02 f303 	lsl.w	r3, r2, r3
 8004dee:	43db      	mvns	r3, r3
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	4013      	ands	r3, r2
 8004df4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	689a      	ldr	r2, [r3, #8]
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	005b      	lsls	r3, r3, #1
 8004dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f003 0303 	and.w	r3, r3, #3
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d123      	bne.n	8004e62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	08da      	lsrs	r2, r3, #3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	3208      	adds	r2, #8
 8004e22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	f003 0307 	and.w	r3, r3, #7
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	220f      	movs	r2, #15
 8004e32:	fa02 f303 	lsl.w	r3, r2, r3
 8004e36:	43db      	mvns	r3, r3
 8004e38:	693a      	ldr	r2, [r7, #16]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	691a      	ldr	r2, [r3, #16]
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	f003 0307 	and.w	r3, r3, #7
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	08da      	lsrs	r2, r3, #3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	3208      	adds	r2, #8
 8004e5c:	6939      	ldr	r1, [r7, #16]
 8004e5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	2203      	movs	r2, #3
 8004e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e72:	43db      	mvns	r3, r3
 8004e74:	693a      	ldr	r2, [r7, #16]
 8004e76:	4013      	ands	r3, r2
 8004e78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f003 0203 	and.w	r2, r3, #3
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	005b      	lsls	r3, r3, #1
 8004e86:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	f000 80a6 	beq.w	8004ff0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ea4:	4b5b      	ldr	r3, [pc, #364]	; (8005014 <HAL_GPIO_Init+0x2e4>)
 8004ea6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ea8:	4a5a      	ldr	r2, [pc, #360]	; (8005014 <HAL_GPIO_Init+0x2e4>)
 8004eaa:	f043 0301 	orr.w	r3, r3, #1
 8004eae:	6613      	str	r3, [r2, #96]	; 0x60
 8004eb0:	4b58      	ldr	r3, [pc, #352]	; (8005014 <HAL_GPIO_Init+0x2e4>)
 8004eb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eb4:	f003 0301 	and.w	r3, r3, #1
 8004eb8:	60bb      	str	r3, [r7, #8]
 8004eba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ebc:	4a56      	ldr	r2, [pc, #344]	; (8005018 <HAL_GPIO_Init+0x2e8>)
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	089b      	lsrs	r3, r3, #2
 8004ec2:	3302      	adds	r3, #2
 8004ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	f003 0303 	and.w	r3, r3, #3
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	220f      	movs	r2, #15
 8004ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed8:	43db      	mvns	r3, r3
 8004eda:	693a      	ldr	r2, [r7, #16]
 8004edc:	4013      	ands	r3, r2
 8004ede:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004ee6:	d01f      	beq.n	8004f28 <HAL_GPIO_Init+0x1f8>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a4c      	ldr	r2, [pc, #304]	; (800501c <HAL_GPIO_Init+0x2ec>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d019      	beq.n	8004f24 <HAL_GPIO_Init+0x1f4>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a4b      	ldr	r2, [pc, #300]	; (8005020 <HAL_GPIO_Init+0x2f0>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d013      	beq.n	8004f20 <HAL_GPIO_Init+0x1f0>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a4a      	ldr	r2, [pc, #296]	; (8005024 <HAL_GPIO_Init+0x2f4>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d00d      	beq.n	8004f1c <HAL_GPIO_Init+0x1ec>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a49      	ldr	r2, [pc, #292]	; (8005028 <HAL_GPIO_Init+0x2f8>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d007      	beq.n	8004f18 <HAL_GPIO_Init+0x1e8>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a48      	ldr	r2, [pc, #288]	; (800502c <HAL_GPIO_Init+0x2fc>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d101      	bne.n	8004f14 <HAL_GPIO_Init+0x1e4>
 8004f10:	2305      	movs	r3, #5
 8004f12:	e00a      	b.n	8004f2a <HAL_GPIO_Init+0x1fa>
 8004f14:	2306      	movs	r3, #6
 8004f16:	e008      	b.n	8004f2a <HAL_GPIO_Init+0x1fa>
 8004f18:	2304      	movs	r3, #4
 8004f1a:	e006      	b.n	8004f2a <HAL_GPIO_Init+0x1fa>
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e004      	b.n	8004f2a <HAL_GPIO_Init+0x1fa>
 8004f20:	2302      	movs	r3, #2
 8004f22:	e002      	b.n	8004f2a <HAL_GPIO_Init+0x1fa>
 8004f24:	2301      	movs	r3, #1
 8004f26:	e000      	b.n	8004f2a <HAL_GPIO_Init+0x1fa>
 8004f28:	2300      	movs	r3, #0
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	f002 0203 	and.w	r2, r2, #3
 8004f30:	0092      	lsls	r2, r2, #2
 8004f32:	4093      	lsls	r3, r2
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f3a:	4937      	ldr	r1, [pc, #220]	; (8005018 <HAL_GPIO_Init+0x2e8>)
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	089b      	lsrs	r3, r3, #2
 8004f40:	3302      	adds	r3, #2
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004f48:	4b39      	ldr	r3, [pc, #228]	; (8005030 <HAL_GPIO_Init+0x300>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	43db      	mvns	r3, r3
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	4013      	ands	r3, r2
 8004f56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d003      	beq.n	8004f6c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004f6c:	4a30      	ldr	r2, [pc, #192]	; (8005030 <HAL_GPIO_Init+0x300>)
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004f72:	4b2f      	ldr	r3, [pc, #188]	; (8005030 <HAL_GPIO_Init+0x300>)
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	43db      	mvns	r3, r3
 8004f7c:	693a      	ldr	r2, [r7, #16]
 8004f7e:	4013      	ands	r3, r2
 8004f80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d003      	beq.n	8004f96 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004f8e:	693a      	ldr	r2, [r7, #16]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004f96:	4a26      	ldr	r2, [pc, #152]	; (8005030 <HAL_GPIO_Init+0x300>)
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004f9c:	4b24      	ldr	r3, [pc, #144]	; (8005030 <HAL_GPIO_Init+0x300>)
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	43db      	mvns	r3, r3
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	4013      	ands	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d003      	beq.n	8004fc0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004fc0:	4a1b      	ldr	r2, [pc, #108]	; (8005030 <HAL_GPIO_Init+0x300>)
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004fc6:	4b1a      	ldr	r3, [pc, #104]	; (8005030 <HAL_GPIO_Init+0x300>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	43db      	mvns	r3, r3
 8004fd0:	693a      	ldr	r2, [r7, #16]
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d003      	beq.n	8004fea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004fea:	4a11      	ldr	r2, [pc, #68]	; (8005030 <HAL_GPIO_Init+0x300>)
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8005000:	2b00      	cmp	r3, #0
 8005002:	f47f ae9d 	bne.w	8004d40 <HAL_GPIO_Init+0x10>
  }
}
 8005006:	bf00      	nop
 8005008:	bf00      	nop
 800500a:	371c      	adds	r7, #28
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr
 8005014:	40021000 	.word	0x40021000
 8005018:	40010000 	.word	0x40010000
 800501c:	48000400 	.word	0x48000400
 8005020:	48000800 	.word	0x48000800
 8005024:	48000c00 	.word	0x48000c00
 8005028:	48001000 	.word	0x48001000
 800502c:	48001400 	.word	0x48001400
 8005030:	40010400 	.word	0x40010400

08005034 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	460b      	mov	r3, r1
 800503e:	807b      	strh	r3, [r7, #2]
 8005040:	4613      	mov	r3, r2
 8005042:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005044:	787b      	ldrb	r3, [r7, #1]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d003      	beq.n	8005052 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800504a:	887a      	ldrh	r2, [r7, #2]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005050:	e002      	b.n	8005058 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005052:	887a      	ldrh	r2, [r7, #2]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d101      	bne.n	8005076 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e081      	b.n	800517a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d106      	bne.n	8005090 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f7fc fa0a 	bl	80014a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2224      	movs	r2, #36	; 0x24
 8005094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f022 0201 	bic.w	r2, r2, #1
 80050a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685a      	ldr	r2, [r3, #4]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80050b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	689a      	ldr	r2, [r3, #8]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80050c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d107      	bne.n	80050de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	689a      	ldr	r2, [r3, #8]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050da:	609a      	str	r2, [r3, #8]
 80050dc:	e006      	b.n	80050ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	689a      	ldr	r2, [r3, #8]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80050ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d104      	bne.n	80050fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	6812      	ldr	r2, [r2, #0]
 8005108:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800510c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005110:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68da      	ldr	r2, [r3, #12]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005120:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	691a      	ldr	r2, [r3, #16]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	699b      	ldr	r3, [r3, #24]
 8005132:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	430a      	orrs	r2, r1
 800513a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	69d9      	ldr	r1, [r3, #28]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a1a      	ldr	r2, [r3, #32]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	430a      	orrs	r2, r1
 800514a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f042 0201 	orr.w	r2, r2, #1
 800515a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2220      	movs	r2, #32
 8005166:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3708      	adds	r7, #8
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
	...

08005184 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b088      	sub	sp, #32
 8005188:	af02      	add	r7, sp, #8
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	607a      	str	r2, [r7, #4]
 800518e:	461a      	mov	r2, r3
 8005190:	460b      	mov	r3, r1
 8005192:	817b      	strh	r3, [r7, #10]
 8005194:	4613      	mov	r3, r2
 8005196:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b20      	cmp	r3, #32
 80051a2:	f040 80da 	bne.w	800535a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d101      	bne.n	80051b4 <HAL_I2C_Master_Transmit+0x30>
 80051b0:	2302      	movs	r3, #2
 80051b2:	e0d3      	b.n	800535c <HAL_I2C_Master_Transmit+0x1d8>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80051bc:	f7fd f912 	bl	80023e4 <HAL_GetTick>
 80051c0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	9300      	str	r3, [sp, #0]
 80051c6:	2319      	movs	r3, #25
 80051c8:	2201      	movs	r2, #1
 80051ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f000 f9f7 	bl	80055c2 <I2C_WaitOnFlagUntilTimeout>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e0be      	b.n	800535c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2221      	movs	r2, #33	; 0x21
 80051e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2210      	movs	r2, #16
 80051ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2200      	movs	r2, #0
 80051f2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	893a      	ldrh	r2, [r7, #8]
 80051fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2200      	movs	r2, #0
 8005204:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800520a:	b29b      	uxth	r3, r3
 800520c:	2bff      	cmp	r3, #255	; 0xff
 800520e:	d90e      	bls.n	800522e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	22ff      	movs	r2, #255	; 0xff
 8005214:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800521a:	b2da      	uxtb	r2, r3
 800521c:	8979      	ldrh	r1, [r7, #10]
 800521e:	4b51      	ldr	r3, [pc, #324]	; (8005364 <HAL_I2C_Master_Transmit+0x1e0>)
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f000 fb74 	bl	8005914 <I2C_TransferConfig>
 800522c:	e06c      	b.n	8005308 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005232:	b29a      	uxth	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800523c:	b2da      	uxtb	r2, r3
 800523e:	8979      	ldrh	r1, [r7, #10]
 8005240:	4b48      	ldr	r3, [pc, #288]	; (8005364 <HAL_I2C_Master_Transmit+0x1e0>)
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f000 fb63 	bl	8005914 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800524e:	e05b      	b.n	8005308 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005250:	697a      	ldr	r2, [r7, #20]
 8005252:	6a39      	ldr	r1, [r7, #32]
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f000 f9f4 	bl	8005642 <I2C_WaitOnTXISFlagUntilTimeout>
 800525a:	4603      	mov	r3, r0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d001      	beq.n	8005264 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e07b      	b.n	800535c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005268:	781a      	ldrb	r2, [r3, #0]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005274:	1c5a      	adds	r2, r3, #1
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800527e:	b29b      	uxth	r3, r3
 8005280:	3b01      	subs	r3, #1
 8005282:	b29a      	uxth	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800528c:	3b01      	subs	r3, #1
 800528e:	b29a      	uxth	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005298:	b29b      	uxth	r3, r3
 800529a:	2b00      	cmp	r3, #0
 800529c:	d034      	beq.n	8005308 <HAL_I2C_Master_Transmit+0x184>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d130      	bne.n	8005308 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	9300      	str	r3, [sp, #0]
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	2200      	movs	r2, #0
 80052ae:	2180      	movs	r1, #128	; 0x80
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f000 f986 	bl	80055c2 <I2C_WaitOnFlagUntilTimeout>
 80052b6:	4603      	mov	r3, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d001      	beq.n	80052c0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e04d      	b.n	800535c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	2bff      	cmp	r3, #255	; 0xff
 80052c8:	d90e      	bls.n	80052e8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	22ff      	movs	r2, #255	; 0xff
 80052ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052d4:	b2da      	uxtb	r2, r3
 80052d6:	8979      	ldrh	r1, [r7, #10]
 80052d8:	2300      	movs	r3, #0
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80052e0:	68f8      	ldr	r0, [r7, #12]
 80052e2:	f000 fb17 	bl	8005914 <I2C_TransferConfig>
 80052e6:	e00f      	b.n	8005308 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	8979      	ldrh	r1, [r7, #10]
 80052fa:	2300      	movs	r3, #0
 80052fc:	9300      	str	r3, [sp, #0]
 80052fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f000 fb06 	bl	8005914 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800530c:	b29b      	uxth	r3, r3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d19e      	bne.n	8005250 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	6a39      	ldr	r1, [r7, #32]
 8005316:	68f8      	ldr	r0, [r7, #12]
 8005318:	f000 f9d3 	bl	80056c2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d001      	beq.n	8005326 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e01a      	b.n	800535c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2220      	movs	r2, #32
 800532c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6859      	ldr	r1, [r3, #4]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	4b0b      	ldr	r3, [pc, #44]	; (8005368 <HAL_I2C_Master_Transmit+0x1e4>)
 800533a:	400b      	ands	r3, r1
 800533c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2220      	movs	r2, #32
 8005342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005356:	2300      	movs	r3, #0
 8005358:	e000      	b.n	800535c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800535a:	2302      	movs	r3, #2
  }
}
 800535c:	4618      	mov	r0, r3
 800535e:	3718      	adds	r7, #24
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}
 8005364:	80002000 	.word	0x80002000
 8005368:	fe00e800 	.word	0xfe00e800

0800536c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b08a      	sub	sp, #40	; 0x28
 8005370:	af02      	add	r7, sp, #8
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	607a      	str	r2, [r7, #4]
 8005376:	603b      	str	r3, [r7, #0]
 8005378:	460b      	mov	r3, r1
 800537a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800537c:	2300      	movs	r3, #0
 800537e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005386:	b2db      	uxtb	r3, r3
 8005388:	2b20      	cmp	r3, #32
 800538a:	f040 80f1 	bne.w	8005570 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005398:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800539c:	d101      	bne.n	80053a2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800539e:	2302      	movs	r3, #2
 80053a0:	e0e7      	b.n	8005572 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d101      	bne.n	80053b0 <HAL_I2C_IsDeviceReady+0x44>
 80053ac:	2302      	movs	r3, #2
 80053ae:	e0e0      	b.n	8005572 <HAL_I2C_IsDeviceReady+0x206>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2224      	movs	r2, #36	; 0x24
 80053bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d107      	bne.n	80053de <HAL_I2C_IsDeviceReady+0x72>
 80053ce:	897b      	ldrh	r3, [r7, #10]
 80053d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80053d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80053dc:	e004      	b.n	80053e8 <HAL_I2C_IsDeviceReady+0x7c>
 80053de:	897b      	ldrh	r3, [r7, #10]
 80053e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053e4:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80053e8:	68fa      	ldr	r2, [r7, #12]
 80053ea:	6812      	ldr	r2, [r2, #0]
 80053ec:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80053ee:	f7fc fff9 	bl	80023e4 <HAL_GetTick>
 80053f2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	f003 0320 	and.w	r3, r3, #32
 80053fe:	2b20      	cmp	r3, #32
 8005400:	bf0c      	ite	eq
 8005402:	2301      	moveq	r3, #1
 8005404:	2300      	movne	r3, #0
 8005406:	b2db      	uxtb	r3, r3
 8005408:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	699b      	ldr	r3, [r3, #24]
 8005410:	f003 0310 	and.w	r3, r3, #16
 8005414:	2b10      	cmp	r3, #16
 8005416:	bf0c      	ite	eq
 8005418:	2301      	moveq	r3, #1
 800541a:	2300      	movne	r3, #0
 800541c:	b2db      	uxtb	r3, r3
 800541e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005420:	e034      	b.n	800548c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005428:	d01a      	beq.n	8005460 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800542a:	f7fc ffdb 	bl	80023e4 <HAL_GetTick>
 800542e:	4602      	mov	r2, r0
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	683a      	ldr	r2, [r7, #0]
 8005436:	429a      	cmp	r2, r3
 8005438:	d302      	bcc.n	8005440 <HAL_I2C_IsDeviceReady+0xd4>
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d10f      	bne.n	8005460 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2220      	movs	r2, #32
 8005444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800544c:	f043 0220 	orr.w	r2, r3, #32
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e088      	b.n	8005572 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	f003 0320 	and.w	r3, r3, #32
 800546a:	2b20      	cmp	r3, #32
 800546c:	bf0c      	ite	eq
 800546e:	2301      	moveq	r3, #1
 8005470:	2300      	movne	r3, #0
 8005472:	b2db      	uxtb	r3, r3
 8005474:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	f003 0310 	and.w	r3, r3, #16
 8005480:	2b10      	cmp	r3, #16
 8005482:	bf0c      	ite	eq
 8005484:	2301      	moveq	r3, #1
 8005486:	2300      	movne	r3, #0
 8005488:	b2db      	uxtb	r3, r3
 800548a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800548c:	7ffb      	ldrb	r3, [r7, #31]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d102      	bne.n	8005498 <HAL_I2C_IsDeviceReady+0x12c>
 8005492:	7fbb      	ldrb	r3, [r7, #30]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d0c4      	beq.n	8005422 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	f003 0310 	and.w	r3, r3, #16
 80054a2:	2b10      	cmp	r3, #16
 80054a4:	d01a      	beq.n	80054dc <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80054a6:	69bb      	ldr	r3, [r7, #24]
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2200      	movs	r2, #0
 80054ae:	2120      	movs	r1, #32
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f000 f886 	bl	80055c2 <I2C_WaitOnFlagUntilTimeout>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d001      	beq.n	80054c0 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e058      	b.n	8005572 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2220      	movs	r2, #32
 80054c6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2220      	movs	r2, #32
 80054cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 80054d8:	2300      	movs	r3, #0
 80054da:	e04a      	b.n	8005572 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80054dc:	69bb      	ldr	r3, [r7, #24]
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	2200      	movs	r2, #0
 80054e4:	2120      	movs	r1, #32
 80054e6:	68f8      	ldr	r0, [r7, #12]
 80054e8:	f000 f86b 	bl	80055c2 <I2C_WaitOnFlagUntilTimeout>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d001      	beq.n	80054f6 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e03d      	b.n	8005572 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2210      	movs	r2, #16
 80054fc:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2220      	movs	r2, #32
 8005504:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	429a      	cmp	r2, r3
 800550c:	d118      	bne.n	8005540 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800551c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	2200      	movs	r2, #0
 8005526:	2120      	movs	r1, #32
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f000 f84a 	bl	80055c2 <I2C_WaitOnFlagUntilTimeout>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d001      	beq.n	8005538 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e01c      	b.n	8005572 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2220      	movs	r2, #32
 800553e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	3301      	adds	r3, #1
 8005544:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	429a      	cmp	r2, r3
 800554c:	f63f af3b 	bhi.w	80053c6 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2220      	movs	r2, #32
 8005554:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800555c:	f043 0220 	orr.w	r2, r3, #32
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e000      	b.n	8005572 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8005570:	2302      	movs	r3, #2
  }
}
 8005572:	4618      	mov	r0, r3
 8005574:	3720      	adds	r7, #32
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}

0800557a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800557a:	b480      	push	{r7}
 800557c:	b083      	sub	sp, #12
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	f003 0302 	and.w	r3, r3, #2
 800558c:	2b02      	cmp	r3, #2
 800558e:	d103      	bne.n	8005598 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2200      	movs	r2, #0
 8005596:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	f003 0301 	and.w	r3, r3, #1
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	d007      	beq.n	80055b6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	699a      	ldr	r2, [r3, #24]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f042 0201 	orr.w	r2, r2, #1
 80055b4:	619a      	str	r2, [r3, #24]
  }
}
 80055b6:	bf00      	nop
 80055b8:	370c      	adds	r7, #12
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b084      	sub	sp, #16
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	60f8      	str	r0, [r7, #12]
 80055ca:	60b9      	str	r1, [r7, #8]
 80055cc:	603b      	str	r3, [r7, #0]
 80055ce:	4613      	mov	r3, r2
 80055d0:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055d2:	e022      	b.n	800561a <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055da:	d01e      	beq.n	800561a <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055dc:	f7fc ff02 	bl	80023e4 <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	683a      	ldr	r2, [r7, #0]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d302      	bcc.n	80055f2 <I2C_WaitOnFlagUntilTimeout+0x30>
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d113      	bne.n	800561a <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f6:	f043 0220 	orr.w	r2, r3, #32
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2220      	movs	r2, #32
 8005602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e00f      	b.n	800563a <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	699a      	ldr	r2, [r3, #24]
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	4013      	ands	r3, r2
 8005624:	68ba      	ldr	r2, [r7, #8]
 8005626:	429a      	cmp	r2, r3
 8005628:	bf0c      	ite	eq
 800562a:	2301      	moveq	r3, #1
 800562c:	2300      	movne	r3, #0
 800562e:	b2db      	uxtb	r3, r3
 8005630:	461a      	mov	r2, r3
 8005632:	79fb      	ldrb	r3, [r7, #7]
 8005634:	429a      	cmp	r2, r3
 8005636:	d0cd      	beq.n	80055d4 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3710      	adds	r7, #16
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}

08005642 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	b084      	sub	sp, #16
 8005646:	af00      	add	r7, sp, #0
 8005648:	60f8      	str	r0, [r7, #12]
 800564a:	60b9      	str	r1, [r7, #8]
 800564c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800564e:	e02c      	b.n	80056aa <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	68b9      	ldr	r1, [r7, #8]
 8005654:	68f8      	ldr	r0, [r7, #12]
 8005656:	f000 f871 	bl	800573c <I2C_IsErrorOccurred>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d001      	beq.n	8005664 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e02a      	b.n	80056ba <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800566a:	d01e      	beq.n	80056aa <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800566c:	f7fc feba 	bl	80023e4 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	68ba      	ldr	r2, [r7, #8]
 8005678:	429a      	cmp	r2, r3
 800567a:	d302      	bcc.n	8005682 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d113      	bne.n	80056aa <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005686:	f043 0220 	orr.w	r2, r3, #32
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2220      	movs	r2, #32
 8005692:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e007      	b.n	80056ba <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	699b      	ldr	r3, [r3, #24]
 80056b0:	f003 0302 	and.w	r3, r3, #2
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d1cb      	bne.n	8005650 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3710      	adds	r7, #16
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b084      	sub	sp, #16
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056ce:	e028      	b.n	8005722 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	68b9      	ldr	r1, [r7, #8]
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f000 f831 	bl	800573c <I2C_IsErrorOccurred>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e026      	b.n	8005732 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056e4:	f7fc fe7e 	bl	80023e4 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	68ba      	ldr	r2, [r7, #8]
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d302      	bcc.n	80056fa <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d113      	bne.n	8005722 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056fe:	f043 0220 	orr.w	r2, r3, #32
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2220      	movs	r2, #32
 800570a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e007      	b.n	8005732 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	699b      	ldr	r3, [r3, #24]
 8005728:	f003 0320 	and.w	r3, r3, #32
 800572c:	2b20      	cmp	r3, #32
 800572e:	d1cf      	bne.n	80056d0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
	...

0800573c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b08a      	sub	sp, #40	; 0x28
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005748:	2300      	movs	r3, #0
 800574a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005756:	2300      	movs	r3, #0
 8005758:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	f003 0310 	and.w	r3, r3, #16
 8005764:	2b00      	cmp	r3, #0
 8005766:	d075      	beq.n	8005854 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2210      	movs	r2, #16
 800576e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005770:	e056      	b.n	8005820 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005778:	d052      	beq.n	8005820 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800577a:	f7fc fe33 	bl	80023e4 <HAL_GetTick>
 800577e:	4602      	mov	r2, r0
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	68ba      	ldr	r2, [r7, #8]
 8005786:	429a      	cmp	r2, r3
 8005788:	d302      	bcc.n	8005790 <I2C_IsErrorOccurred+0x54>
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d147      	bne.n	8005820 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800579a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80057a2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	699b      	ldr	r3, [r3, #24]
 80057aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80057ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057b2:	d12e      	bne.n	8005812 <I2C_IsErrorOccurred+0xd6>
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057ba:	d02a      	beq.n	8005812 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80057bc:	7cfb      	ldrb	r3, [r7, #19]
 80057be:	2b20      	cmp	r3, #32
 80057c0:	d027      	beq.n	8005812 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	685a      	ldr	r2, [r3, #4]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057d0:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80057d2:	f7fc fe07 	bl	80023e4 <HAL_GetTick>
 80057d6:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057d8:	e01b      	b.n	8005812 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80057da:	f7fc fe03 	bl	80023e4 <HAL_GetTick>
 80057de:	4602      	mov	r2, r0
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	2b19      	cmp	r3, #25
 80057e6:	d914      	bls.n	8005812 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ec:	f043 0220 	orr.w	r2, r3, #32
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2220      	movs	r2, #32
 80057f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	f003 0320 	and.w	r3, r3, #32
 800581c:	2b20      	cmp	r3, #32
 800581e:	d1dc      	bne.n	80057da <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	f003 0320 	and.w	r3, r3, #32
 800582a:	2b20      	cmp	r3, #32
 800582c:	d003      	beq.n	8005836 <I2C_IsErrorOccurred+0xfa>
 800582e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005832:	2b00      	cmp	r3, #0
 8005834:	d09d      	beq.n	8005772 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005836:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800583a:	2b00      	cmp	r3, #0
 800583c:	d103      	bne.n	8005846 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2220      	movs	r2, #32
 8005844:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005846:	6a3b      	ldr	r3, [r7, #32]
 8005848:	f043 0304 	orr.w	r3, r3, #4
 800584c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	699b      	ldr	r3, [r3, #24]
 800585a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00b      	beq.n	800587e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005866:	6a3b      	ldr	r3, [r7, #32]
 8005868:	f043 0301 	orr.w	r3, r3, #1
 800586c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005876:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00b      	beq.n	80058a0 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005888:	6a3b      	ldr	r3, [r7, #32]
 800588a:	f043 0308 	orr.w	r3, r3, #8
 800588e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005898:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00b      	beq.n	80058c2 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	f043 0302 	orr.w	r3, r3, #2
 80058b0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80058c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d01c      	beq.n	8005904 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80058ca:	68f8      	ldr	r0, [r7, #12]
 80058cc:	f7ff fe55 	bl	800557a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	6859      	ldr	r1, [r3, #4]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	4b0d      	ldr	r3, [pc, #52]	; (8005910 <I2C_IsErrorOccurred+0x1d4>)
 80058dc:	400b      	ands	r3, r1
 80058de:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058e4:	6a3b      	ldr	r3, [r7, #32]
 80058e6:	431a      	orrs	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2220      	movs	r2, #32
 80058f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005904:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005908:	4618      	mov	r0, r3
 800590a:	3728      	adds	r7, #40	; 0x28
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	fe00e800 	.word	0xfe00e800

08005914 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	607b      	str	r3, [r7, #4]
 800591e:	460b      	mov	r3, r1
 8005920:	817b      	strh	r3, [r7, #10]
 8005922:	4613      	mov	r3, r2
 8005924:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005926:	897b      	ldrh	r3, [r7, #10]
 8005928:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800592c:	7a7b      	ldrb	r3, [r7, #9]
 800592e:	041b      	lsls	r3, r3, #16
 8005930:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005934:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800593a:	6a3b      	ldr	r3, [r7, #32]
 800593c:	4313      	orrs	r3, r2
 800593e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005942:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	685a      	ldr	r2, [r3, #4]
 800594a:	6a3b      	ldr	r3, [r7, #32]
 800594c:	0d5b      	lsrs	r3, r3, #21
 800594e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005952:	4b08      	ldr	r3, [pc, #32]	; (8005974 <I2C_TransferConfig+0x60>)
 8005954:	430b      	orrs	r3, r1
 8005956:	43db      	mvns	r3, r3
 8005958:	ea02 0103 	and.w	r1, r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	697a      	ldr	r2, [r7, #20]
 8005962:	430a      	orrs	r2, r1
 8005964:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005966:	bf00      	nop
 8005968:	371c      	adds	r7, #28
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr
 8005972:	bf00      	nop
 8005974:	03ff63ff 	.word	0x03ff63ff

08005978 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005988:	b2db      	uxtb	r3, r3
 800598a:	2b20      	cmp	r3, #32
 800598c:	d138      	bne.n	8005a00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005994:	2b01      	cmp	r3, #1
 8005996:	d101      	bne.n	800599c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005998:	2302      	movs	r3, #2
 800599a:	e032      	b.n	8005a02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2224      	movs	r2, #36	; 0x24
 80059a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f022 0201 	bic.w	r2, r2, #1
 80059ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80059ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	6819      	ldr	r1, [r3, #0]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	683a      	ldr	r2, [r7, #0]
 80059d8:	430a      	orrs	r2, r1
 80059da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f042 0201 	orr.w	r2, r2, #1
 80059ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2220      	movs	r2, #32
 80059f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80059fc:	2300      	movs	r3, #0
 80059fe:	e000      	b.n	8005a02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005a00:	2302      	movs	r3, #2
  }
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	370c      	adds	r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr

08005a0e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a0e:	b480      	push	{r7}
 8005a10:	b085      	sub	sp, #20
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
 8005a16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	2b20      	cmp	r3, #32
 8005a22:	d139      	bne.n	8005a98 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d101      	bne.n	8005a32 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005a2e:	2302      	movs	r3, #2
 8005a30:	e033      	b.n	8005a9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2201      	movs	r2, #1
 8005a36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2224      	movs	r2, #36	; 0x24
 8005a3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f022 0201 	bic.w	r2, r2, #1
 8005a50:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005a60:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	021b      	lsls	r3, r3, #8
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f042 0201 	orr.w	r2, r2, #1
 8005a82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2220      	movs	r2, #32
 8005a88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005a94:	2300      	movs	r3, #0
 8005a96:	e000      	b.n	8005a9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005a98:	2302      	movs	r3, #2
  }
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3714      	adds	r7, #20
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
	...

08005aa8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d141      	bne.n	8005b3a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ab6:	4b4b      	ldr	r3, [pc, #300]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ac2:	d131      	bne.n	8005b28 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ac4:	4b47      	ldr	r3, [pc, #284]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ac6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005aca:	4a46      	ldr	r2, [pc, #280]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005acc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ad0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ad4:	4b43      	ldr	r3, [pc, #268]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005adc:	4a41      	ldr	r2, [pc, #260]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ade:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ae2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ae4:	4b40      	ldr	r3, [pc, #256]	; (8005be8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2232      	movs	r2, #50	; 0x32
 8005aea:	fb02 f303 	mul.w	r3, r2, r3
 8005aee:	4a3f      	ldr	r2, [pc, #252]	; (8005bec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005af0:	fba2 2303 	umull	r2, r3, r2, r3
 8005af4:	0c9b      	lsrs	r3, r3, #18
 8005af6:	3301      	adds	r3, #1
 8005af8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005afa:	e002      	b.n	8005b02 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	3b01      	subs	r3, #1
 8005b00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b02:	4b38      	ldr	r3, [pc, #224]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b04:	695b      	ldr	r3, [r3, #20]
 8005b06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b0e:	d102      	bne.n	8005b16 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1f2      	bne.n	8005afc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b16:	4b33      	ldr	r3, [pc, #204]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b22:	d158      	bne.n	8005bd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005b24:	2303      	movs	r3, #3
 8005b26:	e057      	b.n	8005bd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b28:	4b2e      	ldr	r3, [pc, #184]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b2e:	4a2d      	ldr	r2, [pc, #180]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b34:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005b38:	e04d      	b.n	8005bd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b40:	d141      	bne.n	8005bc6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b42:	4b28      	ldr	r3, [pc, #160]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b4e:	d131      	bne.n	8005bb4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b50:	4b24      	ldr	r3, [pc, #144]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b56:	4a23      	ldr	r2, [pc, #140]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b60:	4b20      	ldr	r3, [pc, #128]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005b68:	4a1e      	ldr	r2, [pc, #120]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b70:	4b1d      	ldr	r3, [pc, #116]	; (8005be8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2232      	movs	r2, #50	; 0x32
 8005b76:	fb02 f303 	mul.w	r3, r2, r3
 8005b7a:	4a1c      	ldr	r2, [pc, #112]	; (8005bec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b80:	0c9b      	lsrs	r3, r3, #18
 8005b82:	3301      	adds	r3, #1
 8005b84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b86:	e002      	b.n	8005b8e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b8e:	4b15      	ldr	r3, [pc, #84]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b9a:	d102      	bne.n	8005ba2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1f2      	bne.n	8005b88 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005ba2:	4b10      	ldr	r3, [pc, #64]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005baa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bae:	d112      	bne.n	8005bd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	e011      	b.n	8005bd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005bb4:	4b0b      	ldr	r3, [pc, #44]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005bba:	4a0a      	ldr	r2, [pc, #40]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bc0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005bc4:	e007      	b.n	8005bd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005bc6:	4b07      	ldr	r3, [pc, #28]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005bce:	4a05      	ldr	r2, [pc, #20]	; (8005be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bd0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005bd4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3714      	adds	r7, #20
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr
 8005be4:	40007000 	.word	0x40007000
 8005be8:	20000010 	.word	0x20000010
 8005bec:	431bde83 	.word	0x431bde83

08005bf0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b088      	sub	sp, #32
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d101      	bne.n	8005c02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e306      	b.n	8006210 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 0301 	and.w	r3, r3, #1
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d075      	beq.n	8005cfa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c0e:	4b97      	ldr	r3, [pc, #604]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f003 030c 	and.w	r3, r3, #12
 8005c16:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c18:	4b94      	ldr	r3, [pc, #592]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	f003 0303 	and.w	r3, r3, #3
 8005c20:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	2b0c      	cmp	r3, #12
 8005c26:	d102      	bne.n	8005c2e <HAL_RCC_OscConfig+0x3e>
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	2b03      	cmp	r3, #3
 8005c2c:	d002      	beq.n	8005c34 <HAL_RCC_OscConfig+0x44>
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	2b08      	cmp	r3, #8
 8005c32:	d10b      	bne.n	8005c4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c34:	4b8d      	ldr	r3, [pc, #564]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d05b      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x108>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d157      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e2e1      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c54:	d106      	bne.n	8005c64 <HAL_RCC_OscConfig+0x74>
 8005c56:	4b85      	ldr	r3, [pc, #532]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a84      	ldr	r2, [pc, #528]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c60:	6013      	str	r3, [r2, #0]
 8005c62:	e01d      	b.n	8005ca0 <HAL_RCC_OscConfig+0xb0>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c6c:	d10c      	bne.n	8005c88 <HAL_RCC_OscConfig+0x98>
 8005c6e:	4b7f      	ldr	r3, [pc, #508]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a7e      	ldr	r2, [pc, #504]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c78:	6013      	str	r3, [r2, #0]
 8005c7a:	4b7c      	ldr	r3, [pc, #496]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a7b      	ldr	r2, [pc, #492]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c84:	6013      	str	r3, [r2, #0]
 8005c86:	e00b      	b.n	8005ca0 <HAL_RCC_OscConfig+0xb0>
 8005c88:	4b78      	ldr	r3, [pc, #480]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a77      	ldr	r2, [pc, #476]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c92:	6013      	str	r3, [r2, #0]
 8005c94:	4b75      	ldr	r3, [pc, #468]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a74      	ldr	r2, [pc, #464]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005c9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d013      	beq.n	8005cd0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ca8:	f7fc fb9c 	bl	80023e4 <HAL_GetTick>
 8005cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005cae:	e008      	b.n	8005cc2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cb0:	f7fc fb98 	bl	80023e4 <HAL_GetTick>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	2b64      	cmp	r3, #100	; 0x64
 8005cbc:	d901      	bls.n	8005cc2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e2a6      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005cc2:	4b6a      	ldr	r3, [pc, #424]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d0f0      	beq.n	8005cb0 <HAL_RCC_OscConfig+0xc0>
 8005cce:	e014      	b.n	8005cfa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cd0:	f7fc fb88 	bl	80023e4 <HAL_GetTick>
 8005cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005cd6:	e008      	b.n	8005cea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cd8:	f7fc fb84 	bl	80023e4 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b64      	cmp	r3, #100	; 0x64
 8005ce4:	d901      	bls.n	8005cea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e292      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005cea:	4b60      	ldr	r3, [pc, #384]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1f0      	bne.n	8005cd8 <HAL_RCC_OscConfig+0xe8>
 8005cf6:	e000      	b.n	8005cfa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f003 0302 	and.w	r3, r3, #2
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d075      	beq.n	8005df2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d06:	4b59      	ldr	r3, [pc, #356]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	f003 030c 	and.w	r3, r3, #12
 8005d0e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d10:	4b56      	ldr	r3, [pc, #344]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	f003 0303 	and.w	r3, r3, #3
 8005d18:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	2b0c      	cmp	r3, #12
 8005d1e:	d102      	bne.n	8005d26 <HAL_RCC_OscConfig+0x136>
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d002      	beq.n	8005d2c <HAL_RCC_OscConfig+0x13c>
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	2b04      	cmp	r3, #4
 8005d2a:	d11f      	bne.n	8005d6c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d2c:	4b4f      	ldr	r3, [pc, #316]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d005      	beq.n	8005d44 <HAL_RCC_OscConfig+0x154>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d101      	bne.n	8005d44 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e265      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d44:	4b49      	ldr	r3, [pc, #292]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	061b      	lsls	r3, r3, #24
 8005d52:	4946      	ldr	r1, [pc, #280]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005d54:	4313      	orrs	r3, r2
 8005d56:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005d58:	4b45      	ldr	r3, [pc, #276]	; (8005e70 <HAL_RCC_OscConfig+0x280>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f7fc faf5 	bl	800234c <HAL_InitTick>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d043      	beq.n	8005df0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e251      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d023      	beq.n	8005dbc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d74:	4b3d      	ldr	r3, [pc, #244]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a3c      	ldr	r2, [pc, #240]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005d7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d80:	f7fc fb30 	bl	80023e4 <HAL_GetTick>
 8005d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d86:	e008      	b.n	8005d9a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d88:	f7fc fb2c 	bl	80023e4 <HAL_GetTick>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d901      	bls.n	8005d9a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e23a      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d9a:	4b34      	ldr	r3, [pc, #208]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d0f0      	beq.n	8005d88 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005da6:	4b31      	ldr	r3, [pc, #196]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	061b      	lsls	r3, r3, #24
 8005db4:	492d      	ldr	r1, [pc, #180]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	604b      	str	r3, [r1, #4]
 8005dba:	e01a      	b.n	8005df2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005dbc:	4b2b      	ldr	r3, [pc, #172]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a2a      	ldr	r2, [pc, #168]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005dc2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005dc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc8:	f7fc fb0c 	bl	80023e4 <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005dce:	e008      	b.n	8005de2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005dd0:	f7fc fb08 	bl	80023e4 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	2b02      	cmp	r3, #2
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e216      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005de2:	4b22      	ldr	r3, [pc, #136]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d1f0      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x1e0>
 8005dee:	e000      	b.n	8005df2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005df0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 0308 	and.w	r3, r3, #8
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d041      	beq.n	8005e82 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d01c      	beq.n	8005e40 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e06:	4b19      	ldr	r3, [pc, #100]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005e08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e0c:	4a17      	ldr	r2, [pc, #92]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005e0e:	f043 0301 	orr.w	r3, r3, #1
 8005e12:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e16:	f7fc fae5 	bl	80023e4 <HAL_GetTick>
 8005e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e1c:	e008      	b.n	8005e30 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e1e:	f7fc fae1 	bl	80023e4 <HAL_GetTick>
 8005e22:	4602      	mov	r2, r0
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	1ad3      	subs	r3, r2, r3
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d901      	bls.n	8005e30 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005e2c:	2303      	movs	r3, #3
 8005e2e:	e1ef      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e30:	4b0e      	ldr	r3, [pc, #56]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e36:	f003 0302 	and.w	r3, r3, #2
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d0ef      	beq.n	8005e1e <HAL_RCC_OscConfig+0x22e>
 8005e3e:	e020      	b.n	8005e82 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e40:	4b0a      	ldr	r3, [pc, #40]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e46:	4a09      	ldr	r2, [pc, #36]	; (8005e6c <HAL_RCC_OscConfig+0x27c>)
 8005e48:	f023 0301 	bic.w	r3, r3, #1
 8005e4c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e50:	f7fc fac8 	bl	80023e4 <HAL_GetTick>
 8005e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005e56:	e00d      	b.n	8005e74 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e58:	f7fc fac4 	bl	80023e4 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d906      	bls.n	8005e74 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	e1d2      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
 8005e6a:	bf00      	nop
 8005e6c:	40021000 	.word	0x40021000
 8005e70:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005e74:	4b8c      	ldr	r3, [pc, #560]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005e76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e7a:	f003 0302 	and.w	r3, r3, #2
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d1ea      	bne.n	8005e58 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0304 	and.w	r3, r3, #4
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f000 80a6 	beq.w	8005fdc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e90:	2300      	movs	r3, #0
 8005e92:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005e94:	4b84      	ldr	r3, [pc, #528]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005e96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d101      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x2b4>
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e000      	b.n	8005ea6 <HAL_RCC_OscConfig+0x2b6>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00d      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005eaa:	4b7f      	ldr	r3, [pc, #508]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eae:	4a7e      	ldr	r2, [pc, #504]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005eb4:	6593      	str	r3, [r2, #88]	; 0x58
 8005eb6:	4b7c      	ldr	r3, [pc, #496]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ebe:	60fb      	str	r3, [r7, #12]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ec6:	4b79      	ldr	r3, [pc, #484]	; (80060ac <HAL_RCC_OscConfig+0x4bc>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d118      	bne.n	8005f04 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ed2:	4b76      	ldr	r3, [pc, #472]	; (80060ac <HAL_RCC_OscConfig+0x4bc>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a75      	ldr	r2, [pc, #468]	; (80060ac <HAL_RCC_OscConfig+0x4bc>)
 8005ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005edc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ede:	f7fc fa81 	bl	80023e4 <HAL_GetTick>
 8005ee2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ee4:	e008      	b.n	8005ef8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ee6:	f7fc fa7d 	bl	80023e4 <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d901      	bls.n	8005ef8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	e18b      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ef8:	4b6c      	ldr	r3, [pc, #432]	; (80060ac <HAL_RCC_OscConfig+0x4bc>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d0f0      	beq.n	8005ee6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d108      	bne.n	8005f1e <HAL_RCC_OscConfig+0x32e>
 8005f0c:	4b66      	ldr	r3, [pc, #408]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f12:	4a65      	ldr	r2, [pc, #404]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005f14:	f043 0301 	orr.w	r3, r3, #1
 8005f18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005f1c:	e024      	b.n	8005f68 <HAL_RCC_OscConfig+0x378>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	2b05      	cmp	r3, #5
 8005f24:	d110      	bne.n	8005f48 <HAL_RCC_OscConfig+0x358>
 8005f26:	4b60      	ldr	r3, [pc, #384]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f2c:	4a5e      	ldr	r2, [pc, #376]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005f2e:	f043 0304 	orr.w	r3, r3, #4
 8005f32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005f36:	4b5c      	ldr	r3, [pc, #368]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f3c:	4a5a      	ldr	r2, [pc, #360]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005f3e:	f043 0301 	orr.w	r3, r3, #1
 8005f42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005f46:	e00f      	b.n	8005f68 <HAL_RCC_OscConfig+0x378>
 8005f48:	4b57      	ldr	r3, [pc, #348]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f4e:	4a56      	ldr	r2, [pc, #344]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005f50:	f023 0301 	bic.w	r3, r3, #1
 8005f54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005f58:	4b53      	ldr	r3, [pc, #332]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f5e:	4a52      	ldr	r2, [pc, #328]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005f60:	f023 0304 	bic.w	r3, r3, #4
 8005f64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d016      	beq.n	8005f9e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f70:	f7fc fa38 	bl	80023e4 <HAL_GetTick>
 8005f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f76:	e00a      	b.n	8005f8e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f78:	f7fc fa34 	bl	80023e4 <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d901      	bls.n	8005f8e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e140      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f8e:	4b46      	ldr	r3, [pc, #280]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f94:	f003 0302 	and.w	r3, r3, #2
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d0ed      	beq.n	8005f78 <HAL_RCC_OscConfig+0x388>
 8005f9c:	e015      	b.n	8005fca <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f9e:	f7fc fa21 	bl	80023e4 <HAL_GetTick>
 8005fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005fa4:	e00a      	b.n	8005fbc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fa6:	f7fc fa1d 	bl	80023e4 <HAL_GetTick>
 8005faa:	4602      	mov	r2, r0
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d901      	bls.n	8005fbc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005fb8:	2303      	movs	r3, #3
 8005fba:	e129      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005fbc:	4b3a      	ldr	r3, [pc, #232]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fc2:	f003 0302 	and.w	r3, r3, #2
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d1ed      	bne.n	8005fa6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005fca:	7ffb      	ldrb	r3, [r7, #31]
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d105      	bne.n	8005fdc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fd0:	4b35      	ldr	r3, [pc, #212]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fd4:	4a34      	ldr	r2, [pc, #208]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005fd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fda:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0320 	and.w	r3, r3, #32
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d03c      	beq.n	8006062 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	699b      	ldr	r3, [r3, #24]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d01c      	beq.n	800602a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ff0:	4b2d      	ldr	r3, [pc, #180]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005ff2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ff6:	4a2c      	ldr	r2, [pc, #176]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8005ff8:	f043 0301 	orr.w	r3, r3, #1
 8005ffc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006000:	f7fc f9f0 	bl	80023e4 <HAL_GetTick>
 8006004:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006006:	e008      	b.n	800601a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006008:	f7fc f9ec 	bl	80023e4 <HAL_GetTick>
 800600c:	4602      	mov	r2, r0
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	1ad3      	subs	r3, r2, r3
 8006012:	2b02      	cmp	r3, #2
 8006014:	d901      	bls.n	800601a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e0fa      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800601a:	4b23      	ldr	r3, [pc, #140]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 800601c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006020:	f003 0302 	and.w	r3, r3, #2
 8006024:	2b00      	cmp	r3, #0
 8006026:	d0ef      	beq.n	8006008 <HAL_RCC_OscConfig+0x418>
 8006028:	e01b      	b.n	8006062 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800602a:	4b1f      	ldr	r3, [pc, #124]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 800602c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006030:	4a1d      	ldr	r2, [pc, #116]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8006032:	f023 0301 	bic.w	r3, r3, #1
 8006036:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800603a:	f7fc f9d3 	bl	80023e4 <HAL_GetTick>
 800603e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006040:	e008      	b.n	8006054 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006042:	f7fc f9cf 	bl	80023e4 <HAL_GetTick>
 8006046:	4602      	mov	r2, r0
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	1ad3      	subs	r3, r2, r3
 800604c:	2b02      	cmp	r3, #2
 800604e:	d901      	bls.n	8006054 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006050:	2303      	movs	r3, #3
 8006052:	e0dd      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006054:	4b14      	ldr	r3, [pc, #80]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8006056:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800605a:	f003 0302 	and.w	r3, r3, #2
 800605e:	2b00      	cmp	r3, #0
 8006060:	d1ef      	bne.n	8006042 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	69db      	ldr	r3, [r3, #28]
 8006066:	2b00      	cmp	r3, #0
 8006068:	f000 80d1 	beq.w	800620e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800606c:	4b0e      	ldr	r3, [pc, #56]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f003 030c 	and.w	r3, r3, #12
 8006074:	2b0c      	cmp	r3, #12
 8006076:	f000 808b 	beq.w	8006190 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	69db      	ldr	r3, [r3, #28]
 800607e:	2b02      	cmp	r3, #2
 8006080:	d15e      	bne.n	8006140 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006082:	4b09      	ldr	r3, [pc, #36]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a08      	ldr	r2, [pc, #32]	; (80060a8 <HAL_RCC_OscConfig+0x4b8>)
 8006088:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800608c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800608e:	f7fc f9a9 	bl	80023e4 <HAL_GetTick>
 8006092:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006094:	e00c      	b.n	80060b0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006096:	f7fc f9a5 	bl	80023e4 <HAL_GetTick>
 800609a:	4602      	mov	r2, r0
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	1ad3      	subs	r3, r2, r3
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d905      	bls.n	80060b0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80060a4:	2303      	movs	r3, #3
 80060a6:	e0b3      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
 80060a8:	40021000 	.word	0x40021000
 80060ac:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060b0:	4b59      	ldr	r3, [pc, #356]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d1ec      	bne.n	8006096 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060bc:	4b56      	ldr	r3, [pc, #344]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 80060be:	68da      	ldr	r2, [r3, #12]
 80060c0:	4b56      	ldr	r3, [pc, #344]	; (800621c <HAL_RCC_OscConfig+0x62c>)
 80060c2:	4013      	ands	r3, r2
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	6a11      	ldr	r1, [r2, #32]
 80060c8:	687a      	ldr	r2, [r7, #4]
 80060ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80060cc:	3a01      	subs	r2, #1
 80060ce:	0112      	lsls	r2, r2, #4
 80060d0:	4311      	orrs	r1, r2
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80060d6:	0212      	lsls	r2, r2, #8
 80060d8:	4311      	orrs	r1, r2
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80060de:	0852      	lsrs	r2, r2, #1
 80060e0:	3a01      	subs	r2, #1
 80060e2:	0552      	lsls	r2, r2, #21
 80060e4:	4311      	orrs	r1, r2
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80060ea:	0852      	lsrs	r2, r2, #1
 80060ec:	3a01      	subs	r2, #1
 80060ee:	0652      	lsls	r2, r2, #25
 80060f0:	4311      	orrs	r1, r2
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80060f6:	06d2      	lsls	r2, r2, #27
 80060f8:	430a      	orrs	r2, r1
 80060fa:	4947      	ldr	r1, [pc, #284]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 80060fc:	4313      	orrs	r3, r2
 80060fe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006100:	4b45      	ldr	r3, [pc, #276]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a44      	ldr	r2, [pc, #272]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 8006106:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800610a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800610c:	4b42      	ldr	r3, [pc, #264]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	4a41      	ldr	r2, [pc, #260]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 8006112:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006116:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006118:	f7fc f964 	bl	80023e4 <HAL_GetTick>
 800611c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800611e:	e008      	b.n	8006132 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006120:	f7fc f960 	bl	80023e4 <HAL_GetTick>
 8006124:	4602      	mov	r2, r0
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	2b02      	cmp	r3, #2
 800612c:	d901      	bls.n	8006132 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e06e      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006132:	4b39      	ldr	r3, [pc, #228]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d0f0      	beq.n	8006120 <HAL_RCC_OscConfig+0x530>
 800613e:	e066      	b.n	800620e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006140:	4b35      	ldr	r3, [pc, #212]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a34      	ldr	r2, [pc, #208]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 8006146:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800614a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800614c:	4b32      	ldr	r3, [pc, #200]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	4a31      	ldr	r2, [pc, #196]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 8006152:	f023 0303 	bic.w	r3, r3, #3
 8006156:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006158:	4b2f      	ldr	r3, [pc, #188]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	4a2e      	ldr	r2, [pc, #184]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 800615e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006162:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006166:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006168:	f7fc f93c 	bl	80023e4 <HAL_GetTick>
 800616c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800616e:	e008      	b.n	8006182 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006170:	f7fc f938 	bl	80023e4 <HAL_GetTick>
 8006174:	4602      	mov	r2, r0
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	1ad3      	subs	r3, r2, r3
 800617a:	2b02      	cmp	r3, #2
 800617c:	d901      	bls.n	8006182 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e046      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006182:	4b25      	ldr	r3, [pc, #148]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800618a:	2b00      	cmp	r3, #0
 800618c:	d1f0      	bne.n	8006170 <HAL_RCC_OscConfig+0x580>
 800618e:	e03e      	b.n	800620e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	69db      	ldr	r3, [r3, #28]
 8006194:	2b01      	cmp	r3, #1
 8006196:	d101      	bne.n	800619c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	e039      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800619c:	4b1e      	ldr	r3, [pc, #120]	; (8006218 <HAL_RCC_OscConfig+0x628>)
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f003 0203 	and.w	r2, r3, #3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a1b      	ldr	r3, [r3, #32]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d12c      	bne.n	800620a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ba:	3b01      	subs	r3, #1
 80061bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061be:	429a      	cmp	r2, r3
 80061c0:	d123      	bne.n	800620a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d11b      	bne.n	800620a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061dc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80061de:	429a      	cmp	r2, r3
 80061e0:	d113      	bne.n	800620a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ec:	085b      	lsrs	r3, r3, #1
 80061ee:	3b01      	subs	r3, #1
 80061f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d109      	bne.n	800620a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006200:	085b      	lsrs	r3, r3, #1
 8006202:	3b01      	subs	r3, #1
 8006204:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006206:	429a      	cmp	r2, r3
 8006208:	d001      	beq.n	800620e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e000      	b.n	8006210 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3720      	adds	r7, #32
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	40021000 	.word	0x40021000
 800621c:	019f800c 	.word	0x019f800c

08006220 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800622a:	2300      	movs	r3, #0
 800622c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d101      	bne.n	8006238 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e11e      	b.n	8006476 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006238:	4b91      	ldr	r3, [pc, #580]	; (8006480 <HAL_RCC_ClockConfig+0x260>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 030f 	and.w	r3, r3, #15
 8006240:	683a      	ldr	r2, [r7, #0]
 8006242:	429a      	cmp	r2, r3
 8006244:	d910      	bls.n	8006268 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006246:	4b8e      	ldr	r3, [pc, #568]	; (8006480 <HAL_RCC_ClockConfig+0x260>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f023 020f 	bic.w	r2, r3, #15
 800624e:	498c      	ldr	r1, [pc, #560]	; (8006480 <HAL_RCC_ClockConfig+0x260>)
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	4313      	orrs	r3, r2
 8006254:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006256:	4b8a      	ldr	r3, [pc, #552]	; (8006480 <HAL_RCC_ClockConfig+0x260>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 030f 	and.w	r3, r3, #15
 800625e:	683a      	ldr	r2, [r7, #0]
 8006260:	429a      	cmp	r2, r3
 8006262:	d001      	beq.n	8006268 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e106      	b.n	8006476 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	2b00      	cmp	r3, #0
 8006272:	d073      	beq.n	800635c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	2b03      	cmp	r3, #3
 800627a:	d129      	bne.n	80062d0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800627c:	4b81      	ldr	r3, [pc, #516]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d101      	bne.n	800628c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e0f4      	b.n	8006476 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800628c:	f000 f99e 	bl	80065cc <RCC_GetSysClockFreqFromPLLSource>
 8006290:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	4a7c      	ldr	r2, [pc, #496]	; (8006488 <HAL_RCC_ClockConfig+0x268>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d93f      	bls.n	800631a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800629a:	4b7a      	ldr	r3, [pc, #488]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d009      	beq.n	80062ba <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d033      	beq.n	800631a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d12f      	bne.n	800631a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80062ba:	4b72      	ldr	r3, [pc, #456]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062c2:	4a70      	ldr	r2, [pc, #448]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 80062c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80062ca:	2380      	movs	r3, #128	; 0x80
 80062cc:	617b      	str	r3, [r7, #20]
 80062ce:	e024      	b.n	800631a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	2b02      	cmp	r3, #2
 80062d6:	d107      	bne.n	80062e8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80062d8:	4b6a      	ldr	r3, [pc, #424]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d109      	bne.n	80062f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e0c6      	b.n	8006476 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062e8:	4b66      	ldr	r3, [pc, #408]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d101      	bne.n	80062f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e0be      	b.n	8006476 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80062f8:	f000 f8ce 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 80062fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	4a61      	ldr	r2, [pc, #388]	; (8006488 <HAL_RCC_ClockConfig+0x268>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d909      	bls.n	800631a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006306:	4b5f      	ldr	r3, [pc, #380]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800630e:	4a5d      	ldr	r2, [pc, #372]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 8006310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006314:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006316:	2380      	movs	r3, #128	; 0x80
 8006318:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800631a:	4b5a      	ldr	r3, [pc, #360]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f023 0203 	bic.w	r2, r3, #3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	4957      	ldr	r1, [pc, #348]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 8006328:	4313      	orrs	r3, r2
 800632a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800632c:	f7fc f85a 	bl	80023e4 <HAL_GetTick>
 8006330:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006332:	e00a      	b.n	800634a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006334:	f7fc f856 	bl	80023e4 <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006342:	4293      	cmp	r3, r2
 8006344:	d901      	bls.n	800634a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e095      	b.n	8006476 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800634a:	4b4e      	ldr	r3, [pc, #312]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f003 020c 	and.w	r2, r3, #12
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	429a      	cmp	r2, r3
 800635a:	d1eb      	bne.n	8006334 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b00      	cmp	r3, #0
 8006366:	d023      	beq.n	80063b0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 0304 	and.w	r3, r3, #4
 8006370:	2b00      	cmp	r3, #0
 8006372:	d005      	beq.n	8006380 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006374:	4b43      	ldr	r3, [pc, #268]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	4a42      	ldr	r2, [pc, #264]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 800637a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800637e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0308 	and.w	r3, r3, #8
 8006388:	2b00      	cmp	r3, #0
 800638a:	d007      	beq.n	800639c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800638c:	4b3d      	ldr	r3, [pc, #244]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006394:	4a3b      	ldr	r2, [pc, #236]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 8006396:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800639a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800639c:	4b39      	ldr	r3, [pc, #228]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	4936      	ldr	r1, [pc, #216]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	608b      	str	r3, [r1, #8]
 80063ae:	e008      	b.n	80063c2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	2b80      	cmp	r3, #128	; 0x80
 80063b4:	d105      	bne.n	80063c2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80063b6:	4b33      	ldr	r3, [pc, #204]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	4a32      	ldr	r2, [pc, #200]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 80063bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063c0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80063c2:	4b2f      	ldr	r3, [pc, #188]	; (8006480 <HAL_RCC_ClockConfig+0x260>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 030f 	and.w	r3, r3, #15
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d21d      	bcs.n	800640c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063d0:	4b2b      	ldr	r3, [pc, #172]	; (8006480 <HAL_RCC_ClockConfig+0x260>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f023 020f 	bic.w	r2, r3, #15
 80063d8:	4929      	ldr	r1, [pc, #164]	; (8006480 <HAL_RCC_ClockConfig+0x260>)
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	4313      	orrs	r3, r2
 80063de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80063e0:	f7fc f800 	bl	80023e4 <HAL_GetTick>
 80063e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063e6:	e00a      	b.n	80063fe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063e8:	f7fb fffc 	bl	80023e4 <HAL_GetTick>
 80063ec:	4602      	mov	r2, r0
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	1ad3      	subs	r3, r2, r3
 80063f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d901      	bls.n	80063fe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80063fa:	2303      	movs	r3, #3
 80063fc:	e03b      	b.n	8006476 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063fe:	4b20      	ldr	r3, [pc, #128]	; (8006480 <HAL_RCC_ClockConfig+0x260>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 030f 	and.w	r3, r3, #15
 8006406:	683a      	ldr	r2, [r7, #0]
 8006408:	429a      	cmp	r2, r3
 800640a:	d1ed      	bne.n	80063e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0304 	and.w	r3, r3, #4
 8006414:	2b00      	cmp	r3, #0
 8006416:	d008      	beq.n	800642a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006418:	4b1a      	ldr	r3, [pc, #104]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	4917      	ldr	r1, [pc, #92]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 8006426:	4313      	orrs	r3, r2
 8006428:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 0308 	and.w	r3, r3, #8
 8006432:	2b00      	cmp	r3, #0
 8006434:	d009      	beq.n	800644a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006436:	4b13      	ldr	r3, [pc, #76]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	00db      	lsls	r3, r3, #3
 8006444:	490f      	ldr	r1, [pc, #60]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 8006446:	4313      	orrs	r3, r2
 8006448:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800644a:	f000 f825 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 800644e:	4602      	mov	r2, r0
 8006450:	4b0c      	ldr	r3, [pc, #48]	; (8006484 <HAL_RCC_ClockConfig+0x264>)
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	091b      	lsrs	r3, r3, #4
 8006456:	f003 030f 	and.w	r3, r3, #15
 800645a:	490c      	ldr	r1, [pc, #48]	; (800648c <HAL_RCC_ClockConfig+0x26c>)
 800645c:	5ccb      	ldrb	r3, [r1, r3]
 800645e:	f003 031f 	and.w	r3, r3, #31
 8006462:	fa22 f303 	lsr.w	r3, r2, r3
 8006466:	4a0a      	ldr	r2, [pc, #40]	; (8006490 <HAL_RCC_ClockConfig+0x270>)
 8006468:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800646a:	4b0a      	ldr	r3, [pc, #40]	; (8006494 <HAL_RCC_ClockConfig+0x274>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4618      	mov	r0, r3
 8006470:	f7fb ff6c 	bl	800234c <HAL_InitTick>
 8006474:	4603      	mov	r3, r0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3718      	adds	r7, #24
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	40022000 	.word	0x40022000
 8006484:	40021000 	.word	0x40021000
 8006488:	04c4b400 	.word	0x04c4b400
 800648c:	0800dd10 	.word	0x0800dd10
 8006490:	20000010 	.word	0x20000010
 8006494:	20000014 	.word	0x20000014

08006498 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006498:	b480      	push	{r7}
 800649a:	b087      	sub	sp, #28
 800649c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800649e:	4b2c      	ldr	r3, [pc, #176]	; (8006550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f003 030c 	and.w	r3, r3, #12
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	d102      	bne.n	80064b0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80064aa:	4b2a      	ldr	r3, [pc, #168]	; (8006554 <HAL_RCC_GetSysClockFreq+0xbc>)
 80064ac:	613b      	str	r3, [r7, #16]
 80064ae:	e047      	b.n	8006540 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80064b0:	4b27      	ldr	r3, [pc, #156]	; (8006550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f003 030c 	and.w	r3, r3, #12
 80064b8:	2b08      	cmp	r3, #8
 80064ba:	d102      	bne.n	80064c2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80064bc:	4b26      	ldr	r3, [pc, #152]	; (8006558 <HAL_RCC_GetSysClockFreq+0xc0>)
 80064be:	613b      	str	r3, [r7, #16]
 80064c0:	e03e      	b.n	8006540 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80064c2:	4b23      	ldr	r3, [pc, #140]	; (8006550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	f003 030c 	and.w	r3, r3, #12
 80064ca:	2b0c      	cmp	r3, #12
 80064cc:	d136      	bne.n	800653c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80064ce:	4b20      	ldr	r3, [pc, #128]	; (8006550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	f003 0303 	and.w	r3, r3, #3
 80064d6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80064d8:	4b1d      	ldr	r3, [pc, #116]	; (8006550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	091b      	lsrs	r3, r3, #4
 80064de:	f003 030f 	and.w	r3, r3, #15
 80064e2:	3301      	adds	r3, #1
 80064e4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2b03      	cmp	r3, #3
 80064ea:	d10c      	bne.n	8006506 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80064ec:	4a1a      	ldr	r2, [pc, #104]	; (8006558 <HAL_RCC_GetSysClockFreq+0xc0>)
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f4:	4a16      	ldr	r2, [pc, #88]	; (8006550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80064f6:	68d2      	ldr	r2, [r2, #12]
 80064f8:	0a12      	lsrs	r2, r2, #8
 80064fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80064fe:	fb02 f303 	mul.w	r3, r2, r3
 8006502:	617b      	str	r3, [r7, #20]
      break;
 8006504:	e00c      	b.n	8006520 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006506:	4a13      	ldr	r2, [pc, #76]	; (8006554 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	fbb2 f3f3 	udiv	r3, r2, r3
 800650e:	4a10      	ldr	r2, [pc, #64]	; (8006550 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006510:	68d2      	ldr	r2, [r2, #12]
 8006512:	0a12      	lsrs	r2, r2, #8
 8006514:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006518:	fb02 f303 	mul.w	r3, r2, r3
 800651c:	617b      	str	r3, [r7, #20]
      break;
 800651e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006520:	4b0b      	ldr	r3, [pc, #44]	; (8006550 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	0e5b      	lsrs	r3, r3, #25
 8006526:	f003 0303 	and.w	r3, r3, #3
 800652a:	3301      	adds	r3, #1
 800652c:	005b      	lsls	r3, r3, #1
 800652e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	fbb2 f3f3 	udiv	r3, r2, r3
 8006538:	613b      	str	r3, [r7, #16]
 800653a:	e001      	b.n	8006540 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800653c:	2300      	movs	r3, #0
 800653e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006540:	693b      	ldr	r3, [r7, #16]
}
 8006542:	4618      	mov	r0, r3
 8006544:	371c      	adds	r7, #28
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	40021000 	.word	0x40021000
 8006554:	00f42400 	.word	0x00f42400
 8006558:	007a1200 	.word	0x007a1200

0800655c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800655c:	b480      	push	{r7}
 800655e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006560:	4b03      	ldr	r3, [pc, #12]	; (8006570 <HAL_RCC_GetHCLKFreq+0x14>)
 8006562:	681b      	ldr	r3, [r3, #0]
}
 8006564:	4618      	mov	r0, r3
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr
 800656e:	bf00      	nop
 8006570:	20000010 	.word	0x20000010

08006574 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006578:	f7ff fff0 	bl	800655c <HAL_RCC_GetHCLKFreq>
 800657c:	4602      	mov	r2, r0
 800657e:	4b06      	ldr	r3, [pc, #24]	; (8006598 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	0a1b      	lsrs	r3, r3, #8
 8006584:	f003 0307 	and.w	r3, r3, #7
 8006588:	4904      	ldr	r1, [pc, #16]	; (800659c <HAL_RCC_GetPCLK1Freq+0x28>)
 800658a:	5ccb      	ldrb	r3, [r1, r3]
 800658c:	f003 031f 	and.w	r3, r3, #31
 8006590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006594:	4618      	mov	r0, r3
 8006596:	bd80      	pop	{r7, pc}
 8006598:	40021000 	.word	0x40021000
 800659c:	0800dd20 	.word	0x0800dd20

080065a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80065a4:	f7ff ffda 	bl	800655c <HAL_RCC_GetHCLKFreq>
 80065a8:	4602      	mov	r2, r0
 80065aa:	4b06      	ldr	r3, [pc, #24]	; (80065c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	0adb      	lsrs	r3, r3, #11
 80065b0:	f003 0307 	and.w	r3, r3, #7
 80065b4:	4904      	ldr	r1, [pc, #16]	; (80065c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80065b6:	5ccb      	ldrb	r3, [r1, r3]
 80065b8:	f003 031f 	and.w	r3, r3, #31
 80065bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	40021000 	.word	0x40021000
 80065c8:	0800dd20 	.word	0x0800dd20

080065cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80065d2:	4b1e      	ldr	r3, [pc, #120]	; (800664c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	f003 0303 	and.w	r3, r3, #3
 80065da:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80065dc:	4b1b      	ldr	r3, [pc, #108]	; (800664c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	091b      	lsrs	r3, r3, #4
 80065e2:	f003 030f 	and.w	r3, r3, #15
 80065e6:	3301      	adds	r3, #1
 80065e8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	2b03      	cmp	r3, #3
 80065ee:	d10c      	bne.n	800660a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80065f0:	4a17      	ldr	r2, [pc, #92]	; (8006650 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80065f8:	4a14      	ldr	r2, [pc, #80]	; (800664c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80065fa:	68d2      	ldr	r2, [r2, #12]
 80065fc:	0a12      	lsrs	r2, r2, #8
 80065fe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006602:	fb02 f303 	mul.w	r3, r2, r3
 8006606:	617b      	str	r3, [r7, #20]
    break;
 8006608:	e00c      	b.n	8006624 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800660a:	4a12      	ldr	r2, [pc, #72]	; (8006654 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006612:	4a0e      	ldr	r2, [pc, #56]	; (800664c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006614:	68d2      	ldr	r2, [r2, #12]
 8006616:	0a12      	lsrs	r2, r2, #8
 8006618:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800661c:	fb02 f303 	mul.w	r3, r2, r3
 8006620:	617b      	str	r3, [r7, #20]
    break;
 8006622:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006624:	4b09      	ldr	r3, [pc, #36]	; (800664c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	0e5b      	lsrs	r3, r3, #25
 800662a:	f003 0303 	and.w	r3, r3, #3
 800662e:	3301      	adds	r3, #1
 8006630:	005b      	lsls	r3, r3, #1
 8006632:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006634:	697a      	ldr	r2, [r7, #20]
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	fbb2 f3f3 	udiv	r3, r2, r3
 800663c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800663e:	687b      	ldr	r3, [r7, #4]
}
 8006640:	4618      	mov	r0, r3
 8006642:	371c      	adds	r7, #28
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr
 800664c:	40021000 	.word	0x40021000
 8006650:	007a1200 	.word	0x007a1200
 8006654:	00f42400 	.word	0x00f42400

08006658 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b086      	sub	sp, #24
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006660:	2300      	movs	r3, #0
 8006662:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006664:	2300      	movs	r3, #0
 8006666:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006670:	2b00      	cmp	r3, #0
 8006672:	f000 8098 	beq.w	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006676:	2300      	movs	r3, #0
 8006678:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800667a:	4b43      	ldr	r3, [pc, #268]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800667c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800667e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d10d      	bne.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006686:	4b40      	ldr	r3, [pc, #256]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800668a:	4a3f      	ldr	r2, [pc, #252]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800668c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006690:	6593      	str	r3, [r2, #88]	; 0x58
 8006692:	4b3d      	ldr	r3, [pc, #244]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800669a:	60bb      	str	r3, [r7, #8]
 800669c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800669e:	2301      	movs	r3, #1
 80066a0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80066a2:	4b3a      	ldr	r3, [pc, #232]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a39      	ldr	r2, [pc, #228]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80066a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80066ae:	f7fb fe99 	bl	80023e4 <HAL_GetTick>
 80066b2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066b4:	e009      	b.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066b6:	f7fb fe95 	bl	80023e4 <HAL_GetTick>
 80066ba:	4602      	mov	r2, r0
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	1ad3      	subs	r3, r2, r3
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	d902      	bls.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80066c4:	2303      	movs	r3, #3
 80066c6:	74fb      	strb	r3, [r7, #19]
        break;
 80066c8:	e005      	b.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066ca:	4b30      	ldr	r3, [pc, #192]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d0ef      	beq.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80066d6:	7cfb      	ldrb	r3, [r7, #19]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d159      	bne.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80066dc:	4b2a      	ldr	r3, [pc, #168]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80066de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066e6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d01e      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f2:	697a      	ldr	r2, [r7, #20]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d019      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80066f8:	4b23      	ldr	r3, [pc, #140]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80066fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006702:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006704:	4b20      	ldr	r3, [pc, #128]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800670a:	4a1f      	ldr	r2, [pc, #124]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800670c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006710:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006714:	4b1c      	ldr	r3, [pc, #112]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800671a:	4a1b      	ldr	r2, [pc, #108]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800671c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006720:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006724:	4a18      	ldr	r2, [pc, #96]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b00      	cmp	r3, #0
 8006734:	d016      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006736:	f7fb fe55 	bl	80023e4 <HAL_GetTick>
 800673a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800673c:	e00b      	b.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800673e:	f7fb fe51 	bl	80023e4 <HAL_GetTick>
 8006742:	4602      	mov	r2, r0
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	1ad3      	subs	r3, r2, r3
 8006748:	f241 3288 	movw	r2, #5000	; 0x1388
 800674c:	4293      	cmp	r3, r2
 800674e:	d902      	bls.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006750:	2303      	movs	r3, #3
 8006752:	74fb      	strb	r3, [r7, #19]
            break;
 8006754:	e006      	b.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006756:	4b0c      	ldr	r3, [pc, #48]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006758:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800675c:	f003 0302 	and.w	r3, r3, #2
 8006760:	2b00      	cmp	r3, #0
 8006762:	d0ec      	beq.n	800673e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006764:	7cfb      	ldrb	r3, [r7, #19]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10b      	bne.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800676a:	4b07      	ldr	r3, [pc, #28]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800676c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006770:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006778:	4903      	ldr	r1, [pc, #12]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800677a:	4313      	orrs	r3, r2
 800677c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006780:	e008      	b.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006782:	7cfb      	ldrb	r3, [r7, #19]
 8006784:	74bb      	strb	r3, [r7, #18]
 8006786:	e005      	b.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006788:	40021000 	.word	0x40021000
 800678c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006790:	7cfb      	ldrb	r3, [r7, #19]
 8006792:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006794:	7c7b      	ldrb	r3, [r7, #17]
 8006796:	2b01      	cmp	r3, #1
 8006798:	d105      	bne.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800679a:	4ba6      	ldr	r3, [pc, #664]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800679c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800679e:	4aa5      	ldr	r2, [pc, #660]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067a4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 0301 	and.w	r3, r3, #1
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00a      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80067b2:	4ba0      	ldr	r3, [pc, #640]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067b8:	f023 0203 	bic.w	r2, r3, #3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	499c      	ldr	r1, [pc, #624]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067c2:	4313      	orrs	r3, r2
 80067c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f003 0302 	and.w	r3, r3, #2
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00a      	beq.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80067d4:	4b97      	ldr	r3, [pc, #604]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067da:	f023 020c 	bic.w	r2, r3, #12
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	4994      	ldr	r1, [pc, #592]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067e4:	4313      	orrs	r3, r2
 80067e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0304 	and.w	r3, r3, #4
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00a      	beq.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80067f6:	4b8f      	ldr	r3, [pc, #572]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067fc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	498b      	ldr	r1, [pc, #556]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006806:	4313      	orrs	r3, r2
 8006808:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 0308 	and.w	r3, r3, #8
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00a      	beq.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006818:	4b86      	ldr	r3, [pc, #536]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800681a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800681e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	4983      	ldr	r1, [pc, #524]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006828:	4313      	orrs	r3, r2
 800682a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0320 	and.w	r3, r3, #32
 8006836:	2b00      	cmp	r3, #0
 8006838:	d00a      	beq.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800683a:	4b7e      	ldr	r3, [pc, #504]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800683c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006840:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	695b      	ldr	r3, [r3, #20]
 8006848:	497a      	ldr	r1, [pc, #488]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800684a:	4313      	orrs	r3, r2
 800684c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006858:	2b00      	cmp	r3, #0
 800685a:	d00a      	beq.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800685c:	4b75      	ldr	r3, [pc, #468]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800685e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006862:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	699b      	ldr	r3, [r3, #24]
 800686a:	4972      	ldr	r1, [pc, #456]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800686c:	4313      	orrs	r3, r2
 800686e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800687a:	2b00      	cmp	r3, #0
 800687c:	d00a      	beq.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800687e:	4b6d      	ldr	r3, [pc, #436]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006884:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	69db      	ldr	r3, [r3, #28]
 800688c:	4969      	ldr	r1, [pc, #420]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800688e:	4313      	orrs	r3, r2
 8006890:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800689c:	2b00      	cmp	r3, #0
 800689e:	d00a      	beq.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80068a0:	4b64      	ldr	r3, [pc, #400]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
 80068ae:	4961      	ldr	r1, [pc, #388]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068b0:	4313      	orrs	r3, r2
 80068b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00a      	beq.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80068c2:	4b5c      	ldr	r3, [pc, #368]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d0:	4958      	ldr	r1, [pc, #352]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068d2:	4313      	orrs	r3, r2
 80068d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d015      	beq.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80068e4:	4b53      	ldr	r3, [pc, #332]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f2:	4950      	ldr	r1, [pc, #320]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068f4:	4313      	orrs	r3, r2
 80068f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006902:	d105      	bne.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006904:	4b4b      	ldr	r3, [pc, #300]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006906:	68db      	ldr	r3, [r3, #12]
 8006908:	4a4a      	ldr	r2, [pc, #296]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800690a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800690e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006918:	2b00      	cmp	r3, #0
 800691a:	d015      	beq.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800691c:	4b45      	ldr	r3, [pc, #276]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800691e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006922:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692a:	4942      	ldr	r1, [pc, #264]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800692c:	4313      	orrs	r3, r2
 800692e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006936:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800693a:	d105      	bne.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800693c:	4b3d      	ldr	r3, [pc, #244]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	4a3c      	ldr	r2, [pc, #240]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006942:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006946:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d015      	beq.n	8006980 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006954:	4b37      	ldr	r3, [pc, #220]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006956:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800695a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006962:	4934      	ldr	r1, [pc, #208]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006964:	4313      	orrs	r3, r2
 8006966:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800696e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006972:	d105      	bne.n	8006980 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006974:	4b2f      	ldr	r3, [pc, #188]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006976:	68db      	ldr	r3, [r3, #12]
 8006978:	4a2e      	ldr	r2, [pc, #184]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800697a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800697e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006988:	2b00      	cmp	r3, #0
 800698a:	d015      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800698c:	4b29      	ldr	r3, [pc, #164]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800698e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006992:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800699a:	4926      	ldr	r1, [pc, #152]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800699c:	4313      	orrs	r3, r2
 800699e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80069aa:	d105      	bne.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069ac:	4b21      	ldr	r3, [pc, #132]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	4a20      	ldr	r2, [pc, #128]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80069b6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d015      	beq.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80069c4:	4b1b      	ldr	r3, [pc, #108]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069d2:	4918      	ldr	r1, [pc, #96]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069d4:	4313      	orrs	r3, r2
 80069d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80069e2:	d105      	bne.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069e4:	4b13      	ldr	r3, [pc, #76]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	4a12      	ldr	r2, [pc, #72]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80069ee:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d015      	beq.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80069fc:	4b0d      	ldr	r3, [pc, #52]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80069fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a02:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a0a:	490a      	ldr	r1, [pc, #40]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006a1a:	d105      	bne.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006a1c:	4b05      	ldr	r3, [pc, #20]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	4a04      	ldr	r2, [pc, #16]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006a22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a26:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006a28:	7cbb      	ldrb	r3, [r7, #18]
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3718      	adds	r7, #24
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop
 8006a34:	40021000 	.word	0x40021000

08006a38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d101      	bne.n	8006a4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e049      	b.n	8006ade <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d106      	bne.n	8006a64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f7fb fb5c 	bl	800211c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2202      	movs	r2, #2
 8006a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681a      	ldr	r2, [r3, #0]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	3304      	adds	r3, #4
 8006a74:	4619      	mov	r1, r3
 8006a76:	4610      	mov	r0, r2
 8006a78:	f000 f9ec 	bl	8006e54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2201      	movs	r2, #1
 8006ad0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006adc:	2300      	movs	r3, #0
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3708      	adds	r7, #8
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
	...

08006ae8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b085      	sub	sp, #20
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d001      	beq.n	8006b00 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e042      	b.n	8006b86 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2202      	movs	r2, #2
 8006b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a21      	ldr	r2, [pc, #132]	; (8006b94 <HAL_TIM_Base_Start+0xac>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d018      	beq.n	8006b44 <HAL_TIM_Base_Start+0x5c>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b1a:	d013      	beq.n	8006b44 <HAL_TIM_Base_Start+0x5c>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a1d      	ldr	r2, [pc, #116]	; (8006b98 <HAL_TIM_Base_Start+0xb0>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d00e      	beq.n	8006b44 <HAL_TIM_Base_Start+0x5c>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a1c      	ldr	r2, [pc, #112]	; (8006b9c <HAL_TIM_Base_Start+0xb4>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d009      	beq.n	8006b44 <HAL_TIM_Base_Start+0x5c>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a1a      	ldr	r2, [pc, #104]	; (8006ba0 <HAL_TIM_Base_Start+0xb8>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d004      	beq.n	8006b44 <HAL_TIM_Base_Start+0x5c>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a19      	ldr	r2, [pc, #100]	; (8006ba4 <HAL_TIM_Base_Start+0xbc>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d115      	bne.n	8006b70 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	689a      	ldr	r2, [r3, #8]
 8006b4a:	4b17      	ldr	r3, [pc, #92]	; (8006ba8 <HAL_TIM_Base_Start+0xc0>)
 8006b4c:	4013      	ands	r3, r2
 8006b4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2b06      	cmp	r3, #6
 8006b54:	d015      	beq.n	8006b82 <HAL_TIM_Base_Start+0x9a>
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b5c:	d011      	beq.n	8006b82 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f042 0201 	orr.w	r2, r2, #1
 8006b6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b6e:	e008      	b.n	8006b82 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f042 0201 	orr.w	r2, r2, #1
 8006b7e:	601a      	str	r2, [r3, #0]
 8006b80:	e000      	b.n	8006b84 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3714      	adds	r7, #20
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	40012c00 	.word	0x40012c00
 8006b98:	40000400 	.word	0x40000400
 8006b9c:	40000800 	.word	0x40000800
 8006ba0:	40013400 	.word	0x40013400
 8006ba4:	40014000 	.word	0x40014000
 8006ba8:	00010007 	.word	0x00010007

08006bac <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d101      	bne.n	8006bc0 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e041      	b.n	8006c44 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d106      	bne.n	8006bda <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 f839 	bl	8006c4c <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2202      	movs	r2, #2
 8006bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	3304      	adds	r3, #4
 8006bea:	4619      	mov	r1, r3
 8006bec:	4610      	mov	r0, r2
 8006bee:	f000 f931 	bl	8006e54 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f022 0208 	bic.w	r2, r2, #8
 8006c00:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	6819      	ldr	r1, [r3, #0]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	683a      	ldr	r2, [r7, #0]
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2201      	movs	r2, #1
 8006c16:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2201      	movs	r2, #1
 8006c26:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c42:	2300      	movs	r3, #0
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3708      	adds	r7, #8
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}

08006c4c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b083      	sub	sp, #12
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8006c54:	bf00      	nop
 8006c56:	370c      	adds	r7, #12
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr

08006c60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b084      	sub	sp, #16
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d101      	bne.n	8006c7c <HAL_TIM_ConfigClockSource+0x1c>
 8006c78:	2302      	movs	r3, #2
 8006c7a:	e0de      	b.n	8006e3a <HAL_TIM_ConfigClockSource+0x1da>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2202      	movs	r2, #2
 8006c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006c9a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ca6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	68ba      	ldr	r2, [r7, #8]
 8006cae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a63      	ldr	r2, [pc, #396]	; (8006e44 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	f000 80a9 	beq.w	8006e0e <HAL_TIM_ConfigClockSource+0x1ae>
 8006cbc:	4a61      	ldr	r2, [pc, #388]	; (8006e44 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	f200 80ae 	bhi.w	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006cc4:	4a60      	ldr	r2, [pc, #384]	; (8006e48 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	f000 80a1 	beq.w	8006e0e <HAL_TIM_ConfigClockSource+0x1ae>
 8006ccc:	4a5e      	ldr	r2, [pc, #376]	; (8006e48 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	f200 80a6 	bhi.w	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006cd4:	4a5d      	ldr	r2, [pc, #372]	; (8006e4c <HAL_TIM_ConfigClockSource+0x1ec>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	f000 8099 	beq.w	8006e0e <HAL_TIM_ConfigClockSource+0x1ae>
 8006cdc:	4a5b      	ldr	r2, [pc, #364]	; (8006e4c <HAL_TIM_ConfigClockSource+0x1ec>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	f200 809e 	bhi.w	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006ce4:	4a5a      	ldr	r2, [pc, #360]	; (8006e50 <HAL_TIM_ConfigClockSource+0x1f0>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	f000 8091 	beq.w	8006e0e <HAL_TIM_ConfigClockSource+0x1ae>
 8006cec:	4a58      	ldr	r2, [pc, #352]	; (8006e50 <HAL_TIM_ConfigClockSource+0x1f0>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	f200 8096 	bhi.w	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006cf4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006cf8:	f000 8089 	beq.w	8006e0e <HAL_TIM_ConfigClockSource+0x1ae>
 8006cfc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006d00:	f200 808e 	bhi.w	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006d04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d08:	d03e      	beq.n	8006d88 <HAL_TIM_ConfigClockSource+0x128>
 8006d0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d0e:	f200 8087 	bhi.w	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006d12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d16:	f000 8086 	beq.w	8006e26 <HAL_TIM_ConfigClockSource+0x1c6>
 8006d1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d1e:	d87f      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006d20:	2b70      	cmp	r3, #112	; 0x70
 8006d22:	d01a      	beq.n	8006d5a <HAL_TIM_ConfigClockSource+0xfa>
 8006d24:	2b70      	cmp	r3, #112	; 0x70
 8006d26:	d87b      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006d28:	2b60      	cmp	r3, #96	; 0x60
 8006d2a:	d050      	beq.n	8006dce <HAL_TIM_ConfigClockSource+0x16e>
 8006d2c:	2b60      	cmp	r3, #96	; 0x60
 8006d2e:	d877      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006d30:	2b50      	cmp	r3, #80	; 0x50
 8006d32:	d03c      	beq.n	8006dae <HAL_TIM_ConfigClockSource+0x14e>
 8006d34:	2b50      	cmp	r3, #80	; 0x50
 8006d36:	d873      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006d38:	2b40      	cmp	r3, #64	; 0x40
 8006d3a:	d058      	beq.n	8006dee <HAL_TIM_ConfigClockSource+0x18e>
 8006d3c:	2b40      	cmp	r3, #64	; 0x40
 8006d3e:	d86f      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006d40:	2b30      	cmp	r3, #48	; 0x30
 8006d42:	d064      	beq.n	8006e0e <HAL_TIM_ConfigClockSource+0x1ae>
 8006d44:	2b30      	cmp	r3, #48	; 0x30
 8006d46:	d86b      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006d48:	2b20      	cmp	r3, #32
 8006d4a:	d060      	beq.n	8006e0e <HAL_TIM_ConfigClockSource+0x1ae>
 8006d4c:	2b20      	cmp	r3, #32
 8006d4e:	d867      	bhi.n	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d05c      	beq.n	8006e0e <HAL_TIM_ConfigClockSource+0x1ae>
 8006d54:	2b10      	cmp	r3, #16
 8006d56:	d05a      	beq.n	8006e0e <HAL_TIM_ConfigClockSource+0x1ae>
 8006d58:	e062      	b.n	8006e20 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6818      	ldr	r0, [r3, #0]
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	6899      	ldr	r1, [r3, #8]
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	685a      	ldr	r2, [r3, #4]
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	f000 f97f 	bl	800706c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68ba      	ldr	r2, [r7, #8]
 8006d84:	609a      	str	r2, [r3, #8]
      break;
 8006d86:	e04f      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6818      	ldr	r0, [r3, #0]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	6899      	ldr	r1, [r3, #8]
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	685a      	ldr	r2, [r3, #4]
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	f000 f968 	bl	800706c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689a      	ldr	r2, [r3, #8]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006daa:	609a      	str	r2, [r3, #8]
      break;
 8006dac:	e03c      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6818      	ldr	r0, [r3, #0]
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	6859      	ldr	r1, [r3, #4]
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	461a      	mov	r2, r3
 8006dbc:	f000 f8da 	bl	8006f74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2150      	movs	r1, #80	; 0x50
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f000 f933 	bl	8007032 <TIM_ITRx_SetConfig>
      break;
 8006dcc:	e02c      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6818      	ldr	r0, [r3, #0]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	6859      	ldr	r1, [r3, #4]
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	68db      	ldr	r3, [r3, #12]
 8006dda:	461a      	mov	r2, r3
 8006ddc:	f000 f8f9 	bl	8006fd2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	2160      	movs	r1, #96	; 0x60
 8006de6:	4618      	mov	r0, r3
 8006de8:	f000 f923 	bl	8007032 <TIM_ITRx_SetConfig>
      break;
 8006dec:	e01c      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6818      	ldr	r0, [r3, #0]
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	6859      	ldr	r1, [r3, #4]
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	f000 f8ba 	bl	8006f74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	2140      	movs	r1, #64	; 0x40
 8006e06:	4618      	mov	r0, r3
 8006e08:	f000 f913 	bl	8007032 <TIM_ITRx_SetConfig>
      break;
 8006e0c:	e00c      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4619      	mov	r1, r3
 8006e18:	4610      	mov	r0, r2
 8006e1a:	f000 f90a 	bl	8007032 <TIM_ITRx_SetConfig>
      break;
 8006e1e:	e003      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	73fb      	strb	r3, [r7, #15]
      break;
 8006e24:	e000      	b.n	8006e28 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8006e26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	00100070 	.word	0x00100070
 8006e48:	00100040 	.word	0x00100040
 8006e4c:	00100030 	.word	0x00100030
 8006e50:	00100020 	.word	0x00100020

08006e54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b085      	sub	sp, #20
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4a3c      	ldr	r2, [pc, #240]	; (8006f58 <TIM_Base_SetConfig+0x104>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d00f      	beq.n	8006e8c <TIM_Base_SetConfig+0x38>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e72:	d00b      	beq.n	8006e8c <TIM_Base_SetConfig+0x38>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a39      	ldr	r2, [pc, #228]	; (8006f5c <TIM_Base_SetConfig+0x108>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d007      	beq.n	8006e8c <TIM_Base_SetConfig+0x38>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a38      	ldr	r2, [pc, #224]	; (8006f60 <TIM_Base_SetConfig+0x10c>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d003      	beq.n	8006e8c <TIM_Base_SetConfig+0x38>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	4a37      	ldr	r2, [pc, #220]	; (8006f64 <TIM_Base_SetConfig+0x110>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d108      	bne.n	8006e9e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	68fa      	ldr	r2, [r7, #12]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a2d      	ldr	r2, [pc, #180]	; (8006f58 <TIM_Base_SetConfig+0x104>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d01b      	beq.n	8006ede <TIM_Base_SetConfig+0x8a>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eac:	d017      	beq.n	8006ede <TIM_Base_SetConfig+0x8a>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a2a      	ldr	r2, [pc, #168]	; (8006f5c <TIM_Base_SetConfig+0x108>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d013      	beq.n	8006ede <TIM_Base_SetConfig+0x8a>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a29      	ldr	r2, [pc, #164]	; (8006f60 <TIM_Base_SetConfig+0x10c>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d00f      	beq.n	8006ede <TIM_Base_SetConfig+0x8a>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a28      	ldr	r2, [pc, #160]	; (8006f64 <TIM_Base_SetConfig+0x110>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d00b      	beq.n	8006ede <TIM_Base_SetConfig+0x8a>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a27      	ldr	r2, [pc, #156]	; (8006f68 <TIM_Base_SetConfig+0x114>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d007      	beq.n	8006ede <TIM_Base_SetConfig+0x8a>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a26      	ldr	r2, [pc, #152]	; (8006f6c <TIM_Base_SetConfig+0x118>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d003      	beq.n	8006ede <TIM_Base_SetConfig+0x8a>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a25      	ldr	r2, [pc, #148]	; (8006f70 <TIM_Base_SetConfig+0x11c>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d108      	bne.n	8006ef0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ee4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	689a      	ldr	r2, [r3, #8]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4a10      	ldr	r2, [pc, #64]	; (8006f58 <TIM_Base_SetConfig+0x104>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d00f      	beq.n	8006f3c <TIM_Base_SetConfig+0xe8>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	4a11      	ldr	r2, [pc, #68]	; (8006f64 <TIM_Base_SetConfig+0x110>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d00b      	beq.n	8006f3c <TIM_Base_SetConfig+0xe8>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a10      	ldr	r2, [pc, #64]	; (8006f68 <TIM_Base_SetConfig+0x114>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d007      	beq.n	8006f3c <TIM_Base_SetConfig+0xe8>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a0f      	ldr	r2, [pc, #60]	; (8006f6c <TIM_Base_SetConfig+0x118>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d003      	beq.n	8006f3c <TIM_Base_SetConfig+0xe8>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a0e      	ldr	r2, [pc, #56]	; (8006f70 <TIM_Base_SetConfig+0x11c>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d103      	bne.n	8006f44 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	691a      	ldr	r2, [r3, #16]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	615a      	str	r2, [r3, #20]
}
 8006f4a:	bf00      	nop
 8006f4c:	3714      	adds	r7, #20
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr
 8006f56:	bf00      	nop
 8006f58:	40012c00 	.word	0x40012c00
 8006f5c:	40000400 	.word	0x40000400
 8006f60:	40000800 	.word	0x40000800
 8006f64:	40013400 	.word	0x40013400
 8006f68:	40014000 	.word	0x40014000
 8006f6c:	40014400 	.word	0x40014400
 8006f70:	40014800 	.word	0x40014800

08006f74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b087      	sub	sp, #28
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6a1b      	ldr	r3, [r3, #32]
 8006f84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	f023 0201 	bic.w	r2, r3, #1
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	011b      	lsls	r3, r3, #4
 8006fa4:	693a      	ldr	r2, [r7, #16]
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	f023 030a 	bic.w	r3, r3, #10
 8006fb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	693a      	ldr	r2, [r7, #16]
 8006fbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	697a      	ldr	r2, [r7, #20]
 8006fc4:	621a      	str	r2, [r3, #32]
}
 8006fc6:	bf00      	nop
 8006fc8:	371c      	adds	r7, #28
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr

08006fd2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fd2:	b480      	push	{r7}
 8006fd4:	b087      	sub	sp, #28
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	60f8      	str	r0, [r7, #12]
 8006fda:	60b9      	str	r1, [r7, #8]
 8006fdc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6a1b      	ldr	r3, [r3, #32]
 8006fe2:	f023 0210 	bic.w	r2, r3, #16
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	699b      	ldr	r3, [r3, #24]
 8006fee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6a1b      	ldr	r3, [r3, #32]
 8006ff4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ffc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	031b      	lsls	r3, r3, #12
 8007002:	697a      	ldr	r2, [r7, #20]
 8007004:	4313      	orrs	r3, r2
 8007006:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800700e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	011b      	lsls	r3, r3, #4
 8007014:	693a      	ldr	r2, [r7, #16]
 8007016:	4313      	orrs	r3, r2
 8007018:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	697a      	ldr	r2, [r7, #20]
 800701e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	693a      	ldr	r2, [r7, #16]
 8007024:	621a      	str	r2, [r3, #32]
}
 8007026:	bf00      	nop
 8007028:	371c      	adds	r7, #28
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr

08007032 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007032:	b480      	push	{r7}
 8007034:	b085      	sub	sp, #20
 8007036:	af00      	add	r7, sp, #0
 8007038:	6078      	str	r0, [r7, #4]
 800703a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007048:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800704c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800704e:	683a      	ldr	r2, [r7, #0]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	4313      	orrs	r3, r2
 8007054:	f043 0307 	orr.w	r3, r3, #7
 8007058:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	609a      	str	r2, [r3, #8]
}
 8007060:	bf00      	nop
 8007062:	3714      	adds	r7, #20
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800706c:	b480      	push	{r7}
 800706e:	b087      	sub	sp, #28
 8007070:	af00      	add	r7, sp, #0
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	607a      	str	r2, [r7, #4]
 8007078:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	689b      	ldr	r3, [r3, #8]
 800707e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007086:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	021a      	lsls	r2, r3, #8
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	431a      	orrs	r2, r3
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	4313      	orrs	r3, r2
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	4313      	orrs	r3, r2
 8007098:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	697a      	ldr	r2, [r7, #20]
 800709e:	609a      	str	r2, [r3, #8]
}
 80070a0:	bf00      	nop
 80070a2:	371c      	adds	r7, #28
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b085      	sub	sp, #20
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d101      	bne.n	80070c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070c0:	2302      	movs	r3, #2
 80070c2:	e065      	b.n	8007190 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2202      	movs	r2, #2
 80070d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a2c      	ldr	r2, [pc, #176]	; (800719c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d004      	beq.n	80070f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a2b      	ldr	r2, [pc, #172]	; (80071a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d108      	bne.n	800710a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80070fe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	4313      	orrs	r3, r2
 8007108:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007110:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007114:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	68fa      	ldr	r2, [r7, #12]
 800711c:	4313      	orrs	r3, r2
 800711e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68fa      	ldr	r2, [r7, #12]
 8007126:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a1b      	ldr	r2, [pc, #108]	; (800719c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d018      	beq.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800713a:	d013      	beq.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a18      	ldr	r2, [pc, #96]	; (80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d00e      	beq.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a17      	ldr	r2, [pc, #92]	; (80071a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d009      	beq.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a12      	ldr	r2, [pc, #72]	; (80071a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d004      	beq.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a13      	ldr	r2, [pc, #76]	; (80071ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d10c      	bne.n	800717e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800716a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	68ba      	ldr	r2, [r7, #8]
 8007172:	4313      	orrs	r3, r2
 8007174:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68ba      	ldr	r2, [r7, #8]
 800717c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2201      	movs	r2, #1
 8007182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800718e:	2300      	movs	r3, #0
}
 8007190:	4618      	mov	r0, r3
 8007192:	3714      	adds	r7, #20
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr
 800719c:	40012c00 	.word	0x40012c00
 80071a0:	40013400 	.word	0x40013400
 80071a4:	40000400 	.word	0x40000400
 80071a8:	40000800 	.word	0x40000800
 80071ac:	40014000 	.word	0x40014000

080071b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b082      	sub	sp, #8
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d101      	bne.n	80071c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e042      	b.n	8007248 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d106      	bne.n	80071da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f7fb f81f 	bl	8002218 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2224      	movs	r2, #36	; 0x24
 80071de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f022 0201 	bic.w	r2, r2, #1
 80071f0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 f8c2 	bl	800737c <UART_SetConfig>
 80071f8:	4603      	mov	r3, r0
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	d101      	bne.n	8007202 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e022      	b.n	8007248 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007206:	2b00      	cmp	r3, #0
 8007208:	d002      	beq.n	8007210 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f000 fb82 	bl	8007914 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	685a      	ldr	r2, [r3, #4]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800721e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	689a      	ldr	r2, [r3, #8]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800722e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f042 0201 	orr.w	r2, r2, #1
 800723e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f000 fc09 	bl	8007a58 <UART_CheckIdleState>
 8007246:	4603      	mov	r3, r0
}
 8007248:	4618      	mov	r0, r3
 800724a:	3708      	adds	r7, #8
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}

08007250 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b08a      	sub	sp, #40	; 0x28
 8007254:	af02      	add	r7, sp, #8
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	60b9      	str	r1, [r7, #8]
 800725a:	603b      	str	r3, [r7, #0]
 800725c:	4613      	mov	r3, r2
 800725e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007266:	2b20      	cmp	r3, #32
 8007268:	f040 8083 	bne.w	8007372 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d002      	beq.n	8007278 <HAL_UART_Transmit+0x28>
 8007272:	88fb      	ldrh	r3, [r7, #6]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d101      	bne.n	800727c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007278:	2301      	movs	r3, #1
 800727a:	e07b      	b.n	8007374 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007282:	2b01      	cmp	r3, #1
 8007284:	d101      	bne.n	800728a <HAL_UART_Transmit+0x3a>
 8007286:	2302      	movs	r3, #2
 8007288:	e074      	b.n	8007374 <HAL_UART_Transmit+0x124>
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2200      	movs	r2, #0
 8007296:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2221      	movs	r2, #33	; 0x21
 800729e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80072a2:	f7fb f89f 	bl	80023e4 <HAL_GetTick>
 80072a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	88fa      	ldrh	r2, [r7, #6]
 80072ac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	88fa      	ldrh	r2, [r7, #6]
 80072b4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072c0:	d108      	bne.n	80072d4 <HAL_UART_Transmit+0x84>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d104      	bne.n	80072d4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80072ca:	2300      	movs	r3, #0
 80072cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	61bb      	str	r3, [r7, #24]
 80072d2:	e003      	b.n	80072dc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80072d8:	2300      	movs	r3, #0
 80072da:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80072e4:	e02c      	b.n	8007340 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	9300      	str	r3, [sp, #0]
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	2200      	movs	r2, #0
 80072ee:	2180      	movs	r1, #128	; 0x80
 80072f0:	68f8      	ldr	r0, [r7, #12]
 80072f2:	f000 fbfc 	bl	8007aee <UART_WaitOnFlagUntilTimeout>
 80072f6:	4603      	mov	r3, r0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d001      	beq.n	8007300 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80072fc:	2303      	movs	r3, #3
 80072fe:	e039      	b.n	8007374 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d10b      	bne.n	800731e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007306:	69bb      	ldr	r3, [r7, #24]
 8007308:	881b      	ldrh	r3, [r3, #0]
 800730a:	461a      	mov	r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007314:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	3302      	adds	r3, #2
 800731a:	61bb      	str	r3, [r7, #24]
 800731c:	e007      	b.n	800732e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	781a      	ldrb	r2, [r3, #0]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	3301      	adds	r3, #1
 800732c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007334:	b29b      	uxth	r3, r3
 8007336:	3b01      	subs	r3, #1
 8007338:	b29a      	uxth	r2, r3
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007346:	b29b      	uxth	r3, r3
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1cc      	bne.n	80072e6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	2200      	movs	r2, #0
 8007354:	2140      	movs	r1, #64	; 0x40
 8007356:	68f8      	ldr	r0, [r7, #12]
 8007358:	f000 fbc9 	bl	8007aee <UART_WaitOnFlagUntilTimeout>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d001      	beq.n	8007366 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8007362:	2303      	movs	r3, #3
 8007364:	e006      	b.n	8007374 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2220      	movs	r2, #32
 800736a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800736e:	2300      	movs	r3, #0
 8007370:	e000      	b.n	8007374 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007372:	2302      	movs	r3, #2
  }
}
 8007374:	4618      	mov	r0, r3
 8007376:	3720      	adds	r7, #32
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800737c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007380:	b08c      	sub	sp, #48	; 0x30
 8007382:	af00      	add	r7, sp, #0
 8007384:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007386:	2300      	movs	r3, #0
 8007388:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	689a      	ldr	r2, [r3, #8]
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	691b      	ldr	r3, [r3, #16]
 8007394:	431a      	orrs	r2, r3
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	695b      	ldr	r3, [r3, #20]
 800739a:	431a      	orrs	r2, r3
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	69db      	ldr	r3, [r3, #28]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	4bab      	ldr	r3, [pc, #684]	; (8007658 <UART_SetConfig+0x2dc>)
 80073ac:	4013      	ands	r3, r2
 80073ae:	697a      	ldr	r2, [r7, #20]
 80073b0:	6812      	ldr	r2, [r2, #0]
 80073b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073b4:	430b      	orrs	r3, r1
 80073b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	68da      	ldr	r2, [r3, #12]
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	430a      	orrs	r2, r1
 80073cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	699b      	ldr	r3, [r3, #24]
 80073d2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4aa0      	ldr	r2, [pc, #640]	; (800765c <UART_SetConfig+0x2e0>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d004      	beq.n	80073e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	6a1b      	ldr	r3, [r3, #32]
 80073e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073e4:	4313      	orrs	r3, r2
 80073e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80073f2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80073f6:	697a      	ldr	r2, [r7, #20]
 80073f8:	6812      	ldr	r2, [r2, #0]
 80073fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073fc:	430b      	orrs	r3, r1
 80073fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007406:	f023 010f 	bic.w	r1, r3, #15
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	430a      	orrs	r2, r1
 8007414:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a91      	ldr	r2, [pc, #580]	; (8007660 <UART_SetConfig+0x2e4>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d125      	bne.n	800746c <UART_SetConfig+0xf0>
 8007420:	4b90      	ldr	r3, [pc, #576]	; (8007664 <UART_SetConfig+0x2e8>)
 8007422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007426:	f003 0303 	and.w	r3, r3, #3
 800742a:	2b03      	cmp	r3, #3
 800742c:	d81a      	bhi.n	8007464 <UART_SetConfig+0xe8>
 800742e:	a201      	add	r2, pc, #4	; (adr r2, 8007434 <UART_SetConfig+0xb8>)
 8007430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007434:	08007445 	.word	0x08007445
 8007438:	08007455 	.word	0x08007455
 800743c:	0800744d 	.word	0x0800744d
 8007440:	0800745d 	.word	0x0800745d
 8007444:	2301      	movs	r3, #1
 8007446:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800744a:	e0d6      	b.n	80075fa <UART_SetConfig+0x27e>
 800744c:	2302      	movs	r3, #2
 800744e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007452:	e0d2      	b.n	80075fa <UART_SetConfig+0x27e>
 8007454:	2304      	movs	r3, #4
 8007456:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800745a:	e0ce      	b.n	80075fa <UART_SetConfig+0x27e>
 800745c:	2308      	movs	r3, #8
 800745e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007462:	e0ca      	b.n	80075fa <UART_SetConfig+0x27e>
 8007464:	2310      	movs	r3, #16
 8007466:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800746a:	e0c6      	b.n	80075fa <UART_SetConfig+0x27e>
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a7d      	ldr	r2, [pc, #500]	; (8007668 <UART_SetConfig+0x2ec>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d138      	bne.n	80074e8 <UART_SetConfig+0x16c>
 8007476:	4b7b      	ldr	r3, [pc, #492]	; (8007664 <UART_SetConfig+0x2e8>)
 8007478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800747c:	f003 030c 	and.w	r3, r3, #12
 8007480:	2b0c      	cmp	r3, #12
 8007482:	d82d      	bhi.n	80074e0 <UART_SetConfig+0x164>
 8007484:	a201      	add	r2, pc, #4	; (adr r2, 800748c <UART_SetConfig+0x110>)
 8007486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800748a:	bf00      	nop
 800748c:	080074c1 	.word	0x080074c1
 8007490:	080074e1 	.word	0x080074e1
 8007494:	080074e1 	.word	0x080074e1
 8007498:	080074e1 	.word	0x080074e1
 800749c:	080074d1 	.word	0x080074d1
 80074a0:	080074e1 	.word	0x080074e1
 80074a4:	080074e1 	.word	0x080074e1
 80074a8:	080074e1 	.word	0x080074e1
 80074ac:	080074c9 	.word	0x080074c9
 80074b0:	080074e1 	.word	0x080074e1
 80074b4:	080074e1 	.word	0x080074e1
 80074b8:	080074e1 	.word	0x080074e1
 80074bc:	080074d9 	.word	0x080074d9
 80074c0:	2300      	movs	r3, #0
 80074c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074c6:	e098      	b.n	80075fa <UART_SetConfig+0x27e>
 80074c8:	2302      	movs	r3, #2
 80074ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074ce:	e094      	b.n	80075fa <UART_SetConfig+0x27e>
 80074d0:	2304      	movs	r3, #4
 80074d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074d6:	e090      	b.n	80075fa <UART_SetConfig+0x27e>
 80074d8:	2308      	movs	r3, #8
 80074da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074de:	e08c      	b.n	80075fa <UART_SetConfig+0x27e>
 80074e0:	2310      	movs	r3, #16
 80074e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074e6:	e088      	b.n	80075fa <UART_SetConfig+0x27e>
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a5f      	ldr	r2, [pc, #380]	; (800766c <UART_SetConfig+0x2f0>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d125      	bne.n	800753e <UART_SetConfig+0x1c2>
 80074f2:	4b5c      	ldr	r3, [pc, #368]	; (8007664 <UART_SetConfig+0x2e8>)
 80074f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80074fc:	2b30      	cmp	r3, #48	; 0x30
 80074fe:	d016      	beq.n	800752e <UART_SetConfig+0x1b2>
 8007500:	2b30      	cmp	r3, #48	; 0x30
 8007502:	d818      	bhi.n	8007536 <UART_SetConfig+0x1ba>
 8007504:	2b20      	cmp	r3, #32
 8007506:	d00a      	beq.n	800751e <UART_SetConfig+0x1a2>
 8007508:	2b20      	cmp	r3, #32
 800750a:	d814      	bhi.n	8007536 <UART_SetConfig+0x1ba>
 800750c:	2b00      	cmp	r3, #0
 800750e:	d002      	beq.n	8007516 <UART_SetConfig+0x19a>
 8007510:	2b10      	cmp	r3, #16
 8007512:	d008      	beq.n	8007526 <UART_SetConfig+0x1aa>
 8007514:	e00f      	b.n	8007536 <UART_SetConfig+0x1ba>
 8007516:	2300      	movs	r3, #0
 8007518:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800751c:	e06d      	b.n	80075fa <UART_SetConfig+0x27e>
 800751e:	2302      	movs	r3, #2
 8007520:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007524:	e069      	b.n	80075fa <UART_SetConfig+0x27e>
 8007526:	2304      	movs	r3, #4
 8007528:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800752c:	e065      	b.n	80075fa <UART_SetConfig+0x27e>
 800752e:	2308      	movs	r3, #8
 8007530:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007534:	e061      	b.n	80075fa <UART_SetConfig+0x27e>
 8007536:	2310      	movs	r3, #16
 8007538:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800753c:	e05d      	b.n	80075fa <UART_SetConfig+0x27e>
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a4b      	ldr	r2, [pc, #300]	; (8007670 <UART_SetConfig+0x2f4>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d125      	bne.n	8007594 <UART_SetConfig+0x218>
 8007548:	4b46      	ldr	r3, [pc, #280]	; (8007664 <UART_SetConfig+0x2e8>)
 800754a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800754e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007552:	2bc0      	cmp	r3, #192	; 0xc0
 8007554:	d016      	beq.n	8007584 <UART_SetConfig+0x208>
 8007556:	2bc0      	cmp	r3, #192	; 0xc0
 8007558:	d818      	bhi.n	800758c <UART_SetConfig+0x210>
 800755a:	2b80      	cmp	r3, #128	; 0x80
 800755c:	d00a      	beq.n	8007574 <UART_SetConfig+0x1f8>
 800755e:	2b80      	cmp	r3, #128	; 0x80
 8007560:	d814      	bhi.n	800758c <UART_SetConfig+0x210>
 8007562:	2b00      	cmp	r3, #0
 8007564:	d002      	beq.n	800756c <UART_SetConfig+0x1f0>
 8007566:	2b40      	cmp	r3, #64	; 0x40
 8007568:	d008      	beq.n	800757c <UART_SetConfig+0x200>
 800756a:	e00f      	b.n	800758c <UART_SetConfig+0x210>
 800756c:	2300      	movs	r3, #0
 800756e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007572:	e042      	b.n	80075fa <UART_SetConfig+0x27e>
 8007574:	2302      	movs	r3, #2
 8007576:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800757a:	e03e      	b.n	80075fa <UART_SetConfig+0x27e>
 800757c:	2304      	movs	r3, #4
 800757e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007582:	e03a      	b.n	80075fa <UART_SetConfig+0x27e>
 8007584:	2308      	movs	r3, #8
 8007586:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800758a:	e036      	b.n	80075fa <UART_SetConfig+0x27e>
 800758c:	2310      	movs	r3, #16
 800758e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007592:	e032      	b.n	80075fa <UART_SetConfig+0x27e>
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a30      	ldr	r2, [pc, #192]	; (800765c <UART_SetConfig+0x2e0>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d12a      	bne.n	80075f4 <UART_SetConfig+0x278>
 800759e:	4b31      	ldr	r3, [pc, #196]	; (8007664 <UART_SetConfig+0x2e8>)
 80075a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80075a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80075ac:	d01a      	beq.n	80075e4 <UART_SetConfig+0x268>
 80075ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80075b2:	d81b      	bhi.n	80075ec <UART_SetConfig+0x270>
 80075b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075b8:	d00c      	beq.n	80075d4 <UART_SetConfig+0x258>
 80075ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075be:	d815      	bhi.n	80075ec <UART_SetConfig+0x270>
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d003      	beq.n	80075cc <UART_SetConfig+0x250>
 80075c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075c8:	d008      	beq.n	80075dc <UART_SetConfig+0x260>
 80075ca:	e00f      	b.n	80075ec <UART_SetConfig+0x270>
 80075cc:	2300      	movs	r3, #0
 80075ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075d2:	e012      	b.n	80075fa <UART_SetConfig+0x27e>
 80075d4:	2302      	movs	r3, #2
 80075d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075da:	e00e      	b.n	80075fa <UART_SetConfig+0x27e>
 80075dc:	2304      	movs	r3, #4
 80075de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075e2:	e00a      	b.n	80075fa <UART_SetConfig+0x27e>
 80075e4:	2308      	movs	r3, #8
 80075e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075ea:	e006      	b.n	80075fa <UART_SetConfig+0x27e>
 80075ec:	2310      	movs	r3, #16
 80075ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075f2:	e002      	b.n	80075fa <UART_SetConfig+0x27e>
 80075f4:	2310      	movs	r3, #16
 80075f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a17      	ldr	r2, [pc, #92]	; (800765c <UART_SetConfig+0x2e0>)
 8007600:	4293      	cmp	r3, r2
 8007602:	f040 80a8 	bne.w	8007756 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007606:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800760a:	2b08      	cmp	r3, #8
 800760c:	d834      	bhi.n	8007678 <UART_SetConfig+0x2fc>
 800760e:	a201      	add	r2, pc, #4	; (adr r2, 8007614 <UART_SetConfig+0x298>)
 8007610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007614:	08007639 	.word	0x08007639
 8007618:	08007679 	.word	0x08007679
 800761c:	08007641 	.word	0x08007641
 8007620:	08007679 	.word	0x08007679
 8007624:	08007647 	.word	0x08007647
 8007628:	08007679 	.word	0x08007679
 800762c:	08007679 	.word	0x08007679
 8007630:	08007679 	.word	0x08007679
 8007634:	0800764f 	.word	0x0800764f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007638:	f7fe ff9c 	bl	8006574 <HAL_RCC_GetPCLK1Freq>
 800763c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800763e:	e021      	b.n	8007684 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007640:	4b0c      	ldr	r3, [pc, #48]	; (8007674 <UART_SetConfig+0x2f8>)
 8007642:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007644:	e01e      	b.n	8007684 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007646:	f7fe ff27 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 800764a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800764c:	e01a      	b.n	8007684 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800764e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007652:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007654:	e016      	b.n	8007684 <UART_SetConfig+0x308>
 8007656:	bf00      	nop
 8007658:	cfff69f3 	.word	0xcfff69f3
 800765c:	40008000 	.word	0x40008000
 8007660:	40013800 	.word	0x40013800
 8007664:	40021000 	.word	0x40021000
 8007668:	40004400 	.word	0x40004400
 800766c:	40004800 	.word	0x40004800
 8007670:	40004c00 	.word	0x40004c00
 8007674:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8007678:	2300      	movs	r3, #0
 800767a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007682:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007686:	2b00      	cmp	r3, #0
 8007688:	f000 812a 	beq.w	80078e0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007690:	4a9e      	ldr	r2, [pc, #632]	; (800790c <UART_SetConfig+0x590>)
 8007692:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007696:	461a      	mov	r2, r3
 8007698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769a:	fbb3 f3f2 	udiv	r3, r3, r2
 800769e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	685a      	ldr	r2, [r3, #4]
 80076a4:	4613      	mov	r3, r2
 80076a6:	005b      	lsls	r3, r3, #1
 80076a8:	4413      	add	r3, r2
 80076aa:	69ba      	ldr	r2, [r7, #24]
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d305      	bcc.n	80076bc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076b6:	69ba      	ldr	r2, [r7, #24]
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d903      	bls.n	80076c4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80076c2:	e10d      	b.n	80078e0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c6:	2200      	movs	r2, #0
 80076c8:	60bb      	str	r3, [r7, #8]
 80076ca:	60fa      	str	r2, [r7, #12]
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d0:	4a8e      	ldr	r2, [pc, #568]	; (800790c <UART_SetConfig+0x590>)
 80076d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	2200      	movs	r2, #0
 80076da:	603b      	str	r3, [r7, #0]
 80076dc:	607a      	str	r2, [r7, #4]
 80076de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80076e6:	f7f9 faf7 	bl	8000cd8 <__aeabi_uldivmod>
 80076ea:	4602      	mov	r2, r0
 80076ec:	460b      	mov	r3, r1
 80076ee:	4610      	mov	r0, r2
 80076f0:	4619      	mov	r1, r3
 80076f2:	f04f 0200 	mov.w	r2, #0
 80076f6:	f04f 0300 	mov.w	r3, #0
 80076fa:	020b      	lsls	r3, r1, #8
 80076fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007700:	0202      	lsls	r2, r0, #8
 8007702:	6979      	ldr	r1, [r7, #20]
 8007704:	6849      	ldr	r1, [r1, #4]
 8007706:	0849      	lsrs	r1, r1, #1
 8007708:	2000      	movs	r0, #0
 800770a:	460c      	mov	r4, r1
 800770c:	4605      	mov	r5, r0
 800770e:	eb12 0804 	adds.w	r8, r2, r4
 8007712:	eb43 0905 	adc.w	r9, r3, r5
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	685b      	ldr	r3, [r3, #4]
 800771a:	2200      	movs	r2, #0
 800771c:	469a      	mov	sl, r3
 800771e:	4693      	mov	fp, r2
 8007720:	4652      	mov	r2, sl
 8007722:	465b      	mov	r3, fp
 8007724:	4640      	mov	r0, r8
 8007726:	4649      	mov	r1, r9
 8007728:	f7f9 fad6 	bl	8000cd8 <__aeabi_uldivmod>
 800772c:	4602      	mov	r2, r0
 800772e:	460b      	mov	r3, r1
 8007730:	4613      	mov	r3, r2
 8007732:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007734:	6a3b      	ldr	r3, [r7, #32]
 8007736:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800773a:	d308      	bcc.n	800774e <UART_SetConfig+0x3d2>
 800773c:	6a3b      	ldr	r3, [r7, #32]
 800773e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007742:	d204      	bcs.n	800774e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	6a3a      	ldr	r2, [r7, #32]
 800774a:	60da      	str	r2, [r3, #12]
 800774c:	e0c8      	b.n	80078e0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007754:	e0c4      	b.n	80078e0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	69db      	ldr	r3, [r3, #28]
 800775a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800775e:	d167      	bne.n	8007830 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8007760:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007764:	2b08      	cmp	r3, #8
 8007766:	d828      	bhi.n	80077ba <UART_SetConfig+0x43e>
 8007768:	a201      	add	r2, pc, #4	; (adr r2, 8007770 <UART_SetConfig+0x3f4>)
 800776a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800776e:	bf00      	nop
 8007770:	08007795 	.word	0x08007795
 8007774:	0800779d 	.word	0x0800779d
 8007778:	080077a5 	.word	0x080077a5
 800777c:	080077bb 	.word	0x080077bb
 8007780:	080077ab 	.word	0x080077ab
 8007784:	080077bb 	.word	0x080077bb
 8007788:	080077bb 	.word	0x080077bb
 800778c:	080077bb 	.word	0x080077bb
 8007790:	080077b3 	.word	0x080077b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007794:	f7fe feee 	bl	8006574 <HAL_RCC_GetPCLK1Freq>
 8007798:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800779a:	e014      	b.n	80077c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800779c:	f7fe ff00 	bl	80065a0 <HAL_RCC_GetPCLK2Freq>
 80077a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80077a2:	e010      	b.n	80077c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077a4:	4b5a      	ldr	r3, [pc, #360]	; (8007910 <UART_SetConfig+0x594>)
 80077a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80077a8:	e00d      	b.n	80077c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077aa:	f7fe fe75 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 80077ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80077b0:	e009      	b.n	80077c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80077b8:	e005      	b.n	80077c6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80077ba:	2300      	movs	r3, #0
 80077bc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80077c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80077c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	f000 8089 	beq.w	80078e0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d2:	4a4e      	ldr	r2, [pc, #312]	; (800790c <UART_SetConfig+0x590>)
 80077d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077d8:	461a      	mov	r2, r3
 80077da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80077e0:	005a      	lsls	r2, r3, #1
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	085b      	lsrs	r3, r3, #1
 80077e8:	441a      	add	r2, r3
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80077f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077f4:	6a3b      	ldr	r3, [r7, #32]
 80077f6:	2b0f      	cmp	r3, #15
 80077f8:	d916      	bls.n	8007828 <UART_SetConfig+0x4ac>
 80077fa:	6a3b      	ldr	r3, [r7, #32]
 80077fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007800:	d212      	bcs.n	8007828 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007802:	6a3b      	ldr	r3, [r7, #32]
 8007804:	b29b      	uxth	r3, r3
 8007806:	f023 030f 	bic.w	r3, r3, #15
 800780a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800780c:	6a3b      	ldr	r3, [r7, #32]
 800780e:	085b      	lsrs	r3, r3, #1
 8007810:	b29b      	uxth	r3, r3
 8007812:	f003 0307 	and.w	r3, r3, #7
 8007816:	b29a      	uxth	r2, r3
 8007818:	8bfb      	ldrh	r3, [r7, #30]
 800781a:	4313      	orrs	r3, r2
 800781c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	8bfa      	ldrh	r2, [r7, #30]
 8007824:	60da      	str	r2, [r3, #12]
 8007826:	e05b      	b.n	80078e0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800782e:	e057      	b.n	80078e0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007830:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007834:	2b08      	cmp	r3, #8
 8007836:	d828      	bhi.n	800788a <UART_SetConfig+0x50e>
 8007838:	a201      	add	r2, pc, #4	; (adr r2, 8007840 <UART_SetConfig+0x4c4>)
 800783a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800783e:	bf00      	nop
 8007840:	08007865 	.word	0x08007865
 8007844:	0800786d 	.word	0x0800786d
 8007848:	08007875 	.word	0x08007875
 800784c:	0800788b 	.word	0x0800788b
 8007850:	0800787b 	.word	0x0800787b
 8007854:	0800788b 	.word	0x0800788b
 8007858:	0800788b 	.word	0x0800788b
 800785c:	0800788b 	.word	0x0800788b
 8007860:	08007883 	.word	0x08007883
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007864:	f7fe fe86 	bl	8006574 <HAL_RCC_GetPCLK1Freq>
 8007868:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800786a:	e014      	b.n	8007896 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800786c:	f7fe fe98 	bl	80065a0 <HAL_RCC_GetPCLK2Freq>
 8007870:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007872:	e010      	b.n	8007896 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007874:	4b26      	ldr	r3, [pc, #152]	; (8007910 <UART_SetConfig+0x594>)
 8007876:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007878:	e00d      	b.n	8007896 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800787a:	f7fe fe0d 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 800787e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007880:	e009      	b.n	8007896 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007882:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007886:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007888:	e005      	b.n	8007896 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800788a:	2300      	movs	r3, #0
 800788c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800788e:	2301      	movs	r3, #1
 8007890:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007894:	bf00      	nop
    }

    if (pclk != 0U)
 8007896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007898:	2b00      	cmp	r3, #0
 800789a:	d021      	beq.n	80078e0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a0:	4a1a      	ldr	r2, [pc, #104]	; (800790c <UART_SetConfig+0x590>)
 80078a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078a6:	461a      	mov	r2, r3
 80078a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	085b      	lsrs	r3, r3, #1
 80078b4:	441a      	add	r2, r3
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80078be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078c0:	6a3b      	ldr	r3, [r7, #32]
 80078c2:	2b0f      	cmp	r3, #15
 80078c4:	d909      	bls.n	80078da <UART_SetConfig+0x55e>
 80078c6:	6a3b      	ldr	r3, [r7, #32]
 80078c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078cc:	d205      	bcs.n	80078da <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078ce:	6a3b      	ldr	r3, [r7, #32]
 80078d0:	b29a      	uxth	r2, r3
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	60da      	str	r2, [r3, #12]
 80078d8:	e002      	b.n	80078e0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	2200      	movs	r2, #0
 80078f4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	2200      	movs	r2, #0
 80078fa:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80078fc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8007900:	4618      	mov	r0, r3
 8007902:	3730      	adds	r7, #48	; 0x30
 8007904:	46bd      	mov	sp, r7
 8007906:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800790a:	bf00      	nop
 800790c:	0800dd28 	.word	0x0800dd28
 8007910:	00f42400 	.word	0x00f42400

08007914 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007920:	f003 0301 	and.w	r3, r3, #1
 8007924:	2b00      	cmp	r3, #0
 8007926:	d00a      	beq.n	800793e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	430a      	orrs	r2, r1
 800793c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007942:	f003 0302 	and.w	r3, r3, #2
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00a      	beq.n	8007960 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	430a      	orrs	r2, r1
 800795e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007964:	f003 0304 	and.w	r3, r3, #4
 8007968:	2b00      	cmp	r3, #0
 800796a:	d00a      	beq.n	8007982 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	430a      	orrs	r2, r1
 8007980:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007986:	f003 0308 	and.w	r3, r3, #8
 800798a:	2b00      	cmp	r3, #0
 800798c:	d00a      	beq.n	80079a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	430a      	orrs	r2, r1
 80079a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079a8:	f003 0310 	and.w	r3, r3, #16
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d00a      	beq.n	80079c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	430a      	orrs	r2, r1
 80079c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079ca:	f003 0320 	and.w	r3, r3, #32
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d00a      	beq.n	80079e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	430a      	orrs	r2, r1
 80079e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d01a      	beq.n	8007a2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	430a      	orrs	r2, r1
 8007a08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a12:	d10a      	bne.n	8007a2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	430a      	orrs	r2, r1
 8007a28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d00a      	beq.n	8007a4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	430a      	orrs	r2, r1
 8007a4a:	605a      	str	r2, [r3, #4]
  }
}
 8007a4c:	bf00      	nop
 8007a4e:	370c      	adds	r7, #12
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b086      	sub	sp, #24
 8007a5c:	af02      	add	r7, sp, #8
 8007a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a68:	f7fa fcbc 	bl	80023e4 <HAL_GetTick>
 8007a6c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f003 0308 	and.w	r3, r3, #8
 8007a78:	2b08      	cmp	r3, #8
 8007a7a:	d10e      	bne.n	8007a9a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a7c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a80:	9300      	str	r3, [sp, #0]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2200      	movs	r2, #0
 8007a86:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 f82f 	bl	8007aee <UART_WaitOnFlagUntilTimeout>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d001      	beq.n	8007a9a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a96:	2303      	movs	r3, #3
 8007a98:	e025      	b.n	8007ae6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 0304 	and.w	r3, r3, #4
 8007aa4:	2b04      	cmp	r3, #4
 8007aa6:	d10e      	bne.n	8007ac6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007aa8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007aac:	9300      	str	r3, [sp, #0]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 f819 	bl	8007aee <UART_WaitOnFlagUntilTimeout>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d001      	beq.n	8007ac6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ac2:	2303      	movs	r3, #3
 8007ac4:	e00f      	b.n	8007ae6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2220      	movs	r2, #32
 8007aca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2220      	movs	r2, #32
 8007ad2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007ae4:	2300      	movs	r3, #0
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}

08007aee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b09c      	sub	sp, #112	; 0x70
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	60f8      	str	r0, [r7, #12]
 8007af6:	60b9      	str	r1, [r7, #8]
 8007af8:	603b      	str	r3, [r7, #0]
 8007afa:	4613      	mov	r3, r2
 8007afc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007afe:	e0a9      	b.n	8007c54 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b06:	f000 80a5 	beq.w	8007c54 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b0a:	f7fa fc6b 	bl	80023e4 <HAL_GetTick>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	1ad3      	subs	r3, r2, r3
 8007b14:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d302      	bcc.n	8007b20 <UART_WaitOnFlagUntilTimeout+0x32>
 8007b1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d140      	bne.n	8007ba2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b28:	e853 3f00 	ldrex	r3, [r3]
 8007b2c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b30:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b34:	667b      	str	r3, [r7, #100]	; 0x64
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b3e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b40:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b42:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b44:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b46:	e841 2300 	strex	r3, r2, [r1]
 8007b4a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007b4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1e6      	bne.n	8007b20 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	3308      	adds	r3, #8
 8007b58:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b5c:	e853 3f00 	ldrex	r3, [r3]
 8007b60:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b64:	f023 0301 	bic.w	r3, r3, #1
 8007b68:	663b      	str	r3, [r7, #96]	; 0x60
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	3308      	adds	r3, #8
 8007b70:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b72:	64ba      	str	r2, [r7, #72]	; 0x48
 8007b74:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b76:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007b78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b7a:	e841 2300 	strex	r3, r2, [r1]
 8007b7e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007b80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d1e5      	bne.n	8007b52 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2220      	movs	r2, #32
 8007b8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2220      	movs	r2, #32
 8007b92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007b9e:	2303      	movs	r3, #3
 8007ba0:	e069      	b.n	8007c76 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f003 0304 	and.w	r3, r3, #4
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d051      	beq.n	8007c54 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	69db      	ldr	r3, [r3, #28]
 8007bb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007bba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bbe:	d149      	bne.n	8007c54 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007bc8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd2:	e853 3f00 	ldrex	r3, [r3]
 8007bd6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bda:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007bde:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	461a      	mov	r2, r3
 8007be6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007be8:	637b      	str	r3, [r7, #52]	; 0x34
 8007bea:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007bee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bf0:	e841 2300 	strex	r3, r2, [r1]
 8007bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d1e6      	bne.n	8007bca <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	3308      	adds	r3, #8
 8007c02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	e853 3f00 	ldrex	r3, [r3]
 8007c0a:	613b      	str	r3, [r7, #16]
   return(result);
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	f023 0301 	bic.w	r3, r3, #1
 8007c12:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	3308      	adds	r3, #8
 8007c1a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007c1c:	623a      	str	r2, [r7, #32]
 8007c1e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c20:	69f9      	ldr	r1, [r7, #28]
 8007c22:	6a3a      	ldr	r2, [r7, #32]
 8007c24:	e841 2300 	strex	r3, r2, [r1]
 8007c28:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d1e5      	bne.n	8007bfc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2220      	movs	r2, #32
 8007c34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2220      	movs	r2, #32
 8007c3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2220      	movs	r2, #32
 8007c44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007c50:	2303      	movs	r3, #3
 8007c52:	e010      	b.n	8007c76 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	69da      	ldr	r2, [r3, #28]
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	4013      	ands	r3, r2
 8007c5e:	68ba      	ldr	r2, [r7, #8]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	bf0c      	ite	eq
 8007c64:	2301      	moveq	r3, #1
 8007c66:	2300      	movne	r3, #0
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	79fb      	ldrb	r3, [r7, #7]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	f43f af46 	beq.w	8007b00 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c74:	2300      	movs	r3, #0
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3770      	adds	r7, #112	; 0x70
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}

08007c7e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007c7e:	b480      	push	{r7}
 8007c80:	b085      	sub	sp, #20
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d101      	bne.n	8007c94 <HAL_UARTEx_DisableFifoMode+0x16>
 8007c90:	2302      	movs	r3, #2
 8007c92:	e027      	b.n	8007ce4 <HAL_UARTEx_DisableFifoMode+0x66>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2224      	movs	r2, #36	; 0x24
 8007ca0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	681a      	ldr	r2, [r3, #0]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f022 0201 	bic.w	r2, r2, #1
 8007cba:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007cc2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	68fa      	ldr	r2, [r7, #12]
 8007cd0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2220      	movs	r2, #32
 8007cd6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3714      	adds	r7, #20
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr

08007cf0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007d00:	2b01      	cmp	r3, #1
 8007d02:	d101      	bne.n	8007d08 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d04:	2302      	movs	r3, #2
 8007d06:	e02d      	b.n	8007d64 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2224      	movs	r2, #36	; 0x24
 8007d14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f022 0201 	bic.w	r2, r2, #1
 8007d2e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	683a      	ldr	r2, [r7, #0]
 8007d40:	430a      	orrs	r2, r1
 8007d42:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 f84f 	bl	8007de8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	68fa      	ldr	r2, [r7, #12]
 8007d50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2220      	movs	r2, #32
 8007d56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007d62:	2300      	movs	r3, #0
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3710      	adds	r7, #16
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}

08007d6c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b084      	sub	sp, #16
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	d101      	bne.n	8007d84 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d80:	2302      	movs	r3, #2
 8007d82:	e02d      	b.n	8007de0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2201      	movs	r2, #1
 8007d88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2224      	movs	r2, #36	; 0x24
 8007d90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f022 0201 	bic.w	r2, r2, #1
 8007daa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	683a      	ldr	r2, [r7, #0]
 8007dbc:	430a      	orrs	r2, r1
 8007dbe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f000 f811 	bl	8007de8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	68fa      	ldr	r2, [r7, #12]
 8007dcc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2220      	movs	r2, #32
 8007dd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3710      	adds	r7, #16
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b085      	sub	sp, #20
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d108      	bne.n	8007e0a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2201      	movs	r2, #1
 8007e04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e08:	e031      	b.n	8007e6e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e0a:	2308      	movs	r3, #8
 8007e0c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e0e:	2308      	movs	r3, #8
 8007e10:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	0e5b      	lsrs	r3, r3, #25
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	f003 0307 	and.w	r3, r3, #7
 8007e20:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	0f5b      	lsrs	r3, r3, #29
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	f003 0307 	and.w	r3, r3, #7
 8007e30:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e32:	7bbb      	ldrb	r3, [r7, #14]
 8007e34:	7b3a      	ldrb	r2, [r7, #12]
 8007e36:	4911      	ldr	r1, [pc, #68]	; (8007e7c <UARTEx_SetNbDataToProcess+0x94>)
 8007e38:	5c8a      	ldrb	r2, [r1, r2]
 8007e3a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007e3e:	7b3a      	ldrb	r2, [r7, #12]
 8007e40:	490f      	ldr	r1, [pc, #60]	; (8007e80 <UARTEx_SetNbDataToProcess+0x98>)
 8007e42:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e44:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e48:	b29a      	uxth	r2, r3
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e50:	7bfb      	ldrb	r3, [r7, #15]
 8007e52:	7b7a      	ldrb	r2, [r7, #13]
 8007e54:	4909      	ldr	r1, [pc, #36]	; (8007e7c <UARTEx_SetNbDataToProcess+0x94>)
 8007e56:	5c8a      	ldrb	r2, [r1, r2]
 8007e58:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007e5c:	7b7a      	ldrb	r2, [r7, #13]
 8007e5e:	4908      	ldr	r1, [pc, #32]	; (8007e80 <UARTEx_SetNbDataToProcess+0x98>)
 8007e60:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e62:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e66:	b29a      	uxth	r2, r3
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007e6e:	bf00      	nop
 8007e70:	3714      	adds	r7, #20
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop
 8007e7c:	0800dd40 	.word	0x0800dd40
 8007e80:	0800dd48 	.word	0x0800dd48

08007e84 <__errno>:
 8007e84:	4b01      	ldr	r3, [pc, #4]	; (8007e8c <__errno+0x8>)
 8007e86:	6818      	ldr	r0, [r3, #0]
 8007e88:	4770      	bx	lr
 8007e8a:	bf00      	nop
 8007e8c:	2000001c 	.word	0x2000001c

08007e90 <__libc_init_array>:
 8007e90:	b570      	push	{r4, r5, r6, lr}
 8007e92:	4d0d      	ldr	r5, [pc, #52]	; (8007ec8 <__libc_init_array+0x38>)
 8007e94:	4c0d      	ldr	r4, [pc, #52]	; (8007ecc <__libc_init_array+0x3c>)
 8007e96:	1b64      	subs	r4, r4, r5
 8007e98:	10a4      	asrs	r4, r4, #2
 8007e9a:	2600      	movs	r6, #0
 8007e9c:	42a6      	cmp	r6, r4
 8007e9e:	d109      	bne.n	8007eb4 <__libc_init_array+0x24>
 8007ea0:	4d0b      	ldr	r5, [pc, #44]	; (8007ed0 <__libc_init_array+0x40>)
 8007ea2:	4c0c      	ldr	r4, [pc, #48]	; (8007ed4 <__libc_init_array+0x44>)
 8007ea4:	f004 fca8 	bl	800c7f8 <_init>
 8007ea8:	1b64      	subs	r4, r4, r5
 8007eaa:	10a4      	asrs	r4, r4, #2
 8007eac:	2600      	movs	r6, #0
 8007eae:	42a6      	cmp	r6, r4
 8007eb0:	d105      	bne.n	8007ebe <__libc_init_array+0x2e>
 8007eb2:	bd70      	pop	{r4, r5, r6, pc}
 8007eb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007eb8:	4798      	blx	r3
 8007eba:	3601      	adds	r6, #1
 8007ebc:	e7ee      	b.n	8007e9c <__libc_init_array+0xc>
 8007ebe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ec2:	4798      	blx	r3
 8007ec4:	3601      	adds	r6, #1
 8007ec6:	e7f2      	b.n	8007eae <__libc_init_array+0x1e>
 8007ec8:	0800e204 	.word	0x0800e204
 8007ecc:	0800e204 	.word	0x0800e204
 8007ed0:	0800e204 	.word	0x0800e204
 8007ed4:	0800e208 	.word	0x0800e208

08007ed8 <memset>:
 8007ed8:	4402      	add	r2, r0
 8007eda:	4603      	mov	r3, r0
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d100      	bne.n	8007ee2 <memset+0xa>
 8007ee0:	4770      	bx	lr
 8007ee2:	f803 1b01 	strb.w	r1, [r3], #1
 8007ee6:	e7f9      	b.n	8007edc <memset+0x4>

08007ee8 <__cvt>:
 8007ee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007eec:	ec55 4b10 	vmov	r4, r5, d0
 8007ef0:	2d00      	cmp	r5, #0
 8007ef2:	460e      	mov	r6, r1
 8007ef4:	4619      	mov	r1, r3
 8007ef6:	462b      	mov	r3, r5
 8007ef8:	bfbb      	ittet	lt
 8007efa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007efe:	461d      	movlt	r5, r3
 8007f00:	2300      	movge	r3, #0
 8007f02:	232d      	movlt	r3, #45	; 0x2d
 8007f04:	700b      	strb	r3, [r1, #0]
 8007f06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f08:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007f0c:	4691      	mov	r9, r2
 8007f0e:	f023 0820 	bic.w	r8, r3, #32
 8007f12:	bfbc      	itt	lt
 8007f14:	4622      	movlt	r2, r4
 8007f16:	4614      	movlt	r4, r2
 8007f18:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007f1c:	d005      	beq.n	8007f2a <__cvt+0x42>
 8007f1e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007f22:	d100      	bne.n	8007f26 <__cvt+0x3e>
 8007f24:	3601      	adds	r6, #1
 8007f26:	2102      	movs	r1, #2
 8007f28:	e000      	b.n	8007f2c <__cvt+0x44>
 8007f2a:	2103      	movs	r1, #3
 8007f2c:	ab03      	add	r3, sp, #12
 8007f2e:	9301      	str	r3, [sp, #4]
 8007f30:	ab02      	add	r3, sp, #8
 8007f32:	9300      	str	r3, [sp, #0]
 8007f34:	ec45 4b10 	vmov	d0, r4, r5
 8007f38:	4653      	mov	r3, sl
 8007f3a:	4632      	mov	r2, r6
 8007f3c:	f001 fdc4 	bl	8009ac8 <_dtoa_r>
 8007f40:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007f44:	4607      	mov	r7, r0
 8007f46:	d102      	bne.n	8007f4e <__cvt+0x66>
 8007f48:	f019 0f01 	tst.w	r9, #1
 8007f4c:	d022      	beq.n	8007f94 <__cvt+0xac>
 8007f4e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007f52:	eb07 0906 	add.w	r9, r7, r6
 8007f56:	d110      	bne.n	8007f7a <__cvt+0x92>
 8007f58:	783b      	ldrb	r3, [r7, #0]
 8007f5a:	2b30      	cmp	r3, #48	; 0x30
 8007f5c:	d10a      	bne.n	8007f74 <__cvt+0x8c>
 8007f5e:	2200      	movs	r2, #0
 8007f60:	2300      	movs	r3, #0
 8007f62:	4620      	mov	r0, r4
 8007f64:	4629      	mov	r1, r5
 8007f66:	f7f8 fdd7 	bl	8000b18 <__aeabi_dcmpeq>
 8007f6a:	b918      	cbnz	r0, 8007f74 <__cvt+0x8c>
 8007f6c:	f1c6 0601 	rsb	r6, r6, #1
 8007f70:	f8ca 6000 	str.w	r6, [sl]
 8007f74:	f8da 3000 	ldr.w	r3, [sl]
 8007f78:	4499      	add	r9, r3
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	4620      	mov	r0, r4
 8007f80:	4629      	mov	r1, r5
 8007f82:	f7f8 fdc9 	bl	8000b18 <__aeabi_dcmpeq>
 8007f86:	b108      	cbz	r0, 8007f8c <__cvt+0xa4>
 8007f88:	f8cd 900c 	str.w	r9, [sp, #12]
 8007f8c:	2230      	movs	r2, #48	; 0x30
 8007f8e:	9b03      	ldr	r3, [sp, #12]
 8007f90:	454b      	cmp	r3, r9
 8007f92:	d307      	bcc.n	8007fa4 <__cvt+0xbc>
 8007f94:	9b03      	ldr	r3, [sp, #12]
 8007f96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f98:	1bdb      	subs	r3, r3, r7
 8007f9a:	4638      	mov	r0, r7
 8007f9c:	6013      	str	r3, [r2, #0]
 8007f9e:	b004      	add	sp, #16
 8007fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fa4:	1c59      	adds	r1, r3, #1
 8007fa6:	9103      	str	r1, [sp, #12]
 8007fa8:	701a      	strb	r2, [r3, #0]
 8007faa:	e7f0      	b.n	8007f8e <__cvt+0xa6>

08007fac <__exponent>:
 8007fac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2900      	cmp	r1, #0
 8007fb2:	bfb8      	it	lt
 8007fb4:	4249      	neglt	r1, r1
 8007fb6:	f803 2b02 	strb.w	r2, [r3], #2
 8007fba:	bfb4      	ite	lt
 8007fbc:	222d      	movlt	r2, #45	; 0x2d
 8007fbe:	222b      	movge	r2, #43	; 0x2b
 8007fc0:	2909      	cmp	r1, #9
 8007fc2:	7042      	strb	r2, [r0, #1]
 8007fc4:	dd2a      	ble.n	800801c <__exponent+0x70>
 8007fc6:	f10d 0407 	add.w	r4, sp, #7
 8007fca:	46a4      	mov	ip, r4
 8007fcc:	270a      	movs	r7, #10
 8007fce:	46a6      	mov	lr, r4
 8007fd0:	460a      	mov	r2, r1
 8007fd2:	fb91 f6f7 	sdiv	r6, r1, r7
 8007fd6:	fb07 1516 	mls	r5, r7, r6, r1
 8007fda:	3530      	adds	r5, #48	; 0x30
 8007fdc:	2a63      	cmp	r2, #99	; 0x63
 8007fde:	f104 34ff 	add.w	r4, r4, #4294967295
 8007fe2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007fe6:	4631      	mov	r1, r6
 8007fe8:	dcf1      	bgt.n	8007fce <__exponent+0x22>
 8007fea:	3130      	adds	r1, #48	; 0x30
 8007fec:	f1ae 0502 	sub.w	r5, lr, #2
 8007ff0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007ff4:	1c44      	adds	r4, r0, #1
 8007ff6:	4629      	mov	r1, r5
 8007ff8:	4561      	cmp	r1, ip
 8007ffa:	d30a      	bcc.n	8008012 <__exponent+0x66>
 8007ffc:	f10d 0209 	add.w	r2, sp, #9
 8008000:	eba2 020e 	sub.w	r2, r2, lr
 8008004:	4565      	cmp	r5, ip
 8008006:	bf88      	it	hi
 8008008:	2200      	movhi	r2, #0
 800800a:	4413      	add	r3, r2
 800800c:	1a18      	subs	r0, r3, r0
 800800e:	b003      	add	sp, #12
 8008010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008012:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008016:	f804 2f01 	strb.w	r2, [r4, #1]!
 800801a:	e7ed      	b.n	8007ff8 <__exponent+0x4c>
 800801c:	2330      	movs	r3, #48	; 0x30
 800801e:	3130      	adds	r1, #48	; 0x30
 8008020:	7083      	strb	r3, [r0, #2]
 8008022:	70c1      	strb	r1, [r0, #3]
 8008024:	1d03      	adds	r3, r0, #4
 8008026:	e7f1      	b.n	800800c <__exponent+0x60>

08008028 <_printf_float>:
 8008028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800802c:	ed2d 8b02 	vpush	{d8}
 8008030:	b08d      	sub	sp, #52	; 0x34
 8008032:	460c      	mov	r4, r1
 8008034:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008038:	4616      	mov	r6, r2
 800803a:	461f      	mov	r7, r3
 800803c:	4605      	mov	r5, r0
 800803e:	f002 ff95 	bl	800af6c <_localeconv_r>
 8008042:	f8d0 a000 	ldr.w	sl, [r0]
 8008046:	4650      	mov	r0, sl
 8008048:	f7f8 f8ea 	bl	8000220 <strlen>
 800804c:	2300      	movs	r3, #0
 800804e:	930a      	str	r3, [sp, #40]	; 0x28
 8008050:	6823      	ldr	r3, [r4, #0]
 8008052:	9305      	str	r3, [sp, #20]
 8008054:	f8d8 3000 	ldr.w	r3, [r8]
 8008058:	f894 b018 	ldrb.w	fp, [r4, #24]
 800805c:	3307      	adds	r3, #7
 800805e:	f023 0307 	bic.w	r3, r3, #7
 8008062:	f103 0208 	add.w	r2, r3, #8
 8008066:	f8c8 2000 	str.w	r2, [r8]
 800806a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008072:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008076:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800807a:	9307      	str	r3, [sp, #28]
 800807c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008080:	ee08 0a10 	vmov	s16, r0
 8008084:	4b9f      	ldr	r3, [pc, #636]	; (8008304 <_printf_float+0x2dc>)
 8008086:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800808a:	f04f 32ff 	mov.w	r2, #4294967295
 800808e:	f7f8 fd75 	bl	8000b7c <__aeabi_dcmpun>
 8008092:	bb88      	cbnz	r0, 80080f8 <_printf_float+0xd0>
 8008094:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008098:	4b9a      	ldr	r3, [pc, #616]	; (8008304 <_printf_float+0x2dc>)
 800809a:	f04f 32ff 	mov.w	r2, #4294967295
 800809e:	f7f8 fd4f 	bl	8000b40 <__aeabi_dcmple>
 80080a2:	bb48      	cbnz	r0, 80080f8 <_printf_float+0xd0>
 80080a4:	2200      	movs	r2, #0
 80080a6:	2300      	movs	r3, #0
 80080a8:	4640      	mov	r0, r8
 80080aa:	4649      	mov	r1, r9
 80080ac:	f7f8 fd3e 	bl	8000b2c <__aeabi_dcmplt>
 80080b0:	b110      	cbz	r0, 80080b8 <_printf_float+0x90>
 80080b2:	232d      	movs	r3, #45	; 0x2d
 80080b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080b8:	4b93      	ldr	r3, [pc, #588]	; (8008308 <_printf_float+0x2e0>)
 80080ba:	4894      	ldr	r0, [pc, #592]	; (800830c <_printf_float+0x2e4>)
 80080bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80080c0:	bf94      	ite	ls
 80080c2:	4698      	movls	r8, r3
 80080c4:	4680      	movhi	r8, r0
 80080c6:	2303      	movs	r3, #3
 80080c8:	6123      	str	r3, [r4, #16]
 80080ca:	9b05      	ldr	r3, [sp, #20]
 80080cc:	f023 0204 	bic.w	r2, r3, #4
 80080d0:	6022      	str	r2, [r4, #0]
 80080d2:	f04f 0900 	mov.w	r9, #0
 80080d6:	9700      	str	r7, [sp, #0]
 80080d8:	4633      	mov	r3, r6
 80080da:	aa0b      	add	r2, sp, #44	; 0x2c
 80080dc:	4621      	mov	r1, r4
 80080de:	4628      	mov	r0, r5
 80080e0:	f000 f9d8 	bl	8008494 <_printf_common>
 80080e4:	3001      	adds	r0, #1
 80080e6:	f040 8090 	bne.w	800820a <_printf_float+0x1e2>
 80080ea:	f04f 30ff 	mov.w	r0, #4294967295
 80080ee:	b00d      	add	sp, #52	; 0x34
 80080f0:	ecbd 8b02 	vpop	{d8}
 80080f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080f8:	4642      	mov	r2, r8
 80080fa:	464b      	mov	r3, r9
 80080fc:	4640      	mov	r0, r8
 80080fe:	4649      	mov	r1, r9
 8008100:	f7f8 fd3c 	bl	8000b7c <__aeabi_dcmpun>
 8008104:	b140      	cbz	r0, 8008118 <_printf_float+0xf0>
 8008106:	464b      	mov	r3, r9
 8008108:	2b00      	cmp	r3, #0
 800810a:	bfbc      	itt	lt
 800810c:	232d      	movlt	r3, #45	; 0x2d
 800810e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008112:	487f      	ldr	r0, [pc, #508]	; (8008310 <_printf_float+0x2e8>)
 8008114:	4b7f      	ldr	r3, [pc, #508]	; (8008314 <_printf_float+0x2ec>)
 8008116:	e7d1      	b.n	80080bc <_printf_float+0x94>
 8008118:	6863      	ldr	r3, [r4, #4]
 800811a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800811e:	9206      	str	r2, [sp, #24]
 8008120:	1c5a      	adds	r2, r3, #1
 8008122:	d13f      	bne.n	80081a4 <_printf_float+0x17c>
 8008124:	2306      	movs	r3, #6
 8008126:	6063      	str	r3, [r4, #4]
 8008128:	9b05      	ldr	r3, [sp, #20]
 800812a:	6861      	ldr	r1, [r4, #4]
 800812c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008130:	2300      	movs	r3, #0
 8008132:	9303      	str	r3, [sp, #12]
 8008134:	ab0a      	add	r3, sp, #40	; 0x28
 8008136:	e9cd b301 	strd	fp, r3, [sp, #4]
 800813a:	ab09      	add	r3, sp, #36	; 0x24
 800813c:	ec49 8b10 	vmov	d0, r8, r9
 8008140:	9300      	str	r3, [sp, #0]
 8008142:	6022      	str	r2, [r4, #0]
 8008144:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008148:	4628      	mov	r0, r5
 800814a:	f7ff fecd 	bl	8007ee8 <__cvt>
 800814e:	9b06      	ldr	r3, [sp, #24]
 8008150:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008152:	2b47      	cmp	r3, #71	; 0x47
 8008154:	4680      	mov	r8, r0
 8008156:	d108      	bne.n	800816a <_printf_float+0x142>
 8008158:	1cc8      	adds	r0, r1, #3
 800815a:	db02      	blt.n	8008162 <_printf_float+0x13a>
 800815c:	6863      	ldr	r3, [r4, #4]
 800815e:	4299      	cmp	r1, r3
 8008160:	dd41      	ble.n	80081e6 <_printf_float+0x1be>
 8008162:	f1ab 0b02 	sub.w	fp, fp, #2
 8008166:	fa5f fb8b 	uxtb.w	fp, fp
 800816a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800816e:	d820      	bhi.n	80081b2 <_printf_float+0x18a>
 8008170:	3901      	subs	r1, #1
 8008172:	465a      	mov	r2, fp
 8008174:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008178:	9109      	str	r1, [sp, #36]	; 0x24
 800817a:	f7ff ff17 	bl	8007fac <__exponent>
 800817e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008180:	1813      	adds	r3, r2, r0
 8008182:	2a01      	cmp	r2, #1
 8008184:	4681      	mov	r9, r0
 8008186:	6123      	str	r3, [r4, #16]
 8008188:	dc02      	bgt.n	8008190 <_printf_float+0x168>
 800818a:	6822      	ldr	r2, [r4, #0]
 800818c:	07d2      	lsls	r2, r2, #31
 800818e:	d501      	bpl.n	8008194 <_printf_float+0x16c>
 8008190:	3301      	adds	r3, #1
 8008192:	6123      	str	r3, [r4, #16]
 8008194:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008198:	2b00      	cmp	r3, #0
 800819a:	d09c      	beq.n	80080d6 <_printf_float+0xae>
 800819c:	232d      	movs	r3, #45	; 0x2d
 800819e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081a2:	e798      	b.n	80080d6 <_printf_float+0xae>
 80081a4:	9a06      	ldr	r2, [sp, #24]
 80081a6:	2a47      	cmp	r2, #71	; 0x47
 80081a8:	d1be      	bne.n	8008128 <_printf_float+0x100>
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d1bc      	bne.n	8008128 <_printf_float+0x100>
 80081ae:	2301      	movs	r3, #1
 80081b0:	e7b9      	b.n	8008126 <_printf_float+0xfe>
 80081b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80081b6:	d118      	bne.n	80081ea <_printf_float+0x1c2>
 80081b8:	2900      	cmp	r1, #0
 80081ba:	6863      	ldr	r3, [r4, #4]
 80081bc:	dd0b      	ble.n	80081d6 <_printf_float+0x1ae>
 80081be:	6121      	str	r1, [r4, #16]
 80081c0:	b913      	cbnz	r3, 80081c8 <_printf_float+0x1a0>
 80081c2:	6822      	ldr	r2, [r4, #0]
 80081c4:	07d0      	lsls	r0, r2, #31
 80081c6:	d502      	bpl.n	80081ce <_printf_float+0x1a6>
 80081c8:	3301      	adds	r3, #1
 80081ca:	440b      	add	r3, r1
 80081cc:	6123      	str	r3, [r4, #16]
 80081ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80081d0:	f04f 0900 	mov.w	r9, #0
 80081d4:	e7de      	b.n	8008194 <_printf_float+0x16c>
 80081d6:	b913      	cbnz	r3, 80081de <_printf_float+0x1b6>
 80081d8:	6822      	ldr	r2, [r4, #0]
 80081da:	07d2      	lsls	r2, r2, #31
 80081dc:	d501      	bpl.n	80081e2 <_printf_float+0x1ba>
 80081de:	3302      	adds	r3, #2
 80081e0:	e7f4      	b.n	80081cc <_printf_float+0x1a4>
 80081e2:	2301      	movs	r3, #1
 80081e4:	e7f2      	b.n	80081cc <_printf_float+0x1a4>
 80081e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80081ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081ec:	4299      	cmp	r1, r3
 80081ee:	db05      	blt.n	80081fc <_printf_float+0x1d4>
 80081f0:	6823      	ldr	r3, [r4, #0]
 80081f2:	6121      	str	r1, [r4, #16]
 80081f4:	07d8      	lsls	r0, r3, #31
 80081f6:	d5ea      	bpl.n	80081ce <_printf_float+0x1a6>
 80081f8:	1c4b      	adds	r3, r1, #1
 80081fa:	e7e7      	b.n	80081cc <_printf_float+0x1a4>
 80081fc:	2900      	cmp	r1, #0
 80081fe:	bfd4      	ite	le
 8008200:	f1c1 0202 	rsble	r2, r1, #2
 8008204:	2201      	movgt	r2, #1
 8008206:	4413      	add	r3, r2
 8008208:	e7e0      	b.n	80081cc <_printf_float+0x1a4>
 800820a:	6823      	ldr	r3, [r4, #0]
 800820c:	055a      	lsls	r2, r3, #21
 800820e:	d407      	bmi.n	8008220 <_printf_float+0x1f8>
 8008210:	6923      	ldr	r3, [r4, #16]
 8008212:	4642      	mov	r2, r8
 8008214:	4631      	mov	r1, r6
 8008216:	4628      	mov	r0, r5
 8008218:	47b8      	blx	r7
 800821a:	3001      	adds	r0, #1
 800821c:	d12c      	bne.n	8008278 <_printf_float+0x250>
 800821e:	e764      	b.n	80080ea <_printf_float+0xc2>
 8008220:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008224:	f240 80e0 	bls.w	80083e8 <_printf_float+0x3c0>
 8008228:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800822c:	2200      	movs	r2, #0
 800822e:	2300      	movs	r3, #0
 8008230:	f7f8 fc72 	bl	8000b18 <__aeabi_dcmpeq>
 8008234:	2800      	cmp	r0, #0
 8008236:	d034      	beq.n	80082a2 <_printf_float+0x27a>
 8008238:	4a37      	ldr	r2, [pc, #220]	; (8008318 <_printf_float+0x2f0>)
 800823a:	2301      	movs	r3, #1
 800823c:	4631      	mov	r1, r6
 800823e:	4628      	mov	r0, r5
 8008240:	47b8      	blx	r7
 8008242:	3001      	adds	r0, #1
 8008244:	f43f af51 	beq.w	80080ea <_printf_float+0xc2>
 8008248:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800824c:	429a      	cmp	r2, r3
 800824e:	db02      	blt.n	8008256 <_printf_float+0x22e>
 8008250:	6823      	ldr	r3, [r4, #0]
 8008252:	07d8      	lsls	r0, r3, #31
 8008254:	d510      	bpl.n	8008278 <_printf_float+0x250>
 8008256:	ee18 3a10 	vmov	r3, s16
 800825a:	4652      	mov	r2, sl
 800825c:	4631      	mov	r1, r6
 800825e:	4628      	mov	r0, r5
 8008260:	47b8      	blx	r7
 8008262:	3001      	adds	r0, #1
 8008264:	f43f af41 	beq.w	80080ea <_printf_float+0xc2>
 8008268:	f04f 0800 	mov.w	r8, #0
 800826c:	f104 091a 	add.w	r9, r4, #26
 8008270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008272:	3b01      	subs	r3, #1
 8008274:	4543      	cmp	r3, r8
 8008276:	dc09      	bgt.n	800828c <_printf_float+0x264>
 8008278:	6823      	ldr	r3, [r4, #0]
 800827a:	079b      	lsls	r3, r3, #30
 800827c:	f100 8105 	bmi.w	800848a <_printf_float+0x462>
 8008280:	68e0      	ldr	r0, [r4, #12]
 8008282:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008284:	4298      	cmp	r0, r3
 8008286:	bfb8      	it	lt
 8008288:	4618      	movlt	r0, r3
 800828a:	e730      	b.n	80080ee <_printf_float+0xc6>
 800828c:	2301      	movs	r3, #1
 800828e:	464a      	mov	r2, r9
 8008290:	4631      	mov	r1, r6
 8008292:	4628      	mov	r0, r5
 8008294:	47b8      	blx	r7
 8008296:	3001      	adds	r0, #1
 8008298:	f43f af27 	beq.w	80080ea <_printf_float+0xc2>
 800829c:	f108 0801 	add.w	r8, r8, #1
 80082a0:	e7e6      	b.n	8008270 <_printf_float+0x248>
 80082a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	dc39      	bgt.n	800831c <_printf_float+0x2f4>
 80082a8:	4a1b      	ldr	r2, [pc, #108]	; (8008318 <_printf_float+0x2f0>)
 80082aa:	2301      	movs	r3, #1
 80082ac:	4631      	mov	r1, r6
 80082ae:	4628      	mov	r0, r5
 80082b0:	47b8      	blx	r7
 80082b2:	3001      	adds	r0, #1
 80082b4:	f43f af19 	beq.w	80080ea <_printf_float+0xc2>
 80082b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082bc:	4313      	orrs	r3, r2
 80082be:	d102      	bne.n	80082c6 <_printf_float+0x29e>
 80082c0:	6823      	ldr	r3, [r4, #0]
 80082c2:	07d9      	lsls	r1, r3, #31
 80082c4:	d5d8      	bpl.n	8008278 <_printf_float+0x250>
 80082c6:	ee18 3a10 	vmov	r3, s16
 80082ca:	4652      	mov	r2, sl
 80082cc:	4631      	mov	r1, r6
 80082ce:	4628      	mov	r0, r5
 80082d0:	47b8      	blx	r7
 80082d2:	3001      	adds	r0, #1
 80082d4:	f43f af09 	beq.w	80080ea <_printf_float+0xc2>
 80082d8:	f04f 0900 	mov.w	r9, #0
 80082dc:	f104 0a1a 	add.w	sl, r4, #26
 80082e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082e2:	425b      	negs	r3, r3
 80082e4:	454b      	cmp	r3, r9
 80082e6:	dc01      	bgt.n	80082ec <_printf_float+0x2c4>
 80082e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082ea:	e792      	b.n	8008212 <_printf_float+0x1ea>
 80082ec:	2301      	movs	r3, #1
 80082ee:	4652      	mov	r2, sl
 80082f0:	4631      	mov	r1, r6
 80082f2:	4628      	mov	r0, r5
 80082f4:	47b8      	blx	r7
 80082f6:	3001      	adds	r0, #1
 80082f8:	f43f aef7 	beq.w	80080ea <_printf_float+0xc2>
 80082fc:	f109 0901 	add.w	r9, r9, #1
 8008300:	e7ee      	b.n	80082e0 <_printf_float+0x2b8>
 8008302:	bf00      	nop
 8008304:	7fefffff 	.word	0x7fefffff
 8008308:	0800dd54 	.word	0x0800dd54
 800830c:	0800dd58 	.word	0x0800dd58
 8008310:	0800dd60 	.word	0x0800dd60
 8008314:	0800dd5c 	.word	0x0800dd5c
 8008318:	0800dd64 	.word	0x0800dd64
 800831c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800831e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008320:	429a      	cmp	r2, r3
 8008322:	bfa8      	it	ge
 8008324:	461a      	movge	r2, r3
 8008326:	2a00      	cmp	r2, #0
 8008328:	4691      	mov	r9, r2
 800832a:	dc37      	bgt.n	800839c <_printf_float+0x374>
 800832c:	f04f 0b00 	mov.w	fp, #0
 8008330:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008334:	f104 021a 	add.w	r2, r4, #26
 8008338:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800833a:	9305      	str	r3, [sp, #20]
 800833c:	eba3 0309 	sub.w	r3, r3, r9
 8008340:	455b      	cmp	r3, fp
 8008342:	dc33      	bgt.n	80083ac <_printf_float+0x384>
 8008344:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008348:	429a      	cmp	r2, r3
 800834a:	db3b      	blt.n	80083c4 <_printf_float+0x39c>
 800834c:	6823      	ldr	r3, [r4, #0]
 800834e:	07da      	lsls	r2, r3, #31
 8008350:	d438      	bmi.n	80083c4 <_printf_float+0x39c>
 8008352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008354:	9a05      	ldr	r2, [sp, #20]
 8008356:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008358:	1a9a      	subs	r2, r3, r2
 800835a:	eba3 0901 	sub.w	r9, r3, r1
 800835e:	4591      	cmp	r9, r2
 8008360:	bfa8      	it	ge
 8008362:	4691      	movge	r9, r2
 8008364:	f1b9 0f00 	cmp.w	r9, #0
 8008368:	dc35      	bgt.n	80083d6 <_printf_float+0x3ae>
 800836a:	f04f 0800 	mov.w	r8, #0
 800836e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008372:	f104 0a1a 	add.w	sl, r4, #26
 8008376:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800837a:	1a9b      	subs	r3, r3, r2
 800837c:	eba3 0309 	sub.w	r3, r3, r9
 8008380:	4543      	cmp	r3, r8
 8008382:	f77f af79 	ble.w	8008278 <_printf_float+0x250>
 8008386:	2301      	movs	r3, #1
 8008388:	4652      	mov	r2, sl
 800838a:	4631      	mov	r1, r6
 800838c:	4628      	mov	r0, r5
 800838e:	47b8      	blx	r7
 8008390:	3001      	adds	r0, #1
 8008392:	f43f aeaa 	beq.w	80080ea <_printf_float+0xc2>
 8008396:	f108 0801 	add.w	r8, r8, #1
 800839a:	e7ec      	b.n	8008376 <_printf_float+0x34e>
 800839c:	4613      	mov	r3, r2
 800839e:	4631      	mov	r1, r6
 80083a0:	4642      	mov	r2, r8
 80083a2:	4628      	mov	r0, r5
 80083a4:	47b8      	blx	r7
 80083a6:	3001      	adds	r0, #1
 80083a8:	d1c0      	bne.n	800832c <_printf_float+0x304>
 80083aa:	e69e      	b.n	80080ea <_printf_float+0xc2>
 80083ac:	2301      	movs	r3, #1
 80083ae:	4631      	mov	r1, r6
 80083b0:	4628      	mov	r0, r5
 80083b2:	9205      	str	r2, [sp, #20]
 80083b4:	47b8      	blx	r7
 80083b6:	3001      	adds	r0, #1
 80083b8:	f43f ae97 	beq.w	80080ea <_printf_float+0xc2>
 80083bc:	9a05      	ldr	r2, [sp, #20]
 80083be:	f10b 0b01 	add.w	fp, fp, #1
 80083c2:	e7b9      	b.n	8008338 <_printf_float+0x310>
 80083c4:	ee18 3a10 	vmov	r3, s16
 80083c8:	4652      	mov	r2, sl
 80083ca:	4631      	mov	r1, r6
 80083cc:	4628      	mov	r0, r5
 80083ce:	47b8      	blx	r7
 80083d0:	3001      	adds	r0, #1
 80083d2:	d1be      	bne.n	8008352 <_printf_float+0x32a>
 80083d4:	e689      	b.n	80080ea <_printf_float+0xc2>
 80083d6:	9a05      	ldr	r2, [sp, #20]
 80083d8:	464b      	mov	r3, r9
 80083da:	4442      	add	r2, r8
 80083dc:	4631      	mov	r1, r6
 80083de:	4628      	mov	r0, r5
 80083e0:	47b8      	blx	r7
 80083e2:	3001      	adds	r0, #1
 80083e4:	d1c1      	bne.n	800836a <_printf_float+0x342>
 80083e6:	e680      	b.n	80080ea <_printf_float+0xc2>
 80083e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083ea:	2a01      	cmp	r2, #1
 80083ec:	dc01      	bgt.n	80083f2 <_printf_float+0x3ca>
 80083ee:	07db      	lsls	r3, r3, #31
 80083f0:	d538      	bpl.n	8008464 <_printf_float+0x43c>
 80083f2:	2301      	movs	r3, #1
 80083f4:	4642      	mov	r2, r8
 80083f6:	4631      	mov	r1, r6
 80083f8:	4628      	mov	r0, r5
 80083fa:	47b8      	blx	r7
 80083fc:	3001      	adds	r0, #1
 80083fe:	f43f ae74 	beq.w	80080ea <_printf_float+0xc2>
 8008402:	ee18 3a10 	vmov	r3, s16
 8008406:	4652      	mov	r2, sl
 8008408:	4631      	mov	r1, r6
 800840a:	4628      	mov	r0, r5
 800840c:	47b8      	blx	r7
 800840e:	3001      	adds	r0, #1
 8008410:	f43f ae6b 	beq.w	80080ea <_printf_float+0xc2>
 8008414:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008418:	2200      	movs	r2, #0
 800841a:	2300      	movs	r3, #0
 800841c:	f7f8 fb7c 	bl	8000b18 <__aeabi_dcmpeq>
 8008420:	b9d8      	cbnz	r0, 800845a <_printf_float+0x432>
 8008422:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008424:	f108 0201 	add.w	r2, r8, #1
 8008428:	3b01      	subs	r3, #1
 800842a:	4631      	mov	r1, r6
 800842c:	4628      	mov	r0, r5
 800842e:	47b8      	blx	r7
 8008430:	3001      	adds	r0, #1
 8008432:	d10e      	bne.n	8008452 <_printf_float+0x42a>
 8008434:	e659      	b.n	80080ea <_printf_float+0xc2>
 8008436:	2301      	movs	r3, #1
 8008438:	4652      	mov	r2, sl
 800843a:	4631      	mov	r1, r6
 800843c:	4628      	mov	r0, r5
 800843e:	47b8      	blx	r7
 8008440:	3001      	adds	r0, #1
 8008442:	f43f ae52 	beq.w	80080ea <_printf_float+0xc2>
 8008446:	f108 0801 	add.w	r8, r8, #1
 800844a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800844c:	3b01      	subs	r3, #1
 800844e:	4543      	cmp	r3, r8
 8008450:	dcf1      	bgt.n	8008436 <_printf_float+0x40e>
 8008452:	464b      	mov	r3, r9
 8008454:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008458:	e6dc      	b.n	8008214 <_printf_float+0x1ec>
 800845a:	f04f 0800 	mov.w	r8, #0
 800845e:	f104 0a1a 	add.w	sl, r4, #26
 8008462:	e7f2      	b.n	800844a <_printf_float+0x422>
 8008464:	2301      	movs	r3, #1
 8008466:	4642      	mov	r2, r8
 8008468:	e7df      	b.n	800842a <_printf_float+0x402>
 800846a:	2301      	movs	r3, #1
 800846c:	464a      	mov	r2, r9
 800846e:	4631      	mov	r1, r6
 8008470:	4628      	mov	r0, r5
 8008472:	47b8      	blx	r7
 8008474:	3001      	adds	r0, #1
 8008476:	f43f ae38 	beq.w	80080ea <_printf_float+0xc2>
 800847a:	f108 0801 	add.w	r8, r8, #1
 800847e:	68e3      	ldr	r3, [r4, #12]
 8008480:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008482:	1a5b      	subs	r3, r3, r1
 8008484:	4543      	cmp	r3, r8
 8008486:	dcf0      	bgt.n	800846a <_printf_float+0x442>
 8008488:	e6fa      	b.n	8008280 <_printf_float+0x258>
 800848a:	f04f 0800 	mov.w	r8, #0
 800848e:	f104 0919 	add.w	r9, r4, #25
 8008492:	e7f4      	b.n	800847e <_printf_float+0x456>

08008494 <_printf_common>:
 8008494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008498:	4616      	mov	r6, r2
 800849a:	4699      	mov	r9, r3
 800849c:	688a      	ldr	r2, [r1, #8]
 800849e:	690b      	ldr	r3, [r1, #16]
 80084a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80084a4:	4293      	cmp	r3, r2
 80084a6:	bfb8      	it	lt
 80084a8:	4613      	movlt	r3, r2
 80084aa:	6033      	str	r3, [r6, #0]
 80084ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80084b0:	4607      	mov	r7, r0
 80084b2:	460c      	mov	r4, r1
 80084b4:	b10a      	cbz	r2, 80084ba <_printf_common+0x26>
 80084b6:	3301      	adds	r3, #1
 80084b8:	6033      	str	r3, [r6, #0]
 80084ba:	6823      	ldr	r3, [r4, #0]
 80084bc:	0699      	lsls	r1, r3, #26
 80084be:	bf42      	ittt	mi
 80084c0:	6833      	ldrmi	r3, [r6, #0]
 80084c2:	3302      	addmi	r3, #2
 80084c4:	6033      	strmi	r3, [r6, #0]
 80084c6:	6825      	ldr	r5, [r4, #0]
 80084c8:	f015 0506 	ands.w	r5, r5, #6
 80084cc:	d106      	bne.n	80084dc <_printf_common+0x48>
 80084ce:	f104 0a19 	add.w	sl, r4, #25
 80084d2:	68e3      	ldr	r3, [r4, #12]
 80084d4:	6832      	ldr	r2, [r6, #0]
 80084d6:	1a9b      	subs	r3, r3, r2
 80084d8:	42ab      	cmp	r3, r5
 80084da:	dc26      	bgt.n	800852a <_printf_common+0x96>
 80084dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80084e0:	1e13      	subs	r3, r2, #0
 80084e2:	6822      	ldr	r2, [r4, #0]
 80084e4:	bf18      	it	ne
 80084e6:	2301      	movne	r3, #1
 80084e8:	0692      	lsls	r2, r2, #26
 80084ea:	d42b      	bmi.n	8008544 <_printf_common+0xb0>
 80084ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80084f0:	4649      	mov	r1, r9
 80084f2:	4638      	mov	r0, r7
 80084f4:	47c0      	blx	r8
 80084f6:	3001      	adds	r0, #1
 80084f8:	d01e      	beq.n	8008538 <_printf_common+0xa4>
 80084fa:	6823      	ldr	r3, [r4, #0]
 80084fc:	68e5      	ldr	r5, [r4, #12]
 80084fe:	6832      	ldr	r2, [r6, #0]
 8008500:	f003 0306 	and.w	r3, r3, #6
 8008504:	2b04      	cmp	r3, #4
 8008506:	bf08      	it	eq
 8008508:	1aad      	subeq	r5, r5, r2
 800850a:	68a3      	ldr	r3, [r4, #8]
 800850c:	6922      	ldr	r2, [r4, #16]
 800850e:	bf0c      	ite	eq
 8008510:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008514:	2500      	movne	r5, #0
 8008516:	4293      	cmp	r3, r2
 8008518:	bfc4      	itt	gt
 800851a:	1a9b      	subgt	r3, r3, r2
 800851c:	18ed      	addgt	r5, r5, r3
 800851e:	2600      	movs	r6, #0
 8008520:	341a      	adds	r4, #26
 8008522:	42b5      	cmp	r5, r6
 8008524:	d11a      	bne.n	800855c <_printf_common+0xc8>
 8008526:	2000      	movs	r0, #0
 8008528:	e008      	b.n	800853c <_printf_common+0xa8>
 800852a:	2301      	movs	r3, #1
 800852c:	4652      	mov	r2, sl
 800852e:	4649      	mov	r1, r9
 8008530:	4638      	mov	r0, r7
 8008532:	47c0      	blx	r8
 8008534:	3001      	adds	r0, #1
 8008536:	d103      	bne.n	8008540 <_printf_common+0xac>
 8008538:	f04f 30ff 	mov.w	r0, #4294967295
 800853c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008540:	3501      	adds	r5, #1
 8008542:	e7c6      	b.n	80084d2 <_printf_common+0x3e>
 8008544:	18e1      	adds	r1, r4, r3
 8008546:	1c5a      	adds	r2, r3, #1
 8008548:	2030      	movs	r0, #48	; 0x30
 800854a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800854e:	4422      	add	r2, r4
 8008550:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008554:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008558:	3302      	adds	r3, #2
 800855a:	e7c7      	b.n	80084ec <_printf_common+0x58>
 800855c:	2301      	movs	r3, #1
 800855e:	4622      	mov	r2, r4
 8008560:	4649      	mov	r1, r9
 8008562:	4638      	mov	r0, r7
 8008564:	47c0      	blx	r8
 8008566:	3001      	adds	r0, #1
 8008568:	d0e6      	beq.n	8008538 <_printf_common+0xa4>
 800856a:	3601      	adds	r6, #1
 800856c:	e7d9      	b.n	8008522 <_printf_common+0x8e>
	...

08008570 <_printf_i>:
 8008570:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008574:	7e0f      	ldrb	r7, [r1, #24]
 8008576:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008578:	2f78      	cmp	r7, #120	; 0x78
 800857a:	4691      	mov	r9, r2
 800857c:	4680      	mov	r8, r0
 800857e:	460c      	mov	r4, r1
 8008580:	469a      	mov	sl, r3
 8008582:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008586:	d807      	bhi.n	8008598 <_printf_i+0x28>
 8008588:	2f62      	cmp	r7, #98	; 0x62
 800858a:	d80a      	bhi.n	80085a2 <_printf_i+0x32>
 800858c:	2f00      	cmp	r7, #0
 800858e:	f000 80d8 	beq.w	8008742 <_printf_i+0x1d2>
 8008592:	2f58      	cmp	r7, #88	; 0x58
 8008594:	f000 80a3 	beq.w	80086de <_printf_i+0x16e>
 8008598:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800859c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80085a0:	e03a      	b.n	8008618 <_printf_i+0xa8>
 80085a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80085a6:	2b15      	cmp	r3, #21
 80085a8:	d8f6      	bhi.n	8008598 <_printf_i+0x28>
 80085aa:	a101      	add	r1, pc, #4	; (adr r1, 80085b0 <_printf_i+0x40>)
 80085ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80085b0:	08008609 	.word	0x08008609
 80085b4:	0800861d 	.word	0x0800861d
 80085b8:	08008599 	.word	0x08008599
 80085bc:	08008599 	.word	0x08008599
 80085c0:	08008599 	.word	0x08008599
 80085c4:	08008599 	.word	0x08008599
 80085c8:	0800861d 	.word	0x0800861d
 80085cc:	08008599 	.word	0x08008599
 80085d0:	08008599 	.word	0x08008599
 80085d4:	08008599 	.word	0x08008599
 80085d8:	08008599 	.word	0x08008599
 80085dc:	08008729 	.word	0x08008729
 80085e0:	0800864d 	.word	0x0800864d
 80085e4:	0800870b 	.word	0x0800870b
 80085e8:	08008599 	.word	0x08008599
 80085ec:	08008599 	.word	0x08008599
 80085f0:	0800874b 	.word	0x0800874b
 80085f4:	08008599 	.word	0x08008599
 80085f8:	0800864d 	.word	0x0800864d
 80085fc:	08008599 	.word	0x08008599
 8008600:	08008599 	.word	0x08008599
 8008604:	08008713 	.word	0x08008713
 8008608:	682b      	ldr	r3, [r5, #0]
 800860a:	1d1a      	adds	r2, r3, #4
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	602a      	str	r2, [r5, #0]
 8008610:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008614:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008618:	2301      	movs	r3, #1
 800861a:	e0a3      	b.n	8008764 <_printf_i+0x1f4>
 800861c:	6820      	ldr	r0, [r4, #0]
 800861e:	6829      	ldr	r1, [r5, #0]
 8008620:	0606      	lsls	r6, r0, #24
 8008622:	f101 0304 	add.w	r3, r1, #4
 8008626:	d50a      	bpl.n	800863e <_printf_i+0xce>
 8008628:	680e      	ldr	r6, [r1, #0]
 800862a:	602b      	str	r3, [r5, #0]
 800862c:	2e00      	cmp	r6, #0
 800862e:	da03      	bge.n	8008638 <_printf_i+0xc8>
 8008630:	232d      	movs	r3, #45	; 0x2d
 8008632:	4276      	negs	r6, r6
 8008634:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008638:	485e      	ldr	r0, [pc, #376]	; (80087b4 <_printf_i+0x244>)
 800863a:	230a      	movs	r3, #10
 800863c:	e019      	b.n	8008672 <_printf_i+0x102>
 800863e:	680e      	ldr	r6, [r1, #0]
 8008640:	602b      	str	r3, [r5, #0]
 8008642:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008646:	bf18      	it	ne
 8008648:	b236      	sxthne	r6, r6
 800864a:	e7ef      	b.n	800862c <_printf_i+0xbc>
 800864c:	682b      	ldr	r3, [r5, #0]
 800864e:	6820      	ldr	r0, [r4, #0]
 8008650:	1d19      	adds	r1, r3, #4
 8008652:	6029      	str	r1, [r5, #0]
 8008654:	0601      	lsls	r1, r0, #24
 8008656:	d501      	bpl.n	800865c <_printf_i+0xec>
 8008658:	681e      	ldr	r6, [r3, #0]
 800865a:	e002      	b.n	8008662 <_printf_i+0xf2>
 800865c:	0646      	lsls	r6, r0, #25
 800865e:	d5fb      	bpl.n	8008658 <_printf_i+0xe8>
 8008660:	881e      	ldrh	r6, [r3, #0]
 8008662:	4854      	ldr	r0, [pc, #336]	; (80087b4 <_printf_i+0x244>)
 8008664:	2f6f      	cmp	r7, #111	; 0x6f
 8008666:	bf0c      	ite	eq
 8008668:	2308      	moveq	r3, #8
 800866a:	230a      	movne	r3, #10
 800866c:	2100      	movs	r1, #0
 800866e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008672:	6865      	ldr	r5, [r4, #4]
 8008674:	60a5      	str	r5, [r4, #8]
 8008676:	2d00      	cmp	r5, #0
 8008678:	bfa2      	ittt	ge
 800867a:	6821      	ldrge	r1, [r4, #0]
 800867c:	f021 0104 	bicge.w	r1, r1, #4
 8008680:	6021      	strge	r1, [r4, #0]
 8008682:	b90e      	cbnz	r6, 8008688 <_printf_i+0x118>
 8008684:	2d00      	cmp	r5, #0
 8008686:	d04d      	beq.n	8008724 <_printf_i+0x1b4>
 8008688:	4615      	mov	r5, r2
 800868a:	fbb6 f1f3 	udiv	r1, r6, r3
 800868e:	fb03 6711 	mls	r7, r3, r1, r6
 8008692:	5dc7      	ldrb	r7, [r0, r7]
 8008694:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008698:	4637      	mov	r7, r6
 800869a:	42bb      	cmp	r3, r7
 800869c:	460e      	mov	r6, r1
 800869e:	d9f4      	bls.n	800868a <_printf_i+0x11a>
 80086a0:	2b08      	cmp	r3, #8
 80086a2:	d10b      	bne.n	80086bc <_printf_i+0x14c>
 80086a4:	6823      	ldr	r3, [r4, #0]
 80086a6:	07de      	lsls	r6, r3, #31
 80086a8:	d508      	bpl.n	80086bc <_printf_i+0x14c>
 80086aa:	6923      	ldr	r3, [r4, #16]
 80086ac:	6861      	ldr	r1, [r4, #4]
 80086ae:	4299      	cmp	r1, r3
 80086b0:	bfde      	ittt	le
 80086b2:	2330      	movle	r3, #48	; 0x30
 80086b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80086b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80086bc:	1b52      	subs	r2, r2, r5
 80086be:	6122      	str	r2, [r4, #16]
 80086c0:	f8cd a000 	str.w	sl, [sp]
 80086c4:	464b      	mov	r3, r9
 80086c6:	aa03      	add	r2, sp, #12
 80086c8:	4621      	mov	r1, r4
 80086ca:	4640      	mov	r0, r8
 80086cc:	f7ff fee2 	bl	8008494 <_printf_common>
 80086d0:	3001      	adds	r0, #1
 80086d2:	d14c      	bne.n	800876e <_printf_i+0x1fe>
 80086d4:	f04f 30ff 	mov.w	r0, #4294967295
 80086d8:	b004      	add	sp, #16
 80086da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086de:	4835      	ldr	r0, [pc, #212]	; (80087b4 <_printf_i+0x244>)
 80086e0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80086e4:	6829      	ldr	r1, [r5, #0]
 80086e6:	6823      	ldr	r3, [r4, #0]
 80086e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80086ec:	6029      	str	r1, [r5, #0]
 80086ee:	061d      	lsls	r5, r3, #24
 80086f0:	d514      	bpl.n	800871c <_printf_i+0x1ac>
 80086f2:	07df      	lsls	r7, r3, #31
 80086f4:	bf44      	itt	mi
 80086f6:	f043 0320 	orrmi.w	r3, r3, #32
 80086fa:	6023      	strmi	r3, [r4, #0]
 80086fc:	b91e      	cbnz	r6, 8008706 <_printf_i+0x196>
 80086fe:	6823      	ldr	r3, [r4, #0]
 8008700:	f023 0320 	bic.w	r3, r3, #32
 8008704:	6023      	str	r3, [r4, #0]
 8008706:	2310      	movs	r3, #16
 8008708:	e7b0      	b.n	800866c <_printf_i+0xfc>
 800870a:	6823      	ldr	r3, [r4, #0]
 800870c:	f043 0320 	orr.w	r3, r3, #32
 8008710:	6023      	str	r3, [r4, #0]
 8008712:	2378      	movs	r3, #120	; 0x78
 8008714:	4828      	ldr	r0, [pc, #160]	; (80087b8 <_printf_i+0x248>)
 8008716:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800871a:	e7e3      	b.n	80086e4 <_printf_i+0x174>
 800871c:	0659      	lsls	r1, r3, #25
 800871e:	bf48      	it	mi
 8008720:	b2b6      	uxthmi	r6, r6
 8008722:	e7e6      	b.n	80086f2 <_printf_i+0x182>
 8008724:	4615      	mov	r5, r2
 8008726:	e7bb      	b.n	80086a0 <_printf_i+0x130>
 8008728:	682b      	ldr	r3, [r5, #0]
 800872a:	6826      	ldr	r6, [r4, #0]
 800872c:	6961      	ldr	r1, [r4, #20]
 800872e:	1d18      	adds	r0, r3, #4
 8008730:	6028      	str	r0, [r5, #0]
 8008732:	0635      	lsls	r5, r6, #24
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	d501      	bpl.n	800873c <_printf_i+0x1cc>
 8008738:	6019      	str	r1, [r3, #0]
 800873a:	e002      	b.n	8008742 <_printf_i+0x1d2>
 800873c:	0670      	lsls	r0, r6, #25
 800873e:	d5fb      	bpl.n	8008738 <_printf_i+0x1c8>
 8008740:	8019      	strh	r1, [r3, #0]
 8008742:	2300      	movs	r3, #0
 8008744:	6123      	str	r3, [r4, #16]
 8008746:	4615      	mov	r5, r2
 8008748:	e7ba      	b.n	80086c0 <_printf_i+0x150>
 800874a:	682b      	ldr	r3, [r5, #0]
 800874c:	1d1a      	adds	r2, r3, #4
 800874e:	602a      	str	r2, [r5, #0]
 8008750:	681d      	ldr	r5, [r3, #0]
 8008752:	6862      	ldr	r2, [r4, #4]
 8008754:	2100      	movs	r1, #0
 8008756:	4628      	mov	r0, r5
 8008758:	f7f7 fd6a 	bl	8000230 <memchr>
 800875c:	b108      	cbz	r0, 8008762 <_printf_i+0x1f2>
 800875e:	1b40      	subs	r0, r0, r5
 8008760:	6060      	str	r0, [r4, #4]
 8008762:	6863      	ldr	r3, [r4, #4]
 8008764:	6123      	str	r3, [r4, #16]
 8008766:	2300      	movs	r3, #0
 8008768:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800876c:	e7a8      	b.n	80086c0 <_printf_i+0x150>
 800876e:	6923      	ldr	r3, [r4, #16]
 8008770:	462a      	mov	r2, r5
 8008772:	4649      	mov	r1, r9
 8008774:	4640      	mov	r0, r8
 8008776:	47d0      	blx	sl
 8008778:	3001      	adds	r0, #1
 800877a:	d0ab      	beq.n	80086d4 <_printf_i+0x164>
 800877c:	6823      	ldr	r3, [r4, #0]
 800877e:	079b      	lsls	r3, r3, #30
 8008780:	d413      	bmi.n	80087aa <_printf_i+0x23a>
 8008782:	68e0      	ldr	r0, [r4, #12]
 8008784:	9b03      	ldr	r3, [sp, #12]
 8008786:	4298      	cmp	r0, r3
 8008788:	bfb8      	it	lt
 800878a:	4618      	movlt	r0, r3
 800878c:	e7a4      	b.n	80086d8 <_printf_i+0x168>
 800878e:	2301      	movs	r3, #1
 8008790:	4632      	mov	r2, r6
 8008792:	4649      	mov	r1, r9
 8008794:	4640      	mov	r0, r8
 8008796:	47d0      	blx	sl
 8008798:	3001      	adds	r0, #1
 800879a:	d09b      	beq.n	80086d4 <_printf_i+0x164>
 800879c:	3501      	adds	r5, #1
 800879e:	68e3      	ldr	r3, [r4, #12]
 80087a0:	9903      	ldr	r1, [sp, #12]
 80087a2:	1a5b      	subs	r3, r3, r1
 80087a4:	42ab      	cmp	r3, r5
 80087a6:	dcf2      	bgt.n	800878e <_printf_i+0x21e>
 80087a8:	e7eb      	b.n	8008782 <_printf_i+0x212>
 80087aa:	2500      	movs	r5, #0
 80087ac:	f104 0619 	add.w	r6, r4, #25
 80087b0:	e7f5      	b.n	800879e <_printf_i+0x22e>
 80087b2:	bf00      	nop
 80087b4:	0800dd66 	.word	0x0800dd66
 80087b8:	0800dd77 	.word	0x0800dd77

080087bc <_scanf_float>:
 80087bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087c0:	b087      	sub	sp, #28
 80087c2:	4617      	mov	r7, r2
 80087c4:	9303      	str	r3, [sp, #12]
 80087c6:	688b      	ldr	r3, [r1, #8]
 80087c8:	1e5a      	subs	r2, r3, #1
 80087ca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80087ce:	bf83      	ittte	hi
 80087d0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80087d4:	195b      	addhi	r3, r3, r5
 80087d6:	9302      	strhi	r3, [sp, #8]
 80087d8:	2300      	movls	r3, #0
 80087da:	bf86      	itte	hi
 80087dc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80087e0:	608b      	strhi	r3, [r1, #8]
 80087e2:	9302      	strls	r3, [sp, #8]
 80087e4:	680b      	ldr	r3, [r1, #0]
 80087e6:	468b      	mov	fp, r1
 80087e8:	2500      	movs	r5, #0
 80087ea:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80087ee:	f84b 3b1c 	str.w	r3, [fp], #28
 80087f2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80087f6:	4680      	mov	r8, r0
 80087f8:	460c      	mov	r4, r1
 80087fa:	465e      	mov	r6, fp
 80087fc:	46aa      	mov	sl, r5
 80087fe:	46a9      	mov	r9, r5
 8008800:	9501      	str	r5, [sp, #4]
 8008802:	68a2      	ldr	r2, [r4, #8]
 8008804:	b152      	cbz	r2, 800881c <_scanf_float+0x60>
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	2b4e      	cmp	r3, #78	; 0x4e
 800880c:	d864      	bhi.n	80088d8 <_scanf_float+0x11c>
 800880e:	2b40      	cmp	r3, #64	; 0x40
 8008810:	d83c      	bhi.n	800888c <_scanf_float+0xd0>
 8008812:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008816:	b2c8      	uxtb	r0, r1
 8008818:	280e      	cmp	r0, #14
 800881a:	d93a      	bls.n	8008892 <_scanf_float+0xd6>
 800881c:	f1b9 0f00 	cmp.w	r9, #0
 8008820:	d003      	beq.n	800882a <_scanf_float+0x6e>
 8008822:	6823      	ldr	r3, [r4, #0]
 8008824:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008828:	6023      	str	r3, [r4, #0]
 800882a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800882e:	f1ba 0f01 	cmp.w	sl, #1
 8008832:	f200 8113 	bhi.w	8008a5c <_scanf_float+0x2a0>
 8008836:	455e      	cmp	r6, fp
 8008838:	f200 8105 	bhi.w	8008a46 <_scanf_float+0x28a>
 800883c:	2501      	movs	r5, #1
 800883e:	4628      	mov	r0, r5
 8008840:	b007      	add	sp, #28
 8008842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008846:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800884a:	2a0d      	cmp	r2, #13
 800884c:	d8e6      	bhi.n	800881c <_scanf_float+0x60>
 800884e:	a101      	add	r1, pc, #4	; (adr r1, 8008854 <_scanf_float+0x98>)
 8008850:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008854:	08008993 	.word	0x08008993
 8008858:	0800881d 	.word	0x0800881d
 800885c:	0800881d 	.word	0x0800881d
 8008860:	0800881d 	.word	0x0800881d
 8008864:	080089f3 	.word	0x080089f3
 8008868:	080089cb 	.word	0x080089cb
 800886c:	0800881d 	.word	0x0800881d
 8008870:	0800881d 	.word	0x0800881d
 8008874:	080089a1 	.word	0x080089a1
 8008878:	0800881d 	.word	0x0800881d
 800887c:	0800881d 	.word	0x0800881d
 8008880:	0800881d 	.word	0x0800881d
 8008884:	0800881d 	.word	0x0800881d
 8008888:	08008959 	.word	0x08008959
 800888c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008890:	e7db      	b.n	800884a <_scanf_float+0x8e>
 8008892:	290e      	cmp	r1, #14
 8008894:	d8c2      	bhi.n	800881c <_scanf_float+0x60>
 8008896:	a001      	add	r0, pc, #4	; (adr r0, 800889c <_scanf_float+0xe0>)
 8008898:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800889c:	0800894b 	.word	0x0800894b
 80088a0:	0800881d 	.word	0x0800881d
 80088a4:	0800894b 	.word	0x0800894b
 80088a8:	080089df 	.word	0x080089df
 80088ac:	0800881d 	.word	0x0800881d
 80088b0:	080088f9 	.word	0x080088f9
 80088b4:	08008935 	.word	0x08008935
 80088b8:	08008935 	.word	0x08008935
 80088bc:	08008935 	.word	0x08008935
 80088c0:	08008935 	.word	0x08008935
 80088c4:	08008935 	.word	0x08008935
 80088c8:	08008935 	.word	0x08008935
 80088cc:	08008935 	.word	0x08008935
 80088d0:	08008935 	.word	0x08008935
 80088d4:	08008935 	.word	0x08008935
 80088d8:	2b6e      	cmp	r3, #110	; 0x6e
 80088da:	d809      	bhi.n	80088f0 <_scanf_float+0x134>
 80088dc:	2b60      	cmp	r3, #96	; 0x60
 80088de:	d8b2      	bhi.n	8008846 <_scanf_float+0x8a>
 80088e0:	2b54      	cmp	r3, #84	; 0x54
 80088e2:	d077      	beq.n	80089d4 <_scanf_float+0x218>
 80088e4:	2b59      	cmp	r3, #89	; 0x59
 80088e6:	d199      	bne.n	800881c <_scanf_float+0x60>
 80088e8:	2d07      	cmp	r5, #7
 80088ea:	d197      	bne.n	800881c <_scanf_float+0x60>
 80088ec:	2508      	movs	r5, #8
 80088ee:	e029      	b.n	8008944 <_scanf_float+0x188>
 80088f0:	2b74      	cmp	r3, #116	; 0x74
 80088f2:	d06f      	beq.n	80089d4 <_scanf_float+0x218>
 80088f4:	2b79      	cmp	r3, #121	; 0x79
 80088f6:	e7f6      	b.n	80088e6 <_scanf_float+0x12a>
 80088f8:	6821      	ldr	r1, [r4, #0]
 80088fa:	05c8      	lsls	r0, r1, #23
 80088fc:	d51a      	bpl.n	8008934 <_scanf_float+0x178>
 80088fe:	9b02      	ldr	r3, [sp, #8]
 8008900:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008904:	6021      	str	r1, [r4, #0]
 8008906:	f109 0901 	add.w	r9, r9, #1
 800890a:	b11b      	cbz	r3, 8008914 <_scanf_float+0x158>
 800890c:	3b01      	subs	r3, #1
 800890e:	3201      	adds	r2, #1
 8008910:	9302      	str	r3, [sp, #8]
 8008912:	60a2      	str	r2, [r4, #8]
 8008914:	68a3      	ldr	r3, [r4, #8]
 8008916:	3b01      	subs	r3, #1
 8008918:	60a3      	str	r3, [r4, #8]
 800891a:	6923      	ldr	r3, [r4, #16]
 800891c:	3301      	adds	r3, #1
 800891e:	6123      	str	r3, [r4, #16]
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	3b01      	subs	r3, #1
 8008924:	2b00      	cmp	r3, #0
 8008926:	607b      	str	r3, [r7, #4]
 8008928:	f340 8084 	ble.w	8008a34 <_scanf_float+0x278>
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	3301      	adds	r3, #1
 8008930:	603b      	str	r3, [r7, #0]
 8008932:	e766      	b.n	8008802 <_scanf_float+0x46>
 8008934:	eb1a 0f05 	cmn.w	sl, r5
 8008938:	f47f af70 	bne.w	800881c <_scanf_float+0x60>
 800893c:	6822      	ldr	r2, [r4, #0]
 800893e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008942:	6022      	str	r2, [r4, #0]
 8008944:	f806 3b01 	strb.w	r3, [r6], #1
 8008948:	e7e4      	b.n	8008914 <_scanf_float+0x158>
 800894a:	6822      	ldr	r2, [r4, #0]
 800894c:	0610      	lsls	r0, r2, #24
 800894e:	f57f af65 	bpl.w	800881c <_scanf_float+0x60>
 8008952:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008956:	e7f4      	b.n	8008942 <_scanf_float+0x186>
 8008958:	f1ba 0f00 	cmp.w	sl, #0
 800895c:	d10e      	bne.n	800897c <_scanf_float+0x1c0>
 800895e:	f1b9 0f00 	cmp.w	r9, #0
 8008962:	d10e      	bne.n	8008982 <_scanf_float+0x1c6>
 8008964:	6822      	ldr	r2, [r4, #0]
 8008966:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800896a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800896e:	d108      	bne.n	8008982 <_scanf_float+0x1c6>
 8008970:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008974:	6022      	str	r2, [r4, #0]
 8008976:	f04f 0a01 	mov.w	sl, #1
 800897a:	e7e3      	b.n	8008944 <_scanf_float+0x188>
 800897c:	f1ba 0f02 	cmp.w	sl, #2
 8008980:	d055      	beq.n	8008a2e <_scanf_float+0x272>
 8008982:	2d01      	cmp	r5, #1
 8008984:	d002      	beq.n	800898c <_scanf_float+0x1d0>
 8008986:	2d04      	cmp	r5, #4
 8008988:	f47f af48 	bne.w	800881c <_scanf_float+0x60>
 800898c:	3501      	adds	r5, #1
 800898e:	b2ed      	uxtb	r5, r5
 8008990:	e7d8      	b.n	8008944 <_scanf_float+0x188>
 8008992:	f1ba 0f01 	cmp.w	sl, #1
 8008996:	f47f af41 	bne.w	800881c <_scanf_float+0x60>
 800899a:	f04f 0a02 	mov.w	sl, #2
 800899e:	e7d1      	b.n	8008944 <_scanf_float+0x188>
 80089a0:	b97d      	cbnz	r5, 80089c2 <_scanf_float+0x206>
 80089a2:	f1b9 0f00 	cmp.w	r9, #0
 80089a6:	f47f af3c 	bne.w	8008822 <_scanf_float+0x66>
 80089aa:	6822      	ldr	r2, [r4, #0]
 80089ac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80089b0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80089b4:	f47f af39 	bne.w	800882a <_scanf_float+0x6e>
 80089b8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80089bc:	6022      	str	r2, [r4, #0]
 80089be:	2501      	movs	r5, #1
 80089c0:	e7c0      	b.n	8008944 <_scanf_float+0x188>
 80089c2:	2d03      	cmp	r5, #3
 80089c4:	d0e2      	beq.n	800898c <_scanf_float+0x1d0>
 80089c6:	2d05      	cmp	r5, #5
 80089c8:	e7de      	b.n	8008988 <_scanf_float+0x1cc>
 80089ca:	2d02      	cmp	r5, #2
 80089cc:	f47f af26 	bne.w	800881c <_scanf_float+0x60>
 80089d0:	2503      	movs	r5, #3
 80089d2:	e7b7      	b.n	8008944 <_scanf_float+0x188>
 80089d4:	2d06      	cmp	r5, #6
 80089d6:	f47f af21 	bne.w	800881c <_scanf_float+0x60>
 80089da:	2507      	movs	r5, #7
 80089dc:	e7b2      	b.n	8008944 <_scanf_float+0x188>
 80089de:	6822      	ldr	r2, [r4, #0]
 80089e0:	0591      	lsls	r1, r2, #22
 80089e2:	f57f af1b 	bpl.w	800881c <_scanf_float+0x60>
 80089e6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80089ea:	6022      	str	r2, [r4, #0]
 80089ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80089f0:	e7a8      	b.n	8008944 <_scanf_float+0x188>
 80089f2:	6822      	ldr	r2, [r4, #0]
 80089f4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80089f8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80089fc:	d006      	beq.n	8008a0c <_scanf_float+0x250>
 80089fe:	0550      	lsls	r0, r2, #21
 8008a00:	f57f af0c 	bpl.w	800881c <_scanf_float+0x60>
 8008a04:	f1b9 0f00 	cmp.w	r9, #0
 8008a08:	f43f af0f 	beq.w	800882a <_scanf_float+0x6e>
 8008a0c:	0591      	lsls	r1, r2, #22
 8008a0e:	bf58      	it	pl
 8008a10:	9901      	ldrpl	r1, [sp, #4]
 8008a12:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008a16:	bf58      	it	pl
 8008a18:	eba9 0101 	subpl.w	r1, r9, r1
 8008a1c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008a20:	bf58      	it	pl
 8008a22:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008a26:	6022      	str	r2, [r4, #0]
 8008a28:	f04f 0900 	mov.w	r9, #0
 8008a2c:	e78a      	b.n	8008944 <_scanf_float+0x188>
 8008a2e:	f04f 0a03 	mov.w	sl, #3
 8008a32:	e787      	b.n	8008944 <_scanf_float+0x188>
 8008a34:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008a38:	4639      	mov	r1, r7
 8008a3a:	4640      	mov	r0, r8
 8008a3c:	4798      	blx	r3
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	f43f aedf 	beq.w	8008802 <_scanf_float+0x46>
 8008a44:	e6ea      	b.n	800881c <_scanf_float+0x60>
 8008a46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a4e:	463a      	mov	r2, r7
 8008a50:	4640      	mov	r0, r8
 8008a52:	4798      	blx	r3
 8008a54:	6923      	ldr	r3, [r4, #16]
 8008a56:	3b01      	subs	r3, #1
 8008a58:	6123      	str	r3, [r4, #16]
 8008a5a:	e6ec      	b.n	8008836 <_scanf_float+0x7a>
 8008a5c:	1e6b      	subs	r3, r5, #1
 8008a5e:	2b06      	cmp	r3, #6
 8008a60:	d825      	bhi.n	8008aae <_scanf_float+0x2f2>
 8008a62:	2d02      	cmp	r5, #2
 8008a64:	d836      	bhi.n	8008ad4 <_scanf_float+0x318>
 8008a66:	455e      	cmp	r6, fp
 8008a68:	f67f aee8 	bls.w	800883c <_scanf_float+0x80>
 8008a6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a70:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a74:	463a      	mov	r2, r7
 8008a76:	4640      	mov	r0, r8
 8008a78:	4798      	blx	r3
 8008a7a:	6923      	ldr	r3, [r4, #16]
 8008a7c:	3b01      	subs	r3, #1
 8008a7e:	6123      	str	r3, [r4, #16]
 8008a80:	e7f1      	b.n	8008a66 <_scanf_float+0x2aa>
 8008a82:	9802      	ldr	r0, [sp, #8]
 8008a84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a88:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008a8c:	9002      	str	r0, [sp, #8]
 8008a8e:	463a      	mov	r2, r7
 8008a90:	4640      	mov	r0, r8
 8008a92:	4798      	blx	r3
 8008a94:	6923      	ldr	r3, [r4, #16]
 8008a96:	3b01      	subs	r3, #1
 8008a98:	6123      	str	r3, [r4, #16]
 8008a9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a9e:	fa5f fa8a 	uxtb.w	sl, sl
 8008aa2:	f1ba 0f02 	cmp.w	sl, #2
 8008aa6:	d1ec      	bne.n	8008a82 <_scanf_float+0x2c6>
 8008aa8:	3d03      	subs	r5, #3
 8008aaa:	b2ed      	uxtb	r5, r5
 8008aac:	1b76      	subs	r6, r6, r5
 8008aae:	6823      	ldr	r3, [r4, #0]
 8008ab0:	05da      	lsls	r2, r3, #23
 8008ab2:	d52f      	bpl.n	8008b14 <_scanf_float+0x358>
 8008ab4:	055b      	lsls	r3, r3, #21
 8008ab6:	d510      	bpl.n	8008ada <_scanf_float+0x31e>
 8008ab8:	455e      	cmp	r6, fp
 8008aba:	f67f aebf 	bls.w	800883c <_scanf_float+0x80>
 8008abe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ac2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ac6:	463a      	mov	r2, r7
 8008ac8:	4640      	mov	r0, r8
 8008aca:	4798      	blx	r3
 8008acc:	6923      	ldr	r3, [r4, #16]
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	6123      	str	r3, [r4, #16]
 8008ad2:	e7f1      	b.n	8008ab8 <_scanf_float+0x2fc>
 8008ad4:	46aa      	mov	sl, r5
 8008ad6:	9602      	str	r6, [sp, #8]
 8008ad8:	e7df      	b.n	8008a9a <_scanf_float+0x2de>
 8008ada:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008ade:	6923      	ldr	r3, [r4, #16]
 8008ae0:	2965      	cmp	r1, #101	; 0x65
 8008ae2:	f103 33ff 	add.w	r3, r3, #4294967295
 8008ae6:	f106 35ff 	add.w	r5, r6, #4294967295
 8008aea:	6123      	str	r3, [r4, #16]
 8008aec:	d00c      	beq.n	8008b08 <_scanf_float+0x34c>
 8008aee:	2945      	cmp	r1, #69	; 0x45
 8008af0:	d00a      	beq.n	8008b08 <_scanf_float+0x34c>
 8008af2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008af6:	463a      	mov	r2, r7
 8008af8:	4640      	mov	r0, r8
 8008afa:	4798      	blx	r3
 8008afc:	6923      	ldr	r3, [r4, #16]
 8008afe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008b02:	3b01      	subs	r3, #1
 8008b04:	1eb5      	subs	r5, r6, #2
 8008b06:	6123      	str	r3, [r4, #16]
 8008b08:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b0c:	463a      	mov	r2, r7
 8008b0e:	4640      	mov	r0, r8
 8008b10:	4798      	blx	r3
 8008b12:	462e      	mov	r6, r5
 8008b14:	6825      	ldr	r5, [r4, #0]
 8008b16:	f015 0510 	ands.w	r5, r5, #16
 8008b1a:	d159      	bne.n	8008bd0 <_scanf_float+0x414>
 8008b1c:	7035      	strb	r5, [r6, #0]
 8008b1e:	6823      	ldr	r3, [r4, #0]
 8008b20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008b24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b28:	d11b      	bne.n	8008b62 <_scanf_float+0x3a6>
 8008b2a:	9b01      	ldr	r3, [sp, #4]
 8008b2c:	454b      	cmp	r3, r9
 8008b2e:	eba3 0209 	sub.w	r2, r3, r9
 8008b32:	d123      	bne.n	8008b7c <_scanf_float+0x3c0>
 8008b34:	2200      	movs	r2, #0
 8008b36:	4659      	mov	r1, fp
 8008b38:	4640      	mov	r0, r8
 8008b3a:	f000 feaf 	bl	800989c <_strtod_r>
 8008b3e:	6822      	ldr	r2, [r4, #0]
 8008b40:	9b03      	ldr	r3, [sp, #12]
 8008b42:	f012 0f02 	tst.w	r2, #2
 8008b46:	ec57 6b10 	vmov	r6, r7, d0
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	d021      	beq.n	8008b92 <_scanf_float+0x3d6>
 8008b4e:	9903      	ldr	r1, [sp, #12]
 8008b50:	1d1a      	adds	r2, r3, #4
 8008b52:	600a      	str	r2, [r1, #0]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	e9c3 6700 	strd	r6, r7, [r3]
 8008b5a:	68e3      	ldr	r3, [r4, #12]
 8008b5c:	3301      	adds	r3, #1
 8008b5e:	60e3      	str	r3, [r4, #12]
 8008b60:	e66d      	b.n	800883e <_scanf_float+0x82>
 8008b62:	9b04      	ldr	r3, [sp, #16]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d0e5      	beq.n	8008b34 <_scanf_float+0x378>
 8008b68:	9905      	ldr	r1, [sp, #20]
 8008b6a:	230a      	movs	r3, #10
 8008b6c:	462a      	mov	r2, r5
 8008b6e:	3101      	adds	r1, #1
 8008b70:	4640      	mov	r0, r8
 8008b72:	f000 ff1b 	bl	80099ac <_strtol_r>
 8008b76:	9b04      	ldr	r3, [sp, #16]
 8008b78:	9e05      	ldr	r6, [sp, #20]
 8008b7a:	1ac2      	subs	r2, r0, r3
 8008b7c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008b80:	429e      	cmp	r6, r3
 8008b82:	bf28      	it	cs
 8008b84:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008b88:	4912      	ldr	r1, [pc, #72]	; (8008bd4 <_scanf_float+0x418>)
 8008b8a:	4630      	mov	r0, r6
 8008b8c:	f000 f844 	bl	8008c18 <siprintf>
 8008b90:	e7d0      	b.n	8008b34 <_scanf_float+0x378>
 8008b92:	9903      	ldr	r1, [sp, #12]
 8008b94:	f012 0f04 	tst.w	r2, #4
 8008b98:	f103 0204 	add.w	r2, r3, #4
 8008b9c:	600a      	str	r2, [r1, #0]
 8008b9e:	d1d9      	bne.n	8008b54 <_scanf_float+0x398>
 8008ba0:	f8d3 8000 	ldr.w	r8, [r3]
 8008ba4:	ee10 2a10 	vmov	r2, s0
 8008ba8:	ee10 0a10 	vmov	r0, s0
 8008bac:	463b      	mov	r3, r7
 8008bae:	4639      	mov	r1, r7
 8008bb0:	f7f7 ffe4 	bl	8000b7c <__aeabi_dcmpun>
 8008bb4:	b128      	cbz	r0, 8008bc2 <_scanf_float+0x406>
 8008bb6:	4808      	ldr	r0, [pc, #32]	; (8008bd8 <_scanf_float+0x41c>)
 8008bb8:	f000 f828 	bl	8008c0c <nanf>
 8008bbc:	ed88 0a00 	vstr	s0, [r8]
 8008bc0:	e7cb      	b.n	8008b5a <_scanf_float+0x39e>
 8008bc2:	4630      	mov	r0, r6
 8008bc4:	4639      	mov	r1, r7
 8008bc6:	f7f8 f837 	bl	8000c38 <__aeabi_d2f>
 8008bca:	f8c8 0000 	str.w	r0, [r8]
 8008bce:	e7c4      	b.n	8008b5a <_scanf_float+0x39e>
 8008bd0:	2500      	movs	r5, #0
 8008bd2:	e634      	b.n	800883e <_scanf_float+0x82>
 8008bd4:	0800dd88 	.word	0x0800dd88
 8008bd8:	0800e1f8 	.word	0x0800e1f8

08008bdc <iprintf>:
 8008bdc:	b40f      	push	{r0, r1, r2, r3}
 8008bde:	4b0a      	ldr	r3, [pc, #40]	; (8008c08 <iprintf+0x2c>)
 8008be0:	b513      	push	{r0, r1, r4, lr}
 8008be2:	681c      	ldr	r4, [r3, #0]
 8008be4:	b124      	cbz	r4, 8008bf0 <iprintf+0x14>
 8008be6:	69a3      	ldr	r3, [r4, #24]
 8008be8:	b913      	cbnz	r3, 8008bf0 <iprintf+0x14>
 8008bea:	4620      	mov	r0, r4
 8008bec:	f001 fdb2 	bl	800a754 <__sinit>
 8008bf0:	ab05      	add	r3, sp, #20
 8008bf2:	9a04      	ldr	r2, [sp, #16]
 8008bf4:	68a1      	ldr	r1, [r4, #8]
 8008bf6:	9301      	str	r3, [sp, #4]
 8008bf8:	4620      	mov	r0, r4
 8008bfa:	f003 f925 	bl	800be48 <_vfiprintf_r>
 8008bfe:	b002      	add	sp, #8
 8008c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c04:	b004      	add	sp, #16
 8008c06:	4770      	bx	lr
 8008c08:	2000001c 	.word	0x2000001c

08008c0c <nanf>:
 8008c0c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008c14 <nanf+0x8>
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	7fc00000 	.word	0x7fc00000

08008c18 <siprintf>:
 8008c18:	b40e      	push	{r1, r2, r3}
 8008c1a:	b500      	push	{lr}
 8008c1c:	b09c      	sub	sp, #112	; 0x70
 8008c1e:	ab1d      	add	r3, sp, #116	; 0x74
 8008c20:	9002      	str	r0, [sp, #8]
 8008c22:	9006      	str	r0, [sp, #24]
 8008c24:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008c28:	4809      	ldr	r0, [pc, #36]	; (8008c50 <siprintf+0x38>)
 8008c2a:	9107      	str	r1, [sp, #28]
 8008c2c:	9104      	str	r1, [sp, #16]
 8008c2e:	4909      	ldr	r1, [pc, #36]	; (8008c54 <siprintf+0x3c>)
 8008c30:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c34:	9105      	str	r1, [sp, #20]
 8008c36:	6800      	ldr	r0, [r0, #0]
 8008c38:	9301      	str	r3, [sp, #4]
 8008c3a:	a902      	add	r1, sp, #8
 8008c3c:	f002 ffda 	bl	800bbf4 <_svfiprintf_r>
 8008c40:	9b02      	ldr	r3, [sp, #8]
 8008c42:	2200      	movs	r2, #0
 8008c44:	701a      	strb	r2, [r3, #0]
 8008c46:	b01c      	add	sp, #112	; 0x70
 8008c48:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c4c:	b003      	add	sp, #12
 8008c4e:	4770      	bx	lr
 8008c50:	2000001c 	.word	0x2000001c
 8008c54:	ffff0208 	.word	0xffff0208

08008c58 <sulp>:
 8008c58:	b570      	push	{r4, r5, r6, lr}
 8008c5a:	4604      	mov	r4, r0
 8008c5c:	460d      	mov	r5, r1
 8008c5e:	ec45 4b10 	vmov	d0, r4, r5
 8008c62:	4616      	mov	r6, r2
 8008c64:	f002 fd24 	bl	800b6b0 <__ulp>
 8008c68:	ec51 0b10 	vmov	r0, r1, d0
 8008c6c:	b17e      	cbz	r6, 8008c8e <sulp+0x36>
 8008c6e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008c72:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	dd09      	ble.n	8008c8e <sulp+0x36>
 8008c7a:	051b      	lsls	r3, r3, #20
 8008c7c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008c80:	2400      	movs	r4, #0
 8008c82:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008c86:	4622      	mov	r2, r4
 8008c88:	462b      	mov	r3, r5
 8008c8a:	f7f7 fcdd 	bl	8000648 <__aeabi_dmul>
 8008c8e:	bd70      	pop	{r4, r5, r6, pc}

08008c90 <_strtod_l>:
 8008c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c94:	ed2d 8b02 	vpush	{d8}
 8008c98:	b09d      	sub	sp, #116	; 0x74
 8008c9a:	461f      	mov	r7, r3
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	9318      	str	r3, [sp, #96]	; 0x60
 8008ca0:	4ba2      	ldr	r3, [pc, #648]	; (8008f2c <_strtod_l+0x29c>)
 8008ca2:	9213      	str	r2, [sp, #76]	; 0x4c
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	9305      	str	r3, [sp, #20]
 8008ca8:	4604      	mov	r4, r0
 8008caa:	4618      	mov	r0, r3
 8008cac:	4688      	mov	r8, r1
 8008cae:	f7f7 fab7 	bl	8000220 <strlen>
 8008cb2:	f04f 0a00 	mov.w	sl, #0
 8008cb6:	4605      	mov	r5, r0
 8008cb8:	f04f 0b00 	mov.w	fp, #0
 8008cbc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008cc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008cc2:	781a      	ldrb	r2, [r3, #0]
 8008cc4:	2a2b      	cmp	r2, #43	; 0x2b
 8008cc6:	d04e      	beq.n	8008d66 <_strtod_l+0xd6>
 8008cc8:	d83b      	bhi.n	8008d42 <_strtod_l+0xb2>
 8008cca:	2a0d      	cmp	r2, #13
 8008ccc:	d834      	bhi.n	8008d38 <_strtod_l+0xa8>
 8008cce:	2a08      	cmp	r2, #8
 8008cd0:	d834      	bhi.n	8008d3c <_strtod_l+0xac>
 8008cd2:	2a00      	cmp	r2, #0
 8008cd4:	d03e      	beq.n	8008d54 <_strtod_l+0xc4>
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	930a      	str	r3, [sp, #40]	; 0x28
 8008cda:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008cdc:	7833      	ldrb	r3, [r6, #0]
 8008cde:	2b30      	cmp	r3, #48	; 0x30
 8008ce0:	f040 80b0 	bne.w	8008e44 <_strtod_l+0x1b4>
 8008ce4:	7873      	ldrb	r3, [r6, #1]
 8008ce6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008cea:	2b58      	cmp	r3, #88	; 0x58
 8008cec:	d168      	bne.n	8008dc0 <_strtod_l+0x130>
 8008cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cf0:	9301      	str	r3, [sp, #4]
 8008cf2:	ab18      	add	r3, sp, #96	; 0x60
 8008cf4:	9702      	str	r7, [sp, #8]
 8008cf6:	9300      	str	r3, [sp, #0]
 8008cf8:	4a8d      	ldr	r2, [pc, #564]	; (8008f30 <_strtod_l+0x2a0>)
 8008cfa:	ab19      	add	r3, sp, #100	; 0x64
 8008cfc:	a917      	add	r1, sp, #92	; 0x5c
 8008cfe:	4620      	mov	r0, r4
 8008d00:	f001 fe2c 	bl	800a95c <__gethex>
 8008d04:	f010 0707 	ands.w	r7, r0, #7
 8008d08:	4605      	mov	r5, r0
 8008d0a:	d005      	beq.n	8008d18 <_strtod_l+0x88>
 8008d0c:	2f06      	cmp	r7, #6
 8008d0e:	d12c      	bne.n	8008d6a <_strtod_l+0xda>
 8008d10:	3601      	adds	r6, #1
 8008d12:	2300      	movs	r3, #0
 8008d14:	9617      	str	r6, [sp, #92]	; 0x5c
 8008d16:	930a      	str	r3, [sp, #40]	; 0x28
 8008d18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	f040 8590 	bne.w	8009840 <_strtod_l+0xbb0>
 8008d20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d22:	b1eb      	cbz	r3, 8008d60 <_strtod_l+0xd0>
 8008d24:	4652      	mov	r2, sl
 8008d26:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008d2a:	ec43 2b10 	vmov	d0, r2, r3
 8008d2e:	b01d      	add	sp, #116	; 0x74
 8008d30:	ecbd 8b02 	vpop	{d8}
 8008d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d38:	2a20      	cmp	r2, #32
 8008d3a:	d1cc      	bne.n	8008cd6 <_strtod_l+0x46>
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d40:	e7be      	b.n	8008cc0 <_strtod_l+0x30>
 8008d42:	2a2d      	cmp	r2, #45	; 0x2d
 8008d44:	d1c7      	bne.n	8008cd6 <_strtod_l+0x46>
 8008d46:	2201      	movs	r2, #1
 8008d48:	920a      	str	r2, [sp, #40]	; 0x28
 8008d4a:	1c5a      	adds	r2, r3, #1
 8008d4c:	9217      	str	r2, [sp, #92]	; 0x5c
 8008d4e:	785b      	ldrb	r3, [r3, #1]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d1c2      	bne.n	8008cda <_strtod_l+0x4a>
 8008d54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d56:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f040 856e 	bne.w	800983c <_strtod_l+0xbac>
 8008d60:	4652      	mov	r2, sl
 8008d62:	465b      	mov	r3, fp
 8008d64:	e7e1      	b.n	8008d2a <_strtod_l+0x9a>
 8008d66:	2200      	movs	r2, #0
 8008d68:	e7ee      	b.n	8008d48 <_strtod_l+0xb8>
 8008d6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008d6c:	b13a      	cbz	r2, 8008d7e <_strtod_l+0xee>
 8008d6e:	2135      	movs	r1, #53	; 0x35
 8008d70:	a81a      	add	r0, sp, #104	; 0x68
 8008d72:	f002 fda8 	bl	800b8c6 <__copybits>
 8008d76:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008d78:	4620      	mov	r0, r4
 8008d7a:	f002 f967 	bl	800b04c <_Bfree>
 8008d7e:	3f01      	subs	r7, #1
 8008d80:	2f04      	cmp	r7, #4
 8008d82:	d806      	bhi.n	8008d92 <_strtod_l+0x102>
 8008d84:	e8df f007 	tbb	[pc, r7]
 8008d88:	1714030a 	.word	0x1714030a
 8008d8c:	0a          	.byte	0x0a
 8008d8d:	00          	.byte	0x00
 8008d8e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008d92:	0728      	lsls	r0, r5, #28
 8008d94:	d5c0      	bpl.n	8008d18 <_strtod_l+0x88>
 8008d96:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008d9a:	e7bd      	b.n	8008d18 <_strtod_l+0x88>
 8008d9c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008da0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008da2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008da6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008daa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008dae:	e7f0      	b.n	8008d92 <_strtod_l+0x102>
 8008db0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8008f34 <_strtod_l+0x2a4>
 8008db4:	e7ed      	b.n	8008d92 <_strtod_l+0x102>
 8008db6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008dba:	f04f 3aff 	mov.w	sl, #4294967295
 8008dbe:	e7e8      	b.n	8008d92 <_strtod_l+0x102>
 8008dc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008dc2:	1c5a      	adds	r2, r3, #1
 8008dc4:	9217      	str	r2, [sp, #92]	; 0x5c
 8008dc6:	785b      	ldrb	r3, [r3, #1]
 8008dc8:	2b30      	cmp	r3, #48	; 0x30
 8008dca:	d0f9      	beq.n	8008dc0 <_strtod_l+0x130>
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d0a3      	beq.n	8008d18 <_strtod_l+0x88>
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	f04f 0900 	mov.w	r9, #0
 8008dd6:	9304      	str	r3, [sp, #16]
 8008dd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008dda:	9308      	str	r3, [sp, #32]
 8008ddc:	f8cd 901c 	str.w	r9, [sp, #28]
 8008de0:	464f      	mov	r7, r9
 8008de2:	220a      	movs	r2, #10
 8008de4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008de6:	7806      	ldrb	r6, [r0, #0]
 8008de8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008dec:	b2d9      	uxtb	r1, r3
 8008dee:	2909      	cmp	r1, #9
 8008df0:	d92a      	bls.n	8008e48 <_strtod_l+0x1b8>
 8008df2:	9905      	ldr	r1, [sp, #20]
 8008df4:	462a      	mov	r2, r5
 8008df6:	f003 f9b2 	bl	800c15e <strncmp>
 8008dfa:	b398      	cbz	r0, 8008e64 <_strtod_l+0x1d4>
 8008dfc:	2000      	movs	r0, #0
 8008dfe:	4632      	mov	r2, r6
 8008e00:	463d      	mov	r5, r7
 8008e02:	9005      	str	r0, [sp, #20]
 8008e04:	4603      	mov	r3, r0
 8008e06:	2a65      	cmp	r2, #101	; 0x65
 8008e08:	d001      	beq.n	8008e0e <_strtod_l+0x17e>
 8008e0a:	2a45      	cmp	r2, #69	; 0x45
 8008e0c:	d118      	bne.n	8008e40 <_strtod_l+0x1b0>
 8008e0e:	b91d      	cbnz	r5, 8008e18 <_strtod_l+0x188>
 8008e10:	9a04      	ldr	r2, [sp, #16]
 8008e12:	4302      	orrs	r2, r0
 8008e14:	d09e      	beq.n	8008d54 <_strtod_l+0xc4>
 8008e16:	2500      	movs	r5, #0
 8008e18:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008e1c:	f108 0201 	add.w	r2, r8, #1
 8008e20:	9217      	str	r2, [sp, #92]	; 0x5c
 8008e22:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008e26:	2a2b      	cmp	r2, #43	; 0x2b
 8008e28:	d075      	beq.n	8008f16 <_strtod_l+0x286>
 8008e2a:	2a2d      	cmp	r2, #45	; 0x2d
 8008e2c:	d07b      	beq.n	8008f26 <_strtod_l+0x296>
 8008e2e:	f04f 0c00 	mov.w	ip, #0
 8008e32:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008e36:	2909      	cmp	r1, #9
 8008e38:	f240 8082 	bls.w	8008f40 <_strtod_l+0x2b0>
 8008e3c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008e40:	2600      	movs	r6, #0
 8008e42:	e09d      	b.n	8008f80 <_strtod_l+0x2f0>
 8008e44:	2300      	movs	r3, #0
 8008e46:	e7c4      	b.n	8008dd2 <_strtod_l+0x142>
 8008e48:	2f08      	cmp	r7, #8
 8008e4a:	bfd8      	it	le
 8008e4c:	9907      	ldrle	r1, [sp, #28]
 8008e4e:	f100 0001 	add.w	r0, r0, #1
 8008e52:	bfda      	itte	le
 8008e54:	fb02 3301 	mlale	r3, r2, r1, r3
 8008e58:	9307      	strle	r3, [sp, #28]
 8008e5a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008e5e:	3701      	adds	r7, #1
 8008e60:	9017      	str	r0, [sp, #92]	; 0x5c
 8008e62:	e7bf      	b.n	8008de4 <_strtod_l+0x154>
 8008e64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e66:	195a      	adds	r2, r3, r5
 8008e68:	9217      	str	r2, [sp, #92]	; 0x5c
 8008e6a:	5d5a      	ldrb	r2, [r3, r5]
 8008e6c:	2f00      	cmp	r7, #0
 8008e6e:	d037      	beq.n	8008ee0 <_strtod_l+0x250>
 8008e70:	9005      	str	r0, [sp, #20]
 8008e72:	463d      	mov	r5, r7
 8008e74:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008e78:	2b09      	cmp	r3, #9
 8008e7a:	d912      	bls.n	8008ea2 <_strtod_l+0x212>
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e7c2      	b.n	8008e06 <_strtod_l+0x176>
 8008e80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e82:	1c5a      	adds	r2, r3, #1
 8008e84:	9217      	str	r2, [sp, #92]	; 0x5c
 8008e86:	785a      	ldrb	r2, [r3, #1]
 8008e88:	3001      	adds	r0, #1
 8008e8a:	2a30      	cmp	r2, #48	; 0x30
 8008e8c:	d0f8      	beq.n	8008e80 <_strtod_l+0x1f0>
 8008e8e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008e92:	2b08      	cmp	r3, #8
 8008e94:	f200 84d9 	bhi.w	800984a <_strtod_l+0xbba>
 8008e98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e9a:	9005      	str	r0, [sp, #20]
 8008e9c:	2000      	movs	r0, #0
 8008e9e:	9308      	str	r3, [sp, #32]
 8008ea0:	4605      	mov	r5, r0
 8008ea2:	3a30      	subs	r2, #48	; 0x30
 8008ea4:	f100 0301 	add.w	r3, r0, #1
 8008ea8:	d014      	beq.n	8008ed4 <_strtod_l+0x244>
 8008eaa:	9905      	ldr	r1, [sp, #20]
 8008eac:	4419      	add	r1, r3
 8008eae:	9105      	str	r1, [sp, #20]
 8008eb0:	462b      	mov	r3, r5
 8008eb2:	eb00 0e05 	add.w	lr, r0, r5
 8008eb6:	210a      	movs	r1, #10
 8008eb8:	4573      	cmp	r3, lr
 8008eba:	d113      	bne.n	8008ee4 <_strtod_l+0x254>
 8008ebc:	182b      	adds	r3, r5, r0
 8008ebe:	2b08      	cmp	r3, #8
 8008ec0:	f105 0501 	add.w	r5, r5, #1
 8008ec4:	4405      	add	r5, r0
 8008ec6:	dc1c      	bgt.n	8008f02 <_strtod_l+0x272>
 8008ec8:	9907      	ldr	r1, [sp, #28]
 8008eca:	230a      	movs	r3, #10
 8008ecc:	fb03 2301 	mla	r3, r3, r1, r2
 8008ed0:	9307      	str	r3, [sp, #28]
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008ed6:	1c51      	adds	r1, r2, #1
 8008ed8:	9117      	str	r1, [sp, #92]	; 0x5c
 8008eda:	7852      	ldrb	r2, [r2, #1]
 8008edc:	4618      	mov	r0, r3
 8008ede:	e7c9      	b.n	8008e74 <_strtod_l+0x1e4>
 8008ee0:	4638      	mov	r0, r7
 8008ee2:	e7d2      	b.n	8008e8a <_strtod_l+0x1fa>
 8008ee4:	2b08      	cmp	r3, #8
 8008ee6:	dc04      	bgt.n	8008ef2 <_strtod_l+0x262>
 8008ee8:	9e07      	ldr	r6, [sp, #28]
 8008eea:	434e      	muls	r6, r1
 8008eec:	9607      	str	r6, [sp, #28]
 8008eee:	3301      	adds	r3, #1
 8008ef0:	e7e2      	b.n	8008eb8 <_strtod_l+0x228>
 8008ef2:	f103 0c01 	add.w	ip, r3, #1
 8008ef6:	f1bc 0f10 	cmp.w	ip, #16
 8008efa:	bfd8      	it	le
 8008efc:	fb01 f909 	mulle.w	r9, r1, r9
 8008f00:	e7f5      	b.n	8008eee <_strtod_l+0x25e>
 8008f02:	2d10      	cmp	r5, #16
 8008f04:	bfdc      	itt	le
 8008f06:	230a      	movle	r3, #10
 8008f08:	fb03 2909 	mlale	r9, r3, r9, r2
 8008f0c:	e7e1      	b.n	8008ed2 <_strtod_l+0x242>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	9305      	str	r3, [sp, #20]
 8008f12:	2301      	movs	r3, #1
 8008f14:	e77c      	b.n	8008e10 <_strtod_l+0x180>
 8008f16:	f04f 0c00 	mov.w	ip, #0
 8008f1a:	f108 0202 	add.w	r2, r8, #2
 8008f1e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008f20:	f898 2002 	ldrb.w	r2, [r8, #2]
 8008f24:	e785      	b.n	8008e32 <_strtod_l+0x1a2>
 8008f26:	f04f 0c01 	mov.w	ip, #1
 8008f2a:	e7f6      	b.n	8008f1a <_strtod_l+0x28a>
 8008f2c:	0800e03c 	.word	0x0800e03c
 8008f30:	0800dd90 	.word	0x0800dd90
 8008f34:	7ff00000 	.word	0x7ff00000
 8008f38:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008f3a:	1c51      	adds	r1, r2, #1
 8008f3c:	9117      	str	r1, [sp, #92]	; 0x5c
 8008f3e:	7852      	ldrb	r2, [r2, #1]
 8008f40:	2a30      	cmp	r2, #48	; 0x30
 8008f42:	d0f9      	beq.n	8008f38 <_strtod_l+0x2a8>
 8008f44:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008f48:	2908      	cmp	r1, #8
 8008f4a:	f63f af79 	bhi.w	8008e40 <_strtod_l+0x1b0>
 8008f4e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008f52:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008f54:	9206      	str	r2, [sp, #24]
 8008f56:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008f58:	1c51      	adds	r1, r2, #1
 8008f5a:	9117      	str	r1, [sp, #92]	; 0x5c
 8008f5c:	7852      	ldrb	r2, [r2, #1]
 8008f5e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8008f62:	2e09      	cmp	r6, #9
 8008f64:	d937      	bls.n	8008fd6 <_strtod_l+0x346>
 8008f66:	9e06      	ldr	r6, [sp, #24]
 8008f68:	1b89      	subs	r1, r1, r6
 8008f6a:	2908      	cmp	r1, #8
 8008f6c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008f70:	dc02      	bgt.n	8008f78 <_strtod_l+0x2e8>
 8008f72:	4576      	cmp	r6, lr
 8008f74:	bfa8      	it	ge
 8008f76:	4676      	movge	r6, lr
 8008f78:	f1bc 0f00 	cmp.w	ip, #0
 8008f7c:	d000      	beq.n	8008f80 <_strtod_l+0x2f0>
 8008f7e:	4276      	negs	r6, r6
 8008f80:	2d00      	cmp	r5, #0
 8008f82:	d14d      	bne.n	8009020 <_strtod_l+0x390>
 8008f84:	9904      	ldr	r1, [sp, #16]
 8008f86:	4301      	orrs	r1, r0
 8008f88:	f47f aec6 	bne.w	8008d18 <_strtod_l+0x88>
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	f47f aee1 	bne.w	8008d54 <_strtod_l+0xc4>
 8008f92:	2a69      	cmp	r2, #105	; 0x69
 8008f94:	d027      	beq.n	8008fe6 <_strtod_l+0x356>
 8008f96:	dc24      	bgt.n	8008fe2 <_strtod_l+0x352>
 8008f98:	2a49      	cmp	r2, #73	; 0x49
 8008f9a:	d024      	beq.n	8008fe6 <_strtod_l+0x356>
 8008f9c:	2a4e      	cmp	r2, #78	; 0x4e
 8008f9e:	f47f aed9 	bne.w	8008d54 <_strtod_l+0xc4>
 8008fa2:	499f      	ldr	r1, [pc, #636]	; (8009220 <_strtod_l+0x590>)
 8008fa4:	a817      	add	r0, sp, #92	; 0x5c
 8008fa6:	f001 ff31 	bl	800ae0c <__match>
 8008faa:	2800      	cmp	r0, #0
 8008fac:	f43f aed2 	beq.w	8008d54 <_strtod_l+0xc4>
 8008fb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008fb2:	781b      	ldrb	r3, [r3, #0]
 8008fb4:	2b28      	cmp	r3, #40	; 0x28
 8008fb6:	d12d      	bne.n	8009014 <_strtod_l+0x384>
 8008fb8:	499a      	ldr	r1, [pc, #616]	; (8009224 <_strtod_l+0x594>)
 8008fba:	aa1a      	add	r2, sp, #104	; 0x68
 8008fbc:	a817      	add	r0, sp, #92	; 0x5c
 8008fbe:	f001 ff39 	bl	800ae34 <__hexnan>
 8008fc2:	2805      	cmp	r0, #5
 8008fc4:	d126      	bne.n	8009014 <_strtod_l+0x384>
 8008fc6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008fc8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8008fcc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008fd0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008fd4:	e6a0      	b.n	8008d18 <_strtod_l+0x88>
 8008fd6:	210a      	movs	r1, #10
 8008fd8:	fb01 2e0e 	mla	lr, r1, lr, r2
 8008fdc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008fe0:	e7b9      	b.n	8008f56 <_strtod_l+0x2c6>
 8008fe2:	2a6e      	cmp	r2, #110	; 0x6e
 8008fe4:	e7db      	b.n	8008f9e <_strtod_l+0x30e>
 8008fe6:	4990      	ldr	r1, [pc, #576]	; (8009228 <_strtod_l+0x598>)
 8008fe8:	a817      	add	r0, sp, #92	; 0x5c
 8008fea:	f001 ff0f 	bl	800ae0c <__match>
 8008fee:	2800      	cmp	r0, #0
 8008ff0:	f43f aeb0 	beq.w	8008d54 <_strtod_l+0xc4>
 8008ff4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ff6:	498d      	ldr	r1, [pc, #564]	; (800922c <_strtod_l+0x59c>)
 8008ff8:	3b01      	subs	r3, #1
 8008ffa:	a817      	add	r0, sp, #92	; 0x5c
 8008ffc:	9317      	str	r3, [sp, #92]	; 0x5c
 8008ffe:	f001 ff05 	bl	800ae0c <__match>
 8009002:	b910      	cbnz	r0, 800900a <_strtod_l+0x37a>
 8009004:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009006:	3301      	adds	r3, #1
 8009008:	9317      	str	r3, [sp, #92]	; 0x5c
 800900a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800923c <_strtod_l+0x5ac>
 800900e:	f04f 0a00 	mov.w	sl, #0
 8009012:	e681      	b.n	8008d18 <_strtod_l+0x88>
 8009014:	4886      	ldr	r0, [pc, #536]	; (8009230 <_strtod_l+0x5a0>)
 8009016:	f003 f847 	bl	800c0a8 <nan>
 800901a:	ec5b ab10 	vmov	sl, fp, d0
 800901e:	e67b      	b.n	8008d18 <_strtod_l+0x88>
 8009020:	9b05      	ldr	r3, [sp, #20]
 8009022:	9807      	ldr	r0, [sp, #28]
 8009024:	1af3      	subs	r3, r6, r3
 8009026:	2f00      	cmp	r7, #0
 8009028:	bf08      	it	eq
 800902a:	462f      	moveq	r7, r5
 800902c:	2d10      	cmp	r5, #16
 800902e:	9306      	str	r3, [sp, #24]
 8009030:	46a8      	mov	r8, r5
 8009032:	bfa8      	it	ge
 8009034:	f04f 0810 	movge.w	r8, #16
 8009038:	f7f7 fa8c 	bl	8000554 <__aeabi_ui2d>
 800903c:	2d09      	cmp	r5, #9
 800903e:	4682      	mov	sl, r0
 8009040:	468b      	mov	fp, r1
 8009042:	dd13      	ble.n	800906c <_strtod_l+0x3dc>
 8009044:	4b7b      	ldr	r3, [pc, #492]	; (8009234 <_strtod_l+0x5a4>)
 8009046:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800904a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800904e:	f7f7 fafb 	bl	8000648 <__aeabi_dmul>
 8009052:	4682      	mov	sl, r0
 8009054:	4648      	mov	r0, r9
 8009056:	468b      	mov	fp, r1
 8009058:	f7f7 fa7c 	bl	8000554 <__aeabi_ui2d>
 800905c:	4602      	mov	r2, r0
 800905e:	460b      	mov	r3, r1
 8009060:	4650      	mov	r0, sl
 8009062:	4659      	mov	r1, fp
 8009064:	f7f7 f93a 	bl	80002dc <__adddf3>
 8009068:	4682      	mov	sl, r0
 800906a:	468b      	mov	fp, r1
 800906c:	2d0f      	cmp	r5, #15
 800906e:	dc38      	bgt.n	80090e2 <_strtod_l+0x452>
 8009070:	9b06      	ldr	r3, [sp, #24]
 8009072:	2b00      	cmp	r3, #0
 8009074:	f43f ae50 	beq.w	8008d18 <_strtod_l+0x88>
 8009078:	dd24      	ble.n	80090c4 <_strtod_l+0x434>
 800907a:	2b16      	cmp	r3, #22
 800907c:	dc0b      	bgt.n	8009096 <_strtod_l+0x406>
 800907e:	496d      	ldr	r1, [pc, #436]	; (8009234 <_strtod_l+0x5a4>)
 8009080:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009084:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009088:	4652      	mov	r2, sl
 800908a:	465b      	mov	r3, fp
 800908c:	f7f7 fadc 	bl	8000648 <__aeabi_dmul>
 8009090:	4682      	mov	sl, r0
 8009092:	468b      	mov	fp, r1
 8009094:	e640      	b.n	8008d18 <_strtod_l+0x88>
 8009096:	9a06      	ldr	r2, [sp, #24]
 8009098:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800909c:	4293      	cmp	r3, r2
 800909e:	db20      	blt.n	80090e2 <_strtod_l+0x452>
 80090a0:	4c64      	ldr	r4, [pc, #400]	; (8009234 <_strtod_l+0x5a4>)
 80090a2:	f1c5 050f 	rsb	r5, r5, #15
 80090a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80090aa:	4652      	mov	r2, sl
 80090ac:	465b      	mov	r3, fp
 80090ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090b2:	f7f7 fac9 	bl	8000648 <__aeabi_dmul>
 80090b6:	9b06      	ldr	r3, [sp, #24]
 80090b8:	1b5d      	subs	r5, r3, r5
 80090ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80090be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80090c2:	e7e3      	b.n	800908c <_strtod_l+0x3fc>
 80090c4:	9b06      	ldr	r3, [sp, #24]
 80090c6:	3316      	adds	r3, #22
 80090c8:	db0b      	blt.n	80090e2 <_strtod_l+0x452>
 80090ca:	9b05      	ldr	r3, [sp, #20]
 80090cc:	1b9e      	subs	r6, r3, r6
 80090ce:	4b59      	ldr	r3, [pc, #356]	; (8009234 <_strtod_l+0x5a4>)
 80090d0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80090d4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80090d8:	4650      	mov	r0, sl
 80090da:	4659      	mov	r1, fp
 80090dc:	f7f7 fbde 	bl	800089c <__aeabi_ddiv>
 80090e0:	e7d6      	b.n	8009090 <_strtod_l+0x400>
 80090e2:	9b06      	ldr	r3, [sp, #24]
 80090e4:	eba5 0808 	sub.w	r8, r5, r8
 80090e8:	4498      	add	r8, r3
 80090ea:	f1b8 0f00 	cmp.w	r8, #0
 80090ee:	dd74      	ble.n	80091da <_strtod_l+0x54a>
 80090f0:	f018 030f 	ands.w	r3, r8, #15
 80090f4:	d00a      	beq.n	800910c <_strtod_l+0x47c>
 80090f6:	494f      	ldr	r1, [pc, #316]	; (8009234 <_strtod_l+0x5a4>)
 80090f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80090fc:	4652      	mov	r2, sl
 80090fe:	465b      	mov	r3, fp
 8009100:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009104:	f7f7 faa0 	bl	8000648 <__aeabi_dmul>
 8009108:	4682      	mov	sl, r0
 800910a:	468b      	mov	fp, r1
 800910c:	f038 080f 	bics.w	r8, r8, #15
 8009110:	d04f      	beq.n	80091b2 <_strtod_l+0x522>
 8009112:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009116:	dd22      	ble.n	800915e <_strtod_l+0x4ce>
 8009118:	2500      	movs	r5, #0
 800911a:	462e      	mov	r6, r5
 800911c:	9507      	str	r5, [sp, #28]
 800911e:	9505      	str	r5, [sp, #20]
 8009120:	2322      	movs	r3, #34	; 0x22
 8009122:	f8df b118 	ldr.w	fp, [pc, #280]	; 800923c <_strtod_l+0x5ac>
 8009126:	6023      	str	r3, [r4, #0]
 8009128:	f04f 0a00 	mov.w	sl, #0
 800912c:	9b07      	ldr	r3, [sp, #28]
 800912e:	2b00      	cmp	r3, #0
 8009130:	f43f adf2 	beq.w	8008d18 <_strtod_l+0x88>
 8009134:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009136:	4620      	mov	r0, r4
 8009138:	f001 ff88 	bl	800b04c <_Bfree>
 800913c:	9905      	ldr	r1, [sp, #20]
 800913e:	4620      	mov	r0, r4
 8009140:	f001 ff84 	bl	800b04c <_Bfree>
 8009144:	4631      	mov	r1, r6
 8009146:	4620      	mov	r0, r4
 8009148:	f001 ff80 	bl	800b04c <_Bfree>
 800914c:	9907      	ldr	r1, [sp, #28]
 800914e:	4620      	mov	r0, r4
 8009150:	f001 ff7c 	bl	800b04c <_Bfree>
 8009154:	4629      	mov	r1, r5
 8009156:	4620      	mov	r0, r4
 8009158:	f001 ff78 	bl	800b04c <_Bfree>
 800915c:	e5dc      	b.n	8008d18 <_strtod_l+0x88>
 800915e:	4b36      	ldr	r3, [pc, #216]	; (8009238 <_strtod_l+0x5a8>)
 8009160:	9304      	str	r3, [sp, #16]
 8009162:	2300      	movs	r3, #0
 8009164:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009168:	4650      	mov	r0, sl
 800916a:	4659      	mov	r1, fp
 800916c:	4699      	mov	r9, r3
 800916e:	f1b8 0f01 	cmp.w	r8, #1
 8009172:	dc21      	bgt.n	80091b8 <_strtod_l+0x528>
 8009174:	b10b      	cbz	r3, 800917a <_strtod_l+0x4ea>
 8009176:	4682      	mov	sl, r0
 8009178:	468b      	mov	fp, r1
 800917a:	4b2f      	ldr	r3, [pc, #188]	; (8009238 <_strtod_l+0x5a8>)
 800917c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009180:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009184:	4652      	mov	r2, sl
 8009186:	465b      	mov	r3, fp
 8009188:	e9d9 0100 	ldrd	r0, r1, [r9]
 800918c:	f7f7 fa5c 	bl	8000648 <__aeabi_dmul>
 8009190:	4b2a      	ldr	r3, [pc, #168]	; (800923c <_strtod_l+0x5ac>)
 8009192:	460a      	mov	r2, r1
 8009194:	400b      	ands	r3, r1
 8009196:	492a      	ldr	r1, [pc, #168]	; (8009240 <_strtod_l+0x5b0>)
 8009198:	428b      	cmp	r3, r1
 800919a:	4682      	mov	sl, r0
 800919c:	d8bc      	bhi.n	8009118 <_strtod_l+0x488>
 800919e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80091a2:	428b      	cmp	r3, r1
 80091a4:	bf86      	itte	hi
 80091a6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8009244 <_strtod_l+0x5b4>
 80091aa:	f04f 3aff 	movhi.w	sl, #4294967295
 80091ae:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80091b2:	2300      	movs	r3, #0
 80091b4:	9304      	str	r3, [sp, #16]
 80091b6:	e084      	b.n	80092c2 <_strtod_l+0x632>
 80091b8:	f018 0f01 	tst.w	r8, #1
 80091bc:	d005      	beq.n	80091ca <_strtod_l+0x53a>
 80091be:	9b04      	ldr	r3, [sp, #16]
 80091c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091c4:	f7f7 fa40 	bl	8000648 <__aeabi_dmul>
 80091c8:	2301      	movs	r3, #1
 80091ca:	9a04      	ldr	r2, [sp, #16]
 80091cc:	3208      	adds	r2, #8
 80091ce:	f109 0901 	add.w	r9, r9, #1
 80091d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80091d6:	9204      	str	r2, [sp, #16]
 80091d8:	e7c9      	b.n	800916e <_strtod_l+0x4de>
 80091da:	d0ea      	beq.n	80091b2 <_strtod_l+0x522>
 80091dc:	f1c8 0800 	rsb	r8, r8, #0
 80091e0:	f018 020f 	ands.w	r2, r8, #15
 80091e4:	d00a      	beq.n	80091fc <_strtod_l+0x56c>
 80091e6:	4b13      	ldr	r3, [pc, #76]	; (8009234 <_strtod_l+0x5a4>)
 80091e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091ec:	4650      	mov	r0, sl
 80091ee:	4659      	mov	r1, fp
 80091f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f4:	f7f7 fb52 	bl	800089c <__aeabi_ddiv>
 80091f8:	4682      	mov	sl, r0
 80091fa:	468b      	mov	fp, r1
 80091fc:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009200:	d0d7      	beq.n	80091b2 <_strtod_l+0x522>
 8009202:	f1b8 0f1f 	cmp.w	r8, #31
 8009206:	dd1f      	ble.n	8009248 <_strtod_l+0x5b8>
 8009208:	2500      	movs	r5, #0
 800920a:	462e      	mov	r6, r5
 800920c:	9507      	str	r5, [sp, #28]
 800920e:	9505      	str	r5, [sp, #20]
 8009210:	2322      	movs	r3, #34	; 0x22
 8009212:	f04f 0a00 	mov.w	sl, #0
 8009216:	f04f 0b00 	mov.w	fp, #0
 800921a:	6023      	str	r3, [r4, #0]
 800921c:	e786      	b.n	800912c <_strtod_l+0x49c>
 800921e:	bf00      	nop
 8009220:	0800dd61 	.word	0x0800dd61
 8009224:	0800dda4 	.word	0x0800dda4
 8009228:	0800dd59 	.word	0x0800dd59
 800922c:	0800dee4 	.word	0x0800dee4
 8009230:	0800e1f8 	.word	0x0800e1f8
 8009234:	0800e0d8 	.word	0x0800e0d8
 8009238:	0800e0b0 	.word	0x0800e0b0
 800923c:	7ff00000 	.word	0x7ff00000
 8009240:	7ca00000 	.word	0x7ca00000
 8009244:	7fefffff 	.word	0x7fefffff
 8009248:	f018 0310 	ands.w	r3, r8, #16
 800924c:	bf18      	it	ne
 800924e:	236a      	movne	r3, #106	; 0x6a
 8009250:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009600 <_strtod_l+0x970>
 8009254:	9304      	str	r3, [sp, #16]
 8009256:	4650      	mov	r0, sl
 8009258:	4659      	mov	r1, fp
 800925a:	2300      	movs	r3, #0
 800925c:	f018 0f01 	tst.w	r8, #1
 8009260:	d004      	beq.n	800926c <_strtod_l+0x5dc>
 8009262:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009266:	f7f7 f9ef 	bl	8000648 <__aeabi_dmul>
 800926a:	2301      	movs	r3, #1
 800926c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009270:	f109 0908 	add.w	r9, r9, #8
 8009274:	d1f2      	bne.n	800925c <_strtod_l+0x5cc>
 8009276:	b10b      	cbz	r3, 800927c <_strtod_l+0x5ec>
 8009278:	4682      	mov	sl, r0
 800927a:	468b      	mov	fp, r1
 800927c:	9b04      	ldr	r3, [sp, #16]
 800927e:	b1c3      	cbz	r3, 80092b2 <_strtod_l+0x622>
 8009280:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009284:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009288:	2b00      	cmp	r3, #0
 800928a:	4659      	mov	r1, fp
 800928c:	dd11      	ble.n	80092b2 <_strtod_l+0x622>
 800928e:	2b1f      	cmp	r3, #31
 8009290:	f340 8124 	ble.w	80094dc <_strtod_l+0x84c>
 8009294:	2b34      	cmp	r3, #52	; 0x34
 8009296:	bfde      	ittt	le
 8009298:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800929c:	f04f 33ff 	movle.w	r3, #4294967295
 80092a0:	fa03 f202 	lslle.w	r2, r3, r2
 80092a4:	f04f 0a00 	mov.w	sl, #0
 80092a8:	bfcc      	ite	gt
 80092aa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80092ae:	ea02 0b01 	andle.w	fp, r2, r1
 80092b2:	2200      	movs	r2, #0
 80092b4:	2300      	movs	r3, #0
 80092b6:	4650      	mov	r0, sl
 80092b8:	4659      	mov	r1, fp
 80092ba:	f7f7 fc2d 	bl	8000b18 <__aeabi_dcmpeq>
 80092be:	2800      	cmp	r0, #0
 80092c0:	d1a2      	bne.n	8009208 <_strtod_l+0x578>
 80092c2:	9b07      	ldr	r3, [sp, #28]
 80092c4:	9300      	str	r3, [sp, #0]
 80092c6:	9908      	ldr	r1, [sp, #32]
 80092c8:	462b      	mov	r3, r5
 80092ca:	463a      	mov	r2, r7
 80092cc:	4620      	mov	r0, r4
 80092ce:	f001 ff25 	bl	800b11c <__s2b>
 80092d2:	9007      	str	r0, [sp, #28]
 80092d4:	2800      	cmp	r0, #0
 80092d6:	f43f af1f 	beq.w	8009118 <_strtod_l+0x488>
 80092da:	9b05      	ldr	r3, [sp, #20]
 80092dc:	1b9e      	subs	r6, r3, r6
 80092de:	9b06      	ldr	r3, [sp, #24]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	bfb4      	ite	lt
 80092e4:	4633      	movlt	r3, r6
 80092e6:	2300      	movge	r3, #0
 80092e8:	930c      	str	r3, [sp, #48]	; 0x30
 80092ea:	9b06      	ldr	r3, [sp, #24]
 80092ec:	2500      	movs	r5, #0
 80092ee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80092f2:	9312      	str	r3, [sp, #72]	; 0x48
 80092f4:	462e      	mov	r6, r5
 80092f6:	9b07      	ldr	r3, [sp, #28]
 80092f8:	4620      	mov	r0, r4
 80092fa:	6859      	ldr	r1, [r3, #4]
 80092fc:	f001 fe66 	bl	800afcc <_Balloc>
 8009300:	9005      	str	r0, [sp, #20]
 8009302:	2800      	cmp	r0, #0
 8009304:	f43f af0c 	beq.w	8009120 <_strtod_l+0x490>
 8009308:	9b07      	ldr	r3, [sp, #28]
 800930a:	691a      	ldr	r2, [r3, #16]
 800930c:	3202      	adds	r2, #2
 800930e:	f103 010c 	add.w	r1, r3, #12
 8009312:	0092      	lsls	r2, r2, #2
 8009314:	300c      	adds	r0, #12
 8009316:	f001 fe4b 	bl	800afb0 <memcpy>
 800931a:	ec4b ab10 	vmov	d0, sl, fp
 800931e:	aa1a      	add	r2, sp, #104	; 0x68
 8009320:	a919      	add	r1, sp, #100	; 0x64
 8009322:	4620      	mov	r0, r4
 8009324:	f002 fa40 	bl	800b7a8 <__d2b>
 8009328:	ec4b ab18 	vmov	d8, sl, fp
 800932c:	9018      	str	r0, [sp, #96]	; 0x60
 800932e:	2800      	cmp	r0, #0
 8009330:	f43f aef6 	beq.w	8009120 <_strtod_l+0x490>
 8009334:	2101      	movs	r1, #1
 8009336:	4620      	mov	r0, r4
 8009338:	f001 ff8a 	bl	800b250 <__i2b>
 800933c:	4606      	mov	r6, r0
 800933e:	2800      	cmp	r0, #0
 8009340:	f43f aeee 	beq.w	8009120 <_strtod_l+0x490>
 8009344:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009346:	9904      	ldr	r1, [sp, #16]
 8009348:	2b00      	cmp	r3, #0
 800934a:	bfab      	itete	ge
 800934c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800934e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009350:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009352:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009356:	bfac      	ite	ge
 8009358:	eb03 0902 	addge.w	r9, r3, r2
 800935c:	1ad7      	sublt	r7, r2, r3
 800935e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009360:	eba3 0801 	sub.w	r8, r3, r1
 8009364:	4490      	add	r8, r2
 8009366:	4ba1      	ldr	r3, [pc, #644]	; (80095ec <_strtod_l+0x95c>)
 8009368:	f108 38ff 	add.w	r8, r8, #4294967295
 800936c:	4598      	cmp	r8, r3
 800936e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009372:	f280 80c7 	bge.w	8009504 <_strtod_l+0x874>
 8009376:	eba3 0308 	sub.w	r3, r3, r8
 800937a:	2b1f      	cmp	r3, #31
 800937c:	eba2 0203 	sub.w	r2, r2, r3
 8009380:	f04f 0101 	mov.w	r1, #1
 8009384:	f300 80b1 	bgt.w	80094ea <_strtod_l+0x85a>
 8009388:	fa01 f303 	lsl.w	r3, r1, r3
 800938c:	930d      	str	r3, [sp, #52]	; 0x34
 800938e:	2300      	movs	r3, #0
 8009390:	9308      	str	r3, [sp, #32]
 8009392:	eb09 0802 	add.w	r8, r9, r2
 8009396:	9b04      	ldr	r3, [sp, #16]
 8009398:	45c1      	cmp	r9, r8
 800939a:	4417      	add	r7, r2
 800939c:	441f      	add	r7, r3
 800939e:	464b      	mov	r3, r9
 80093a0:	bfa8      	it	ge
 80093a2:	4643      	movge	r3, r8
 80093a4:	42bb      	cmp	r3, r7
 80093a6:	bfa8      	it	ge
 80093a8:	463b      	movge	r3, r7
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	bfc2      	ittt	gt
 80093ae:	eba8 0803 	subgt.w	r8, r8, r3
 80093b2:	1aff      	subgt	r7, r7, r3
 80093b4:	eba9 0903 	subgt.w	r9, r9, r3
 80093b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	dd17      	ble.n	80093ee <_strtod_l+0x75e>
 80093be:	4631      	mov	r1, r6
 80093c0:	461a      	mov	r2, r3
 80093c2:	4620      	mov	r0, r4
 80093c4:	f002 f804 	bl	800b3d0 <__pow5mult>
 80093c8:	4606      	mov	r6, r0
 80093ca:	2800      	cmp	r0, #0
 80093cc:	f43f aea8 	beq.w	8009120 <_strtod_l+0x490>
 80093d0:	4601      	mov	r1, r0
 80093d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80093d4:	4620      	mov	r0, r4
 80093d6:	f001 ff51 	bl	800b27c <__multiply>
 80093da:	900b      	str	r0, [sp, #44]	; 0x2c
 80093dc:	2800      	cmp	r0, #0
 80093de:	f43f ae9f 	beq.w	8009120 <_strtod_l+0x490>
 80093e2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80093e4:	4620      	mov	r0, r4
 80093e6:	f001 fe31 	bl	800b04c <_Bfree>
 80093ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093ec:	9318      	str	r3, [sp, #96]	; 0x60
 80093ee:	f1b8 0f00 	cmp.w	r8, #0
 80093f2:	f300 808c 	bgt.w	800950e <_strtod_l+0x87e>
 80093f6:	9b06      	ldr	r3, [sp, #24]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	dd08      	ble.n	800940e <_strtod_l+0x77e>
 80093fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80093fe:	9905      	ldr	r1, [sp, #20]
 8009400:	4620      	mov	r0, r4
 8009402:	f001 ffe5 	bl	800b3d0 <__pow5mult>
 8009406:	9005      	str	r0, [sp, #20]
 8009408:	2800      	cmp	r0, #0
 800940a:	f43f ae89 	beq.w	8009120 <_strtod_l+0x490>
 800940e:	2f00      	cmp	r7, #0
 8009410:	dd08      	ble.n	8009424 <_strtod_l+0x794>
 8009412:	9905      	ldr	r1, [sp, #20]
 8009414:	463a      	mov	r2, r7
 8009416:	4620      	mov	r0, r4
 8009418:	f002 f834 	bl	800b484 <__lshift>
 800941c:	9005      	str	r0, [sp, #20]
 800941e:	2800      	cmp	r0, #0
 8009420:	f43f ae7e 	beq.w	8009120 <_strtod_l+0x490>
 8009424:	f1b9 0f00 	cmp.w	r9, #0
 8009428:	dd08      	ble.n	800943c <_strtod_l+0x7ac>
 800942a:	4631      	mov	r1, r6
 800942c:	464a      	mov	r2, r9
 800942e:	4620      	mov	r0, r4
 8009430:	f002 f828 	bl	800b484 <__lshift>
 8009434:	4606      	mov	r6, r0
 8009436:	2800      	cmp	r0, #0
 8009438:	f43f ae72 	beq.w	8009120 <_strtod_l+0x490>
 800943c:	9a05      	ldr	r2, [sp, #20]
 800943e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009440:	4620      	mov	r0, r4
 8009442:	f002 f8ab 	bl	800b59c <__mdiff>
 8009446:	4605      	mov	r5, r0
 8009448:	2800      	cmp	r0, #0
 800944a:	f43f ae69 	beq.w	8009120 <_strtod_l+0x490>
 800944e:	68c3      	ldr	r3, [r0, #12]
 8009450:	930b      	str	r3, [sp, #44]	; 0x2c
 8009452:	2300      	movs	r3, #0
 8009454:	60c3      	str	r3, [r0, #12]
 8009456:	4631      	mov	r1, r6
 8009458:	f002 f884 	bl	800b564 <__mcmp>
 800945c:	2800      	cmp	r0, #0
 800945e:	da60      	bge.n	8009522 <_strtod_l+0x892>
 8009460:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009462:	ea53 030a 	orrs.w	r3, r3, sl
 8009466:	f040 8082 	bne.w	800956e <_strtod_l+0x8de>
 800946a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800946e:	2b00      	cmp	r3, #0
 8009470:	d17d      	bne.n	800956e <_strtod_l+0x8de>
 8009472:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009476:	0d1b      	lsrs	r3, r3, #20
 8009478:	051b      	lsls	r3, r3, #20
 800947a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800947e:	d976      	bls.n	800956e <_strtod_l+0x8de>
 8009480:	696b      	ldr	r3, [r5, #20]
 8009482:	b913      	cbnz	r3, 800948a <_strtod_l+0x7fa>
 8009484:	692b      	ldr	r3, [r5, #16]
 8009486:	2b01      	cmp	r3, #1
 8009488:	dd71      	ble.n	800956e <_strtod_l+0x8de>
 800948a:	4629      	mov	r1, r5
 800948c:	2201      	movs	r2, #1
 800948e:	4620      	mov	r0, r4
 8009490:	f001 fff8 	bl	800b484 <__lshift>
 8009494:	4631      	mov	r1, r6
 8009496:	4605      	mov	r5, r0
 8009498:	f002 f864 	bl	800b564 <__mcmp>
 800949c:	2800      	cmp	r0, #0
 800949e:	dd66      	ble.n	800956e <_strtod_l+0x8de>
 80094a0:	9904      	ldr	r1, [sp, #16]
 80094a2:	4a53      	ldr	r2, [pc, #332]	; (80095f0 <_strtod_l+0x960>)
 80094a4:	465b      	mov	r3, fp
 80094a6:	2900      	cmp	r1, #0
 80094a8:	f000 8081 	beq.w	80095ae <_strtod_l+0x91e>
 80094ac:	ea02 010b 	and.w	r1, r2, fp
 80094b0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80094b4:	dc7b      	bgt.n	80095ae <_strtod_l+0x91e>
 80094b6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80094ba:	f77f aea9 	ble.w	8009210 <_strtod_l+0x580>
 80094be:	4b4d      	ldr	r3, [pc, #308]	; (80095f4 <_strtod_l+0x964>)
 80094c0:	4650      	mov	r0, sl
 80094c2:	4659      	mov	r1, fp
 80094c4:	2200      	movs	r2, #0
 80094c6:	f7f7 f8bf 	bl	8000648 <__aeabi_dmul>
 80094ca:	460b      	mov	r3, r1
 80094cc:	4303      	orrs	r3, r0
 80094ce:	bf08      	it	eq
 80094d0:	2322      	moveq	r3, #34	; 0x22
 80094d2:	4682      	mov	sl, r0
 80094d4:	468b      	mov	fp, r1
 80094d6:	bf08      	it	eq
 80094d8:	6023      	streq	r3, [r4, #0]
 80094da:	e62b      	b.n	8009134 <_strtod_l+0x4a4>
 80094dc:	f04f 32ff 	mov.w	r2, #4294967295
 80094e0:	fa02 f303 	lsl.w	r3, r2, r3
 80094e4:	ea03 0a0a 	and.w	sl, r3, sl
 80094e8:	e6e3      	b.n	80092b2 <_strtod_l+0x622>
 80094ea:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80094ee:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80094f2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80094f6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80094fa:	fa01 f308 	lsl.w	r3, r1, r8
 80094fe:	9308      	str	r3, [sp, #32]
 8009500:	910d      	str	r1, [sp, #52]	; 0x34
 8009502:	e746      	b.n	8009392 <_strtod_l+0x702>
 8009504:	2300      	movs	r3, #0
 8009506:	9308      	str	r3, [sp, #32]
 8009508:	2301      	movs	r3, #1
 800950a:	930d      	str	r3, [sp, #52]	; 0x34
 800950c:	e741      	b.n	8009392 <_strtod_l+0x702>
 800950e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009510:	4642      	mov	r2, r8
 8009512:	4620      	mov	r0, r4
 8009514:	f001 ffb6 	bl	800b484 <__lshift>
 8009518:	9018      	str	r0, [sp, #96]	; 0x60
 800951a:	2800      	cmp	r0, #0
 800951c:	f47f af6b 	bne.w	80093f6 <_strtod_l+0x766>
 8009520:	e5fe      	b.n	8009120 <_strtod_l+0x490>
 8009522:	465f      	mov	r7, fp
 8009524:	d16e      	bne.n	8009604 <_strtod_l+0x974>
 8009526:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009528:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800952c:	b342      	cbz	r2, 8009580 <_strtod_l+0x8f0>
 800952e:	4a32      	ldr	r2, [pc, #200]	; (80095f8 <_strtod_l+0x968>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d128      	bne.n	8009586 <_strtod_l+0x8f6>
 8009534:	9b04      	ldr	r3, [sp, #16]
 8009536:	4651      	mov	r1, sl
 8009538:	b1eb      	cbz	r3, 8009576 <_strtod_l+0x8e6>
 800953a:	4b2d      	ldr	r3, [pc, #180]	; (80095f0 <_strtod_l+0x960>)
 800953c:	403b      	ands	r3, r7
 800953e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009542:	f04f 32ff 	mov.w	r2, #4294967295
 8009546:	d819      	bhi.n	800957c <_strtod_l+0x8ec>
 8009548:	0d1b      	lsrs	r3, r3, #20
 800954a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800954e:	fa02 f303 	lsl.w	r3, r2, r3
 8009552:	4299      	cmp	r1, r3
 8009554:	d117      	bne.n	8009586 <_strtod_l+0x8f6>
 8009556:	4b29      	ldr	r3, [pc, #164]	; (80095fc <_strtod_l+0x96c>)
 8009558:	429f      	cmp	r7, r3
 800955a:	d102      	bne.n	8009562 <_strtod_l+0x8d2>
 800955c:	3101      	adds	r1, #1
 800955e:	f43f addf 	beq.w	8009120 <_strtod_l+0x490>
 8009562:	4b23      	ldr	r3, [pc, #140]	; (80095f0 <_strtod_l+0x960>)
 8009564:	403b      	ands	r3, r7
 8009566:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800956a:	f04f 0a00 	mov.w	sl, #0
 800956e:	9b04      	ldr	r3, [sp, #16]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d1a4      	bne.n	80094be <_strtod_l+0x82e>
 8009574:	e5de      	b.n	8009134 <_strtod_l+0x4a4>
 8009576:	f04f 33ff 	mov.w	r3, #4294967295
 800957a:	e7ea      	b.n	8009552 <_strtod_l+0x8c2>
 800957c:	4613      	mov	r3, r2
 800957e:	e7e8      	b.n	8009552 <_strtod_l+0x8c2>
 8009580:	ea53 030a 	orrs.w	r3, r3, sl
 8009584:	d08c      	beq.n	80094a0 <_strtod_l+0x810>
 8009586:	9b08      	ldr	r3, [sp, #32]
 8009588:	b1db      	cbz	r3, 80095c2 <_strtod_l+0x932>
 800958a:	423b      	tst	r3, r7
 800958c:	d0ef      	beq.n	800956e <_strtod_l+0x8de>
 800958e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009590:	9a04      	ldr	r2, [sp, #16]
 8009592:	4650      	mov	r0, sl
 8009594:	4659      	mov	r1, fp
 8009596:	b1c3      	cbz	r3, 80095ca <_strtod_l+0x93a>
 8009598:	f7ff fb5e 	bl	8008c58 <sulp>
 800959c:	4602      	mov	r2, r0
 800959e:	460b      	mov	r3, r1
 80095a0:	ec51 0b18 	vmov	r0, r1, d8
 80095a4:	f7f6 fe9a 	bl	80002dc <__adddf3>
 80095a8:	4682      	mov	sl, r0
 80095aa:	468b      	mov	fp, r1
 80095ac:	e7df      	b.n	800956e <_strtod_l+0x8de>
 80095ae:	4013      	ands	r3, r2
 80095b0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80095b4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80095b8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80095bc:	f04f 3aff 	mov.w	sl, #4294967295
 80095c0:	e7d5      	b.n	800956e <_strtod_l+0x8de>
 80095c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095c4:	ea13 0f0a 	tst.w	r3, sl
 80095c8:	e7e0      	b.n	800958c <_strtod_l+0x8fc>
 80095ca:	f7ff fb45 	bl	8008c58 <sulp>
 80095ce:	4602      	mov	r2, r0
 80095d0:	460b      	mov	r3, r1
 80095d2:	ec51 0b18 	vmov	r0, r1, d8
 80095d6:	f7f6 fe7f 	bl	80002d8 <__aeabi_dsub>
 80095da:	2200      	movs	r2, #0
 80095dc:	2300      	movs	r3, #0
 80095de:	4682      	mov	sl, r0
 80095e0:	468b      	mov	fp, r1
 80095e2:	f7f7 fa99 	bl	8000b18 <__aeabi_dcmpeq>
 80095e6:	2800      	cmp	r0, #0
 80095e8:	d0c1      	beq.n	800956e <_strtod_l+0x8de>
 80095ea:	e611      	b.n	8009210 <_strtod_l+0x580>
 80095ec:	fffffc02 	.word	0xfffffc02
 80095f0:	7ff00000 	.word	0x7ff00000
 80095f4:	39500000 	.word	0x39500000
 80095f8:	000fffff 	.word	0x000fffff
 80095fc:	7fefffff 	.word	0x7fefffff
 8009600:	0800ddb8 	.word	0x0800ddb8
 8009604:	4631      	mov	r1, r6
 8009606:	4628      	mov	r0, r5
 8009608:	f002 f92a 	bl	800b860 <__ratio>
 800960c:	ec59 8b10 	vmov	r8, r9, d0
 8009610:	ee10 0a10 	vmov	r0, s0
 8009614:	2200      	movs	r2, #0
 8009616:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800961a:	4649      	mov	r1, r9
 800961c:	f7f7 fa90 	bl	8000b40 <__aeabi_dcmple>
 8009620:	2800      	cmp	r0, #0
 8009622:	d07a      	beq.n	800971a <_strtod_l+0xa8a>
 8009624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009626:	2b00      	cmp	r3, #0
 8009628:	d04a      	beq.n	80096c0 <_strtod_l+0xa30>
 800962a:	4b95      	ldr	r3, [pc, #596]	; (8009880 <_strtod_l+0xbf0>)
 800962c:	2200      	movs	r2, #0
 800962e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009632:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009880 <_strtod_l+0xbf0>
 8009636:	f04f 0800 	mov.w	r8, #0
 800963a:	4b92      	ldr	r3, [pc, #584]	; (8009884 <_strtod_l+0xbf4>)
 800963c:	403b      	ands	r3, r7
 800963e:	930d      	str	r3, [sp, #52]	; 0x34
 8009640:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009642:	4b91      	ldr	r3, [pc, #580]	; (8009888 <_strtod_l+0xbf8>)
 8009644:	429a      	cmp	r2, r3
 8009646:	f040 80b0 	bne.w	80097aa <_strtod_l+0xb1a>
 800964a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800964e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009652:	ec4b ab10 	vmov	d0, sl, fp
 8009656:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800965a:	f002 f829 	bl	800b6b0 <__ulp>
 800965e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009662:	ec53 2b10 	vmov	r2, r3, d0
 8009666:	f7f6 ffef 	bl	8000648 <__aeabi_dmul>
 800966a:	4652      	mov	r2, sl
 800966c:	465b      	mov	r3, fp
 800966e:	f7f6 fe35 	bl	80002dc <__adddf3>
 8009672:	460b      	mov	r3, r1
 8009674:	4983      	ldr	r1, [pc, #524]	; (8009884 <_strtod_l+0xbf4>)
 8009676:	4a85      	ldr	r2, [pc, #532]	; (800988c <_strtod_l+0xbfc>)
 8009678:	4019      	ands	r1, r3
 800967a:	4291      	cmp	r1, r2
 800967c:	4682      	mov	sl, r0
 800967e:	d960      	bls.n	8009742 <_strtod_l+0xab2>
 8009680:	ee18 3a90 	vmov	r3, s17
 8009684:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009688:	4293      	cmp	r3, r2
 800968a:	d104      	bne.n	8009696 <_strtod_l+0xa06>
 800968c:	ee18 3a10 	vmov	r3, s16
 8009690:	3301      	adds	r3, #1
 8009692:	f43f ad45 	beq.w	8009120 <_strtod_l+0x490>
 8009696:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009898 <_strtod_l+0xc08>
 800969a:	f04f 3aff 	mov.w	sl, #4294967295
 800969e:	9918      	ldr	r1, [sp, #96]	; 0x60
 80096a0:	4620      	mov	r0, r4
 80096a2:	f001 fcd3 	bl	800b04c <_Bfree>
 80096a6:	9905      	ldr	r1, [sp, #20]
 80096a8:	4620      	mov	r0, r4
 80096aa:	f001 fccf 	bl	800b04c <_Bfree>
 80096ae:	4631      	mov	r1, r6
 80096b0:	4620      	mov	r0, r4
 80096b2:	f001 fccb 	bl	800b04c <_Bfree>
 80096b6:	4629      	mov	r1, r5
 80096b8:	4620      	mov	r0, r4
 80096ba:	f001 fcc7 	bl	800b04c <_Bfree>
 80096be:	e61a      	b.n	80092f6 <_strtod_l+0x666>
 80096c0:	f1ba 0f00 	cmp.w	sl, #0
 80096c4:	d11b      	bne.n	80096fe <_strtod_l+0xa6e>
 80096c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80096ca:	b9f3      	cbnz	r3, 800970a <_strtod_l+0xa7a>
 80096cc:	4b6c      	ldr	r3, [pc, #432]	; (8009880 <_strtod_l+0xbf0>)
 80096ce:	2200      	movs	r2, #0
 80096d0:	4640      	mov	r0, r8
 80096d2:	4649      	mov	r1, r9
 80096d4:	f7f7 fa2a 	bl	8000b2c <__aeabi_dcmplt>
 80096d8:	b9d0      	cbnz	r0, 8009710 <_strtod_l+0xa80>
 80096da:	4640      	mov	r0, r8
 80096dc:	4649      	mov	r1, r9
 80096de:	4b6c      	ldr	r3, [pc, #432]	; (8009890 <_strtod_l+0xc00>)
 80096e0:	2200      	movs	r2, #0
 80096e2:	f7f6 ffb1 	bl	8000648 <__aeabi_dmul>
 80096e6:	4680      	mov	r8, r0
 80096e8:	4689      	mov	r9, r1
 80096ea:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80096ee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80096f2:	9315      	str	r3, [sp, #84]	; 0x54
 80096f4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80096f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80096fc:	e79d      	b.n	800963a <_strtod_l+0x9aa>
 80096fe:	f1ba 0f01 	cmp.w	sl, #1
 8009702:	d102      	bne.n	800970a <_strtod_l+0xa7a>
 8009704:	2f00      	cmp	r7, #0
 8009706:	f43f ad83 	beq.w	8009210 <_strtod_l+0x580>
 800970a:	4b62      	ldr	r3, [pc, #392]	; (8009894 <_strtod_l+0xc04>)
 800970c:	2200      	movs	r2, #0
 800970e:	e78e      	b.n	800962e <_strtod_l+0x99e>
 8009710:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009890 <_strtod_l+0xc00>
 8009714:	f04f 0800 	mov.w	r8, #0
 8009718:	e7e7      	b.n	80096ea <_strtod_l+0xa5a>
 800971a:	4b5d      	ldr	r3, [pc, #372]	; (8009890 <_strtod_l+0xc00>)
 800971c:	4640      	mov	r0, r8
 800971e:	4649      	mov	r1, r9
 8009720:	2200      	movs	r2, #0
 8009722:	f7f6 ff91 	bl	8000648 <__aeabi_dmul>
 8009726:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009728:	4680      	mov	r8, r0
 800972a:	4689      	mov	r9, r1
 800972c:	b933      	cbnz	r3, 800973c <_strtod_l+0xaac>
 800972e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009732:	900e      	str	r0, [sp, #56]	; 0x38
 8009734:	930f      	str	r3, [sp, #60]	; 0x3c
 8009736:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800973a:	e7dd      	b.n	80096f8 <_strtod_l+0xa68>
 800973c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009740:	e7f9      	b.n	8009736 <_strtod_l+0xaa6>
 8009742:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009746:	9b04      	ldr	r3, [sp, #16]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d1a8      	bne.n	800969e <_strtod_l+0xa0e>
 800974c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009750:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009752:	0d1b      	lsrs	r3, r3, #20
 8009754:	051b      	lsls	r3, r3, #20
 8009756:	429a      	cmp	r2, r3
 8009758:	d1a1      	bne.n	800969e <_strtod_l+0xa0e>
 800975a:	4640      	mov	r0, r8
 800975c:	4649      	mov	r1, r9
 800975e:	f7f7 fad3 	bl	8000d08 <__aeabi_d2lz>
 8009762:	f7f6 ff43 	bl	80005ec <__aeabi_l2d>
 8009766:	4602      	mov	r2, r0
 8009768:	460b      	mov	r3, r1
 800976a:	4640      	mov	r0, r8
 800976c:	4649      	mov	r1, r9
 800976e:	f7f6 fdb3 	bl	80002d8 <__aeabi_dsub>
 8009772:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009774:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009778:	ea43 030a 	orr.w	r3, r3, sl
 800977c:	4313      	orrs	r3, r2
 800977e:	4680      	mov	r8, r0
 8009780:	4689      	mov	r9, r1
 8009782:	d055      	beq.n	8009830 <_strtod_l+0xba0>
 8009784:	a336      	add	r3, pc, #216	; (adr r3, 8009860 <_strtod_l+0xbd0>)
 8009786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978a:	f7f7 f9cf 	bl	8000b2c <__aeabi_dcmplt>
 800978e:	2800      	cmp	r0, #0
 8009790:	f47f acd0 	bne.w	8009134 <_strtod_l+0x4a4>
 8009794:	a334      	add	r3, pc, #208	; (adr r3, 8009868 <_strtod_l+0xbd8>)
 8009796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800979a:	4640      	mov	r0, r8
 800979c:	4649      	mov	r1, r9
 800979e:	f7f7 f9e3 	bl	8000b68 <__aeabi_dcmpgt>
 80097a2:	2800      	cmp	r0, #0
 80097a4:	f43f af7b 	beq.w	800969e <_strtod_l+0xa0e>
 80097a8:	e4c4      	b.n	8009134 <_strtod_l+0x4a4>
 80097aa:	9b04      	ldr	r3, [sp, #16]
 80097ac:	b333      	cbz	r3, 80097fc <_strtod_l+0xb6c>
 80097ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097b0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80097b4:	d822      	bhi.n	80097fc <_strtod_l+0xb6c>
 80097b6:	a32e      	add	r3, pc, #184	; (adr r3, 8009870 <_strtod_l+0xbe0>)
 80097b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097bc:	4640      	mov	r0, r8
 80097be:	4649      	mov	r1, r9
 80097c0:	f7f7 f9be 	bl	8000b40 <__aeabi_dcmple>
 80097c4:	b1a0      	cbz	r0, 80097f0 <_strtod_l+0xb60>
 80097c6:	4649      	mov	r1, r9
 80097c8:	4640      	mov	r0, r8
 80097ca:	f7f7 fa15 	bl	8000bf8 <__aeabi_d2uiz>
 80097ce:	2801      	cmp	r0, #1
 80097d0:	bf38      	it	cc
 80097d2:	2001      	movcc	r0, #1
 80097d4:	f7f6 febe 	bl	8000554 <__aeabi_ui2d>
 80097d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097da:	4680      	mov	r8, r0
 80097dc:	4689      	mov	r9, r1
 80097de:	bb23      	cbnz	r3, 800982a <_strtod_l+0xb9a>
 80097e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80097e4:	9010      	str	r0, [sp, #64]	; 0x40
 80097e6:	9311      	str	r3, [sp, #68]	; 0x44
 80097e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80097ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80097f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097f4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80097f8:	1a9b      	subs	r3, r3, r2
 80097fa:	9309      	str	r3, [sp, #36]	; 0x24
 80097fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009800:	eeb0 0a48 	vmov.f32	s0, s16
 8009804:	eef0 0a68 	vmov.f32	s1, s17
 8009808:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800980c:	f001 ff50 	bl	800b6b0 <__ulp>
 8009810:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009814:	ec53 2b10 	vmov	r2, r3, d0
 8009818:	f7f6 ff16 	bl	8000648 <__aeabi_dmul>
 800981c:	ec53 2b18 	vmov	r2, r3, d8
 8009820:	f7f6 fd5c 	bl	80002dc <__adddf3>
 8009824:	4682      	mov	sl, r0
 8009826:	468b      	mov	fp, r1
 8009828:	e78d      	b.n	8009746 <_strtod_l+0xab6>
 800982a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800982e:	e7db      	b.n	80097e8 <_strtod_l+0xb58>
 8009830:	a311      	add	r3, pc, #68	; (adr r3, 8009878 <_strtod_l+0xbe8>)
 8009832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009836:	f7f7 f979 	bl	8000b2c <__aeabi_dcmplt>
 800983a:	e7b2      	b.n	80097a2 <_strtod_l+0xb12>
 800983c:	2300      	movs	r3, #0
 800983e:	930a      	str	r3, [sp, #40]	; 0x28
 8009840:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009842:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009844:	6013      	str	r3, [r2, #0]
 8009846:	f7ff ba6b 	b.w	8008d20 <_strtod_l+0x90>
 800984a:	2a65      	cmp	r2, #101	; 0x65
 800984c:	f43f ab5f 	beq.w	8008f0e <_strtod_l+0x27e>
 8009850:	2a45      	cmp	r2, #69	; 0x45
 8009852:	f43f ab5c 	beq.w	8008f0e <_strtod_l+0x27e>
 8009856:	2301      	movs	r3, #1
 8009858:	f7ff bb94 	b.w	8008f84 <_strtod_l+0x2f4>
 800985c:	f3af 8000 	nop.w
 8009860:	94a03595 	.word	0x94a03595
 8009864:	3fdfffff 	.word	0x3fdfffff
 8009868:	35afe535 	.word	0x35afe535
 800986c:	3fe00000 	.word	0x3fe00000
 8009870:	ffc00000 	.word	0xffc00000
 8009874:	41dfffff 	.word	0x41dfffff
 8009878:	94a03595 	.word	0x94a03595
 800987c:	3fcfffff 	.word	0x3fcfffff
 8009880:	3ff00000 	.word	0x3ff00000
 8009884:	7ff00000 	.word	0x7ff00000
 8009888:	7fe00000 	.word	0x7fe00000
 800988c:	7c9fffff 	.word	0x7c9fffff
 8009890:	3fe00000 	.word	0x3fe00000
 8009894:	bff00000 	.word	0xbff00000
 8009898:	7fefffff 	.word	0x7fefffff

0800989c <_strtod_r>:
 800989c:	4b01      	ldr	r3, [pc, #4]	; (80098a4 <_strtod_r+0x8>)
 800989e:	f7ff b9f7 	b.w	8008c90 <_strtod_l>
 80098a2:	bf00      	nop
 80098a4:	20000084 	.word	0x20000084

080098a8 <_strtol_l.constprop.0>:
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098ae:	d001      	beq.n	80098b4 <_strtol_l.constprop.0+0xc>
 80098b0:	2b24      	cmp	r3, #36	; 0x24
 80098b2:	d906      	bls.n	80098c2 <_strtol_l.constprop.0+0x1a>
 80098b4:	f7fe fae6 	bl	8007e84 <__errno>
 80098b8:	2316      	movs	r3, #22
 80098ba:	6003      	str	r3, [r0, #0]
 80098bc:	2000      	movs	r0, #0
 80098be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098c2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80099a8 <_strtol_l.constprop.0+0x100>
 80098c6:	460d      	mov	r5, r1
 80098c8:	462e      	mov	r6, r5
 80098ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80098ce:	f814 700c 	ldrb.w	r7, [r4, ip]
 80098d2:	f017 0708 	ands.w	r7, r7, #8
 80098d6:	d1f7      	bne.n	80098c8 <_strtol_l.constprop.0+0x20>
 80098d8:	2c2d      	cmp	r4, #45	; 0x2d
 80098da:	d132      	bne.n	8009942 <_strtol_l.constprop.0+0x9a>
 80098dc:	782c      	ldrb	r4, [r5, #0]
 80098de:	2701      	movs	r7, #1
 80098e0:	1cb5      	adds	r5, r6, #2
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d05b      	beq.n	800999e <_strtol_l.constprop.0+0xf6>
 80098e6:	2b10      	cmp	r3, #16
 80098e8:	d109      	bne.n	80098fe <_strtol_l.constprop.0+0x56>
 80098ea:	2c30      	cmp	r4, #48	; 0x30
 80098ec:	d107      	bne.n	80098fe <_strtol_l.constprop.0+0x56>
 80098ee:	782c      	ldrb	r4, [r5, #0]
 80098f0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80098f4:	2c58      	cmp	r4, #88	; 0x58
 80098f6:	d14d      	bne.n	8009994 <_strtol_l.constprop.0+0xec>
 80098f8:	786c      	ldrb	r4, [r5, #1]
 80098fa:	2310      	movs	r3, #16
 80098fc:	3502      	adds	r5, #2
 80098fe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009902:	f108 38ff 	add.w	r8, r8, #4294967295
 8009906:	f04f 0c00 	mov.w	ip, #0
 800990a:	fbb8 f9f3 	udiv	r9, r8, r3
 800990e:	4666      	mov	r6, ip
 8009910:	fb03 8a19 	mls	sl, r3, r9, r8
 8009914:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009918:	f1be 0f09 	cmp.w	lr, #9
 800991c:	d816      	bhi.n	800994c <_strtol_l.constprop.0+0xa4>
 800991e:	4674      	mov	r4, lr
 8009920:	42a3      	cmp	r3, r4
 8009922:	dd24      	ble.n	800996e <_strtol_l.constprop.0+0xc6>
 8009924:	f1bc 0f00 	cmp.w	ip, #0
 8009928:	db1e      	blt.n	8009968 <_strtol_l.constprop.0+0xc0>
 800992a:	45b1      	cmp	r9, r6
 800992c:	d31c      	bcc.n	8009968 <_strtol_l.constprop.0+0xc0>
 800992e:	d101      	bne.n	8009934 <_strtol_l.constprop.0+0x8c>
 8009930:	45a2      	cmp	sl, r4
 8009932:	db19      	blt.n	8009968 <_strtol_l.constprop.0+0xc0>
 8009934:	fb06 4603 	mla	r6, r6, r3, r4
 8009938:	f04f 0c01 	mov.w	ip, #1
 800993c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009940:	e7e8      	b.n	8009914 <_strtol_l.constprop.0+0x6c>
 8009942:	2c2b      	cmp	r4, #43	; 0x2b
 8009944:	bf04      	itt	eq
 8009946:	782c      	ldrbeq	r4, [r5, #0]
 8009948:	1cb5      	addeq	r5, r6, #2
 800994a:	e7ca      	b.n	80098e2 <_strtol_l.constprop.0+0x3a>
 800994c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009950:	f1be 0f19 	cmp.w	lr, #25
 8009954:	d801      	bhi.n	800995a <_strtol_l.constprop.0+0xb2>
 8009956:	3c37      	subs	r4, #55	; 0x37
 8009958:	e7e2      	b.n	8009920 <_strtol_l.constprop.0+0x78>
 800995a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800995e:	f1be 0f19 	cmp.w	lr, #25
 8009962:	d804      	bhi.n	800996e <_strtol_l.constprop.0+0xc6>
 8009964:	3c57      	subs	r4, #87	; 0x57
 8009966:	e7db      	b.n	8009920 <_strtol_l.constprop.0+0x78>
 8009968:	f04f 3cff 	mov.w	ip, #4294967295
 800996c:	e7e6      	b.n	800993c <_strtol_l.constprop.0+0x94>
 800996e:	f1bc 0f00 	cmp.w	ip, #0
 8009972:	da05      	bge.n	8009980 <_strtol_l.constprop.0+0xd8>
 8009974:	2322      	movs	r3, #34	; 0x22
 8009976:	6003      	str	r3, [r0, #0]
 8009978:	4646      	mov	r6, r8
 800997a:	b942      	cbnz	r2, 800998e <_strtol_l.constprop.0+0xe6>
 800997c:	4630      	mov	r0, r6
 800997e:	e79e      	b.n	80098be <_strtol_l.constprop.0+0x16>
 8009980:	b107      	cbz	r7, 8009984 <_strtol_l.constprop.0+0xdc>
 8009982:	4276      	negs	r6, r6
 8009984:	2a00      	cmp	r2, #0
 8009986:	d0f9      	beq.n	800997c <_strtol_l.constprop.0+0xd4>
 8009988:	f1bc 0f00 	cmp.w	ip, #0
 800998c:	d000      	beq.n	8009990 <_strtol_l.constprop.0+0xe8>
 800998e:	1e69      	subs	r1, r5, #1
 8009990:	6011      	str	r1, [r2, #0]
 8009992:	e7f3      	b.n	800997c <_strtol_l.constprop.0+0xd4>
 8009994:	2430      	movs	r4, #48	; 0x30
 8009996:	2b00      	cmp	r3, #0
 8009998:	d1b1      	bne.n	80098fe <_strtol_l.constprop.0+0x56>
 800999a:	2308      	movs	r3, #8
 800999c:	e7af      	b.n	80098fe <_strtol_l.constprop.0+0x56>
 800999e:	2c30      	cmp	r4, #48	; 0x30
 80099a0:	d0a5      	beq.n	80098ee <_strtol_l.constprop.0+0x46>
 80099a2:	230a      	movs	r3, #10
 80099a4:	e7ab      	b.n	80098fe <_strtol_l.constprop.0+0x56>
 80099a6:	bf00      	nop
 80099a8:	0800dde1 	.word	0x0800dde1

080099ac <_strtol_r>:
 80099ac:	f7ff bf7c 	b.w	80098a8 <_strtol_l.constprop.0>

080099b0 <quorem>:
 80099b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099b4:	6903      	ldr	r3, [r0, #16]
 80099b6:	690c      	ldr	r4, [r1, #16]
 80099b8:	42a3      	cmp	r3, r4
 80099ba:	4607      	mov	r7, r0
 80099bc:	f2c0 8081 	blt.w	8009ac2 <quorem+0x112>
 80099c0:	3c01      	subs	r4, #1
 80099c2:	f101 0814 	add.w	r8, r1, #20
 80099c6:	f100 0514 	add.w	r5, r0, #20
 80099ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80099ce:	9301      	str	r3, [sp, #4]
 80099d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80099d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80099d8:	3301      	adds	r3, #1
 80099da:	429a      	cmp	r2, r3
 80099dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80099e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80099e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80099e8:	d331      	bcc.n	8009a4e <quorem+0x9e>
 80099ea:	f04f 0e00 	mov.w	lr, #0
 80099ee:	4640      	mov	r0, r8
 80099f0:	46ac      	mov	ip, r5
 80099f2:	46f2      	mov	sl, lr
 80099f4:	f850 2b04 	ldr.w	r2, [r0], #4
 80099f8:	b293      	uxth	r3, r2
 80099fa:	fb06 e303 	mla	r3, r6, r3, lr
 80099fe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009a02:	b29b      	uxth	r3, r3
 8009a04:	ebaa 0303 	sub.w	r3, sl, r3
 8009a08:	f8dc a000 	ldr.w	sl, [ip]
 8009a0c:	0c12      	lsrs	r2, r2, #16
 8009a0e:	fa13 f38a 	uxtah	r3, r3, sl
 8009a12:	fb06 e202 	mla	r2, r6, r2, lr
 8009a16:	9300      	str	r3, [sp, #0]
 8009a18:	9b00      	ldr	r3, [sp, #0]
 8009a1a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009a1e:	b292      	uxth	r2, r2
 8009a20:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009a24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a28:	f8bd 3000 	ldrh.w	r3, [sp]
 8009a2c:	4581      	cmp	r9, r0
 8009a2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a32:	f84c 3b04 	str.w	r3, [ip], #4
 8009a36:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009a3a:	d2db      	bcs.n	80099f4 <quorem+0x44>
 8009a3c:	f855 300b 	ldr.w	r3, [r5, fp]
 8009a40:	b92b      	cbnz	r3, 8009a4e <quorem+0x9e>
 8009a42:	9b01      	ldr	r3, [sp, #4]
 8009a44:	3b04      	subs	r3, #4
 8009a46:	429d      	cmp	r5, r3
 8009a48:	461a      	mov	r2, r3
 8009a4a:	d32e      	bcc.n	8009aaa <quorem+0xfa>
 8009a4c:	613c      	str	r4, [r7, #16]
 8009a4e:	4638      	mov	r0, r7
 8009a50:	f001 fd88 	bl	800b564 <__mcmp>
 8009a54:	2800      	cmp	r0, #0
 8009a56:	db24      	blt.n	8009aa2 <quorem+0xf2>
 8009a58:	3601      	adds	r6, #1
 8009a5a:	4628      	mov	r0, r5
 8009a5c:	f04f 0c00 	mov.w	ip, #0
 8009a60:	f858 2b04 	ldr.w	r2, [r8], #4
 8009a64:	f8d0 e000 	ldr.w	lr, [r0]
 8009a68:	b293      	uxth	r3, r2
 8009a6a:	ebac 0303 	sub.w	r3, ip, r3
 8009a6e:	0c12      	lsrs	r2, r2, #16
 8009a70:	fa13 f38e 	uxtah	r3, r3, lr
 8009a74:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009a78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a7c:	b29b      	uxth	r3, r3
 8009a7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a82:	45c1      	cmp	r9, r8
 8009a84:	f840 3b04 	str.w	r3, [r0], #4
 8009a88:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009a8c:	d2e8      	bcs.n	8009a60 <quorem+0xb0>
 8009a8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a96:	b922      	cbnz	r2, 8009aa2 <quorem+0xf2>
 8009a98:	3b04      	subs	r3, #4
 8009a9a:	429d      	cmp	r5, r3
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	d30a      	bcc.n	8009ab6 <quorem+0x106>
 8009aa0:	613c      	str	r4, [r7, #16]
 8009aa2:	4630      	mov	r0, r6
 8009aa4:	b003      	add	sp, #12
 8009aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aaa:	6812      	ldr	r2, [r2, #0]
 8009aac:	3b04      	subs	r3, #4
 8009aae:	2a00      	cmp	r2, #0
 8009ab0:	d1cc      	bne.n	8009a4c <quorem+0x9c>
 8009ab2:	3c01      	subs	r4, #1
 8009ab4:	e7c7      	b.n	8009a46 <quorem+0x96>
 8009ab6:	6812      	ldr	r2, [r2, #0]
 8009ab8:	3b04      	subs	r3, #4
 8009aba:	2a00      	cmp	r2, #0
 8009abc:	d1f0      	bne.n	8009aa0 <quorem+0xf0>
 8009abe:	3c01      	subs	r4, #1
 8009ac0:	e7eb      	b.n	8009a9a <quorem+0xea>
 8009ac2:	2000      	movs	r0, #0
 8009ac4:	e7ee      	b.n	8009aa4 <quorem+0xf4>
	...

08009ac8 <_dtoa_r>:
 8009ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009acc:	ed2d 8b04 	vpush	{d8-d9}
 8009ad0:	ec57 6b10 	vmov	r6, r7, d0
 8009ad4:	b093      	sub	sp, #76	; 0x4c
 8009ad6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009ad8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009adc:	9106      	str	r1, [sp, #24]
 8009ade:	ee10 aa10 	vmov	sl, s0
 8009ae2:	4604      	mov	r4, r0
 8009ae4:	9209      	str	r2, [sp, #36]	; 0x24
 8009ae6:	930c      	str	r3, [sp, #48]	; 0x30
 8009ae8:	46bb      	mov	fp, r7
 8009aea:	b975      	cbnz	r5, 8009b0a <_dtoa_r+0x42>
 8009aec:	2010      	movs	r0, #16
 8009aee:	f001 fa45 	bl	800af7c <malloc>
 8009af2:	4602      	mov	r2, r0
 8009af4:	6260      	str	r0, [r4, #36]	; 0x24
 8009af6:	b920      	cbnz	r0, 8009b02 <_dtoa_r+0x3a>
 8009af8:	4ba7      	ldr	r3, [pc, #668]	; (8009d98 <_dtoa_r+0x2d0>)
 8009afa:	21ea      	movs	r1, #234	; 0xea
 8009afc:	48a7      	ldr	r0, [pc, #668]	; (8009d9c <_dtoa_r+0x2d4>)
 8009afe:	f002 fc23 	bl	800c348 <__assert_func>
 8009b02:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009b06:	6005      	str	r5, [r0, #0]
 8009b08:	60c5      	str	r5, [r0, #12]
 8009b0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b0c:	6819      	ldr	r1, [r3, #0]
 8009b0e:	b151      	cbz	r1, 8009b26 <_dtoa_r+0x5e>
 8009b10:	685a      	ldr	r2, [r3, #4]
 8009b12:	604a      	str	r2, [r1, #4]
 8009b14:	2301      	movs	r3, #1
 8009b16:	4093      	lsls	r3, r2
 8009b18:	608b      	str	r3, [r1, #8]
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	f001 fa96 	bl	800b04c <_Bfree>
 8009b20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b22:	2200      	movs	r2, #0
 8009b24:	601a      	str	r2, [r3, #0]
 8009b26:	1e3b      	subs	r3, r7, #0
 8009b28:	bfaa      	itet	ge
 8009b2a:	2300      	movge	r3, #0
 8009b2c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009b30:	f8c8 3000 	strge.w	r3, [r8]
 8009b34:	4b9a      	ldr	r3, [pc, #616]	; (8009da0 <_dtoa_r+0x2d8>)
 8009b36:	bfbc      	itt	lt
 8009b38:	2201      	movlt	r2, #1
 8009b3a:	f8c8 2000 	strlt.w	r2, [r8]
 8009b3e:	ea33 030b 	bics.w	r3, r3, fp
 8009b42:	d11b      	bne.n	8009b7c <_dtoa_r+0xb4>
 8009b44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b46:	f242 730f 	movw	r3, #9999	; 0x270f
 8009b4a:	6013      	str	r3, [r2, #0]
 8009b4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b50:	4333      	orrs	r3, r6
 8009b52:	f000 8592 	beq.w	800a67a <_dtoa_r+0xbb2>
 8009b56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b58:	b963      	cbnz	r3, 8009b74 <_dtoa_r+0xac>
 8009b5a:	4b92      	ldr	r3, [pc, #584]	; (8009da4 <_dtoa_r+0x2dc>)
 8009b5c:	e022      	b.n	8009ba4 <_dtoa_r+0xdc>
 8009b5e:	4b92      	ldr	r3, [pc, #584]	; (8009da8 <_dtoa_r+0x2e0>)
 8009b60:	9301      	str	r3, [sp, #4]
 8009b62:	3308      	adds	r3, #8
 8009b64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009b66:	6013      	str	r3, [r2, #0]
 8009b68:	9801      	ldr	r0, [sp, #4]
 8009b6a:	b013      	add	sp, #76	; 0x4c
 8009b6c:	ecbd 8b04 	vpop	{d8-d9}
 8009b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b74:	4b8b      	ldr	r3, [pc, #556]	; (8009da4 <_dtoa_r+0x2dc>)
 8009b76:	9301      	str	r3, [sp, #4]
 8009b78:	3303      	adds	r3, #3
 8009b7a:	e7f3      	b.n	8009b64 <_dtoa_r+0x9c>
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	2300      	movs	r3, #0
 8009b80:	4650      	mov	r0, sl
 8009b82:	4659      	mov	r1, fp
 8009b84:	f7f6 ffc8 	bl	8000b18 <__aeabi_dcmpeq>
 8009b88:	ec4b ab19 	vmov	d9, sl, fp
 8009b8c:	4680      	mov	r8, r0
 8009b8e:	b158      	cbz	r0, 8009ba8 <_dtoa_r+0xe0>
 8009b90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b92:	2301      	movs	r3, #1
 8009b94:	6013      	str	r3, [r2, #0]
 8009b96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	f000 856b 	beq.w	800a674 <_dtoa_r+0xbac>
 8009b9e:	4883      	ldr	r0, [pc, #524]	; (8009dac <_dtoa_r+0x2e4>)
 8009ba0:	6018      	str	r0, [r3, #0]
 8009ba2:	1e43      	subs	r3, r0, #1
 8009ba4:	9301      	str	r3, [sp, #4]
 8009ba6:	e7df      	b.n	8009b68 <_dtoa_r+0xa0>
 8009ba8:	ec4b ab10 	vmov	d0, sl, fp
 8009bac:	aa10      	add	r2, sp, #64	; 0x40
 8009bae:	a911      	add	r1, sp, #68	; 0x44
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	f001 fdf9 	bl	800b7a8 <__d2b>
 8009bb6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009bba:	ee08 0a10 	vmov	s16, r0
 8009bbe:	2d00      	cmp	r5, #0
 8009bc0:	f000 8084 	beq.w	8009ccc <_dtoa_r+0x204>
 8009bc4:	ee19 3a90 	vmov	r3, s19
 8009bc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bcc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009bd0:	4656      	mov	r6, sl
 8009bd2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009bd6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009bda:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009bde:	4b74      	ldr	r3, [pc, #464]	; (8009db0 <_dtoa_r+0x2e8>)
 8009be0:	2200      	movs	r2, #0
 8009be2:	4630      	mov	r0, r6
 8009be4:	4639      	mov	r1, r7
 8009be6:	f7f6 fb77 	bl	80002d8 <__aeabi_dsub>
 8009bea:	a365      	add	r3, pc, #404	; (adr r3, 8009d80 <_dtoa_r+0x2b8>)
 8009bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf0:	f7f6 fd2a 	bl	8000648 <__aeabi_dmul>
 8009bf4:	a364      	add	r3, pc, #400	; (adr r3, 8009d88 <_dtoa_r+0x2c0>)
 8009bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfa:	f7f6 fb6f 	bl	80002dc <__adddf3>
 8009bfe:	4606      	mov	r6, r0
 8009c00:	4628      	mov	r0, r5
 8009c02:	460f      	mov	r7, r1
 8009c04:	f7f6 fcb6 	bl	8000574 <__aeabi_i2d>
 8009c08:	a361      	add	r3, pc, #388	; (adr r3, 8009d90 <_dtoa_r+0x2c8>)
 8009c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c0e:	f7f6 fd1b 	bl	8000648 <__aeabi_dmul>
 8009c12:	4602      	mov	r2, r0
 8009c14:	460b      	mov	r3, r1
 8009c16:	4630      	mov	r0, r6
 8009c18:	4639      	mov	r1, r7
 8009c1a:	f7f6 fb5f 	bl	80002dc <__adddf3>
 8009c1e:	4606      	mov	r6, r0
 8009c20:	460f      	mov	r7, r1
 8009c22:	f7f6 ffc1 	bl	8000ba8 <__aeabi_d2iz>
 8009c26:	2200      	movs	r2, #0
 8009c28:	9000      	str	r0, [sp, #0]
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	4630      	mov	r0, r6
 8009c2e:	4639      	mov	r1, r7
 8009c30:	f7f6 ff7c 	bl	8000b2c <__aeabi_dcmplt>
 8009c34:	b150      	cbz	r0, 8009c4c <_dtoa_r+0x184>
 8009c36:	9800      	ldr	r0, [sp, #0]
 8009c38:	f7f6 fc9c 	bl	8000574 <__aeabi_i2d>
 8009c3c:	4632      	mov	r2, r6
 8009c3e:	463b      	mov	r3, r7
 8009c40:	f7f6 ff6a 	bl	8000b18 <__aeabi_dcmpeq>
 8009c44:	b910      	cbnz	r0, 8009c4c <_dtoa_r+0x184>
 8009c46:	9b00      	ldr	r3, [sp, #0]
 8009c48:	3b01      	subs	r3, #1
 8009c4a:	9300      	str	r3, [sp, #0]
 8009c4c:	9b00      	ldr	r3, [sp, #0]
 8009c4e:	2b16      	cmp	r3, #22
 8009c50:	d85a      	bhi.n	8009d08 <_dtoa_r+0x240>
 8009c52:	9a00      	ldr	r2, [sp, #0]
 8009c54:	4b57      	ldr	r3, [pc, #348]	; (8009db4 <_dtoa_r+0x2ec>)
 8009c56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c5e:	ec51 0b19 	vmov	r0, r1, d9
 8009c62:	f7f6 ff63 	bl	8000b2c <__aeabi_dcmplt>
 8009c66:	2800      	cmp	r0, #0
 8009c68:	d050      	beq.n	8009d0c <_dtoa_r+0x244>
 8009c6a:	9b00      	ldr	r3, [sp, #0]
 8009c6c:	3b01      	subs	r3, #1
 8009c6e:	9300      	str	r3, [sp, #0]
 8009c70:	2300      	movs	r3, #0
 8009c72:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009c76:	1b5d      	subs	r5, r3, r5
 8009c78:	1e6b      	subs	r3, r5, #1
 8009c7a:	9305      	str	r3, [sp, #20]
 8009c7c:	bf45      	ittet	mi
 8009c7e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009c82:	9304      	strmi	r3, [sp, #16]
 8009c84:	2300      	movpl	r3, #0
 8009c86:	2300      	movmi	r3, #0
 8009c88:	bf4c      	ite	mi
 8009c8a:	9305      	strmi	r3, [sp, #20]
 8009c8c:	9304      	strpl	r3, [sp, #16]
 8009c8e:	9b00      	ldr	r3, [sp, #0]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	db3d      	blt.n	8009d10 <_dtoa_r+0x248>
 8009c94:	9b05      	ldr	r3, [sp, #20]
 8009c96:	9a00      	ldr	r2, [sp, #0]
 8009c98:	920a      	str	r2, [sp, #40]	; 0x28
 8009c9a:	4413      	add	r3, r2
 8009c9c:	9305      	str	r3, [sp, #20]
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	9307      	str	r3, [sp, #28]
 8009ca2:	9b06      	ldr	r3, [sp, #24]
 8009ca4:	2b09      	cmp	r3, #9
 8009ca6:	f200 8089 	bhi.w	8009dbc <_dtoa_r+0x2f4>
 8009caa:	2b05      	cmp	r3, #5
 8009cac:	bfc4      	itt	gt
 8009cae:	3b04      	subgt	r3, #4
 8009cb0:	9306      	strgt	r3, [sp, #24]
 8009cb2:	9b06      	ldr	r3, [sp, #24]
 8009cb4:	f1a3 0302 	sub.w	r3, r3, #2
 8009cb8:	bfcc      	ite	gt
 8009cba:	2500      	movgt	r5, #0
 8009cbc:	2501      	movle	r5, #1
 8009cbe:	2b03      	cmp	r3, #3
 8009cc0:	f200 8087 	bhi.w	8009dd2 <_dtoa_r+0x30a>
 8009cc4:	e8df f003 	tbb	[pc, r3]
 8009cc8:	59383a2d 	.word	0x59383a2d
 8009ccc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009cd0:	441d      	add	r5, r3
 8009cd2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009cd6:	2b20      	cmp	r3, #32
 8009cd8:	bfc1      	itttt	gt
 8009cda:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009cde:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009ce2:	fa0b f303 	lslgt.w	r3, fp, r3
 8009ce6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009cea:	bfda      	itte	le
 8009cec:	f1c3 0320 	rsble	r3, r3, #32
 8009cf0:	fa06 f003 	lslle.w	r0, r6, r3
 8009cf4:	4318      	orrgt	r0, r3
 8009cf6:	f7f6 fc2d 	bl	8000554 <__aeabi_ui2d>
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	4606      	mov	r6, r0
 8009cfe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009d02:	3d01      	subs	r5, #1
 8009d04:	930e      	str	r3, [sp, #56]	; 0x38
 8009d06:	e76a      	b.n	8009bde <_dtoa_r+0x116>
 8009d08:	2301      	movs	r3, #1
 8009d0a:	e7b2      	b.n	8009c72 <_dtoa_r+0x1aa>
 8009d0c:	900b      	str	r0, [sp, #44]	; 0x2c
 8009d0e:	e7b1      	b.n	8009c74 <_dtoa_r+0x1ac>
 8009d10:	9b04      	ldr	r3, [sp, #16]
 8009d12:	9a00      	ldr	r2, [sp, #0]
 8009d14:	1a9b      	subs	r3, r3, r2
 8009d16:	9304      	str	r3, [sp, #16]
 8009d18:	4253      	negs	r3, r2
 8009d1a:	9307      	str	r3, [sp, #28]
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	930a      	str	r3, [sp, #40]	; 0x28
 8009d20:	e7bf      	b.n	8009ca2 <_dtoa_r+0x1da>
 8009d22:	2300      	movs	r3, #0
 8009d24:	9308      	str	r3, [sp, #32]
 8009d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	dc55      	bgt.n	8009dd8 <_dtoa_r+0x310>
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009d32:	461a      	mov	r2, r3
 8009d34:	9209      	str	r2, [sp, #36]	; 0x24
 8009d36:	e00c      	b.n	8009d52 <_dtoa_r+0x28a>
 8009d38:	2301      	movs	r3, #1
 8009d3a:	e7f3      	b.n	8009d24 <_dtoa_r+0x25c>
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d40:	9308      	str	r3, [sp, #32]
 8009d42:	9b00      	ldr	r3, [sp, #0]
 8009d44:	4413      	add	r3, r2
 8009d46:	9302      	str	r3, [sp, #8]
 8009d48:	3301      	adds	r3, #1
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	9303      	str	r3, [sp, #12]
 8009d4e:	bfb8      	it	lt
 8009d50:	2301      	movlt	r3, #1
 8009d52:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009d54:	2200      	movs	r2, #0
 8009d56:	6042      	str	r2, [r0, #4]
 8009d58:	2204      	movs	r2, #4
 8009d5a:	f102 0614 	add.w	r6, r2, #20
 8009d5e:	429e      	cmp	r6, r3
 8009d60:	6841      	ldr	r1, [r0, #4]
 8009d62:	d93d      	bls.n	8009de0 <_dtoa_r+0x318>
 8009d64:	4620      	mov	r0, r4
 8009d66:	f001 f931 	bl	800afcc <_Balloc>
 8009d6a:	9001      	str	r0, [sp, #4]
 8009d6c:	2800      	cmp	r0, #0
 8009d6e:	d13b      	bne.n	8009de8 <_dtoa_r+0x320>
 8009d70:	4b11      	ldr	r3, [pc, #68]	; (8009db8 <_dtoa_r+0x2f0>)
 8009d72:	4602      	mov	r2, r0
 8009d74:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009d78:	e6c0      	b.n	8009afc <_dtoa_r+0x34>
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	e7df      	b.n	8009d3e <_dtoa_r+0x276>
 8009d7e:	bf00      	nop
 8009d80:	636f4361 	.word	0x636f4361
 8009d84:	3fd287a7 	.word	0x3fd287a7
 8009d88:	8b60c8b3 	.word	0x8b60c8b3
 8009d8c:	3fc68a28 	.word	0x3fc68a28
 8009d90:	509f79fb 	.word	0x509f79fb
 8009d94:	3fd34413 	.word	0x3fd34413
 8009d98:	0800deee 	.word	0x0800deee
 8009d9c:	0800df05 	.word	0x0800df05
 8009da0:	7ff00000 	.word	0x7ff00000
 8009da4:	0800deea 	.word	0x0800deea
 8009da8:	0800dee1 	.word	0x0800dee1
 8009dac:	0800dd65 	.word	0x0800dd65
 8009db0:	3ff80000 	.word	0x3ff80000
 8009db4:	0800e0d8 	.word	0x0800e0d8
 8009db8:	0800df60 	.word	0x0800df60
 8009dbc:	2501      	movs	r5, #1
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	9306      	str	r3, [sp, #24]
 8009dc2:	9508      	str	r5, [sp, #32]
 8009dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8009dc8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	2312      	movs	r3, #18
 8009dd0:	e7b0      	b.n	8009d34 <_dtoa_r+0x26c>
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	9308      	str	r3, [sp, #32]
 8009dd6:	e7f5      	b.n	8009dc4 <_dtoa_r+0x2fc>
 8009dd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dda:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009dde:	e7b8      	b.n	8009d52 <_dtoa_r+0x28a>
 8009de0:	3101      	adds	r1, #1
 8009de2:	6041      	str	r1, [r0, #4]
 8009de4:	0052      	lsls	r2, r2, #1
 8009de6:	e7b8      	b.n	8009d5a <_dtoa_r+0x292>
 8009de8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009dea:	9a01      	ldr	r2, [sp, #4]
 8009dec:	601a      	str	r2, [r3, #0]
 8009dee:	9b03      	ldr	r3, [sp, #12]
 8009df0:	2b0e      	cmp	r3, #14
 8009df2:	f200 809d 	bhi.w	8009f30 <_dtoa_r+0x468>
 8009df6:	2d00      	cmp	r5, #0
 8009df8:	f000 809a 	beq.w	8009f30 <_dtoa_r+0x468>
 8009dfc:	9b00      	ldr	r3, [sp, #0]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	dd32      	ble.n	8009e68 <_dtoa_r+0x3a0>
 8009e02:	4ab7      	ldr	r2, [pc, #732]	; (800a0e0 <_dtoa_r+0x618>)
 8009e04:	f003 030f 	and.w	r3, r3, #15
 8009e08:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009e0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e10:	9b00      	ldr	r3, [sp, #0]
 8009e12:	05d8      	lsls	r0, r3, #23
 8009e14:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009e18:	d516      	bpl.n	8009e48 <_dtoa_r+0x380>
 8009e1a:	4bb2      	ldr	r3, [pc, #712]	; (800a0e4 <_dtoa_r+0x61c>)
 8009e1c:	ec51 0b19 	vmov	r0, r1, d9
 8009e20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009e24:	f7f6 fd3a 	bl	800089c <__aeabi_ddiv>
 8009e28:	f007 070f 	and.w	r7, r7, #15
 8009e2c:	4682      	mov	sl, r0
 8009e2e:	468b      	mov	fp, r1
 8009e30:	2503      	movs	r5, #3
 8009e32:	4eac      	ldr	r6, [pc, #688]	; (800a0e4 <_dtoa_r+0x61c>)
 8009e34:	b957      	cbnz	r7, 8009e4c <_dtoa_r+0x384>
 8009e36:	4642      	mov	r2, r8
 8009e38:	464b      	mov	r3, r9
 8009e3a:	4650      	mov	r0, sl
 8009e3c:	4659      	mov	r1, fp
 8009e3e:	f7f6 fd2d 	bl	800089c <__aeabi_ddiv>
 8009e42:	4682      	mov	sl, r0
 8009e44:	468b      	mov	fp, r1
 8009e46:	e028      	b.n	8009e9a <_dtoa_r+0x3d2>
 8009e48:	2502      	movs	r5, #2
 8009e4a:	e7f2      	b.n	8009e32 <_dtoa_r+0x36a>
 8009e4c:	07f9      	lsls	r1, r7, #31
 8009e4e:	d508      	bpl.n	8009e62 <_dtoa_r+0x39a>
 8009e50:	4640      	mov	r0, r8
 8009e52:	4649      	mov	r1, r9
 8009e54:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009e58:	f7f6 fbf6 	bl	8000648 <__aeabi_dmul>
 8009e5c:	3501      	adds	r5, #1
 8009e5e:	4680      	mov	r8, r0
 8009e60:	4689      	mov	r9, r1
 8009e62:	107f      	asrs	r7, r7, #1
 8009e64:	3608      	adds	r6, #8
 8009e66:	e7e5      	b.n	8009e34 <_dtoa_r+0x36c>
 8009e68:	f000 809b 	beq.w	8009fa2 <_dtoa_r+0x4da>
 8009e6c:	9b00      	ldr	r3, [sp, #0]
 8009e6e:	4f9d      	ldr	r7, [pc, #628]	; (800a0e4 <_dtoa_r+0x61c>)
 8009e70:	425e      	negs	r6, r3
 8009e72:	4b9b      	ldr	r3, [pc, #620]	; (800a0e0 <_dtoa_r+0x618>)
 8009e74:	f006 020f 	and.w	r2, r6, #15
 8009e78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e80:	ec51 0b19 	vmov	r0, r1, d9
 8009e84:	f7f6 fbe0 	bl	8000648 <__aeabi_dmul>
 8009e88:	1136      	asrs	r6, r6, #4
 8009e8a:	4682      	mov	sl, r0
 8009e8c:	468b      	mov	fp, r1
 8009e8e:	2300      	movs	r3, #0
 8009e90:	2502      	movs	r5, #2
 8009e92:	2e00      	cmp	r6, #0
 8009e94:	d17a      	bne.n	8009f8c <_dtoa_r+0x4c4>
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d1d3      	bne.n	8009e42 <_dtoa_r+0x37a>
 8009e9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	f000 8082 	beq.w	8009fa6 <_dtoa_r+0x4de>
 8009ea2:	4b91      	ldr	r3, [pc, #580]	; (800a0e8 <_dtoa_r+0x620>)
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	4650      	mov	r0, sl
 8009ea8:	4659      	mov	r1, fp
 8009eaa:	f7f6 fe3f 	bl	8000b2c <__aeabi_dcmplt>
 8009eae:	2800      	cmp	r0, #0
 8009eb0:	d079      	beq.n	8009fa6 <_dtoa_r+0x4de>
 8009eb2:	9b03      	ldr	r3, [sp, #12]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d076      	beq.n	8009fa6 <_dtoa_r+0x4de>
 8009eb8:	9b02      	ldr	r3, [sp, #8]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	dd36      	ble.n	8009f2c <_dtoa_r+0x464>
 8009ebe:	9b00      	ldr	r3, [sp, #0]
 8009ec0:	4650      	mov	r0, sl
 8009ec2:	4659      	mov	r1, fp
 8009ec4:	1e5f      	subs	r7, r3, #1
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	4b88      	ldr	r3, [pc, #544]	; (800a0ec <_dtoa_r+0x624>)
 8009eca:	f7f6 fbbd 	bl	8000648 <__aeabi_dmul>
 8009ece:	9e02      	ldr	r6, [sp, #8]
 8009ed0:	4682      	mov	sl, r0
 8009ed2:	468b      	mov	fp, r1
 8009ed4:	3501      	adds	r5, #1
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	f7f6 fb4c 	bl	8000574 <__aeabi_i2d>
 8009edc:	4652      	mov	r2, sl
 8009ede:	465b      	mov	r3, fp
 8009ee0:	f7f6 fbb2 	bl	8000648 <__aeabi_dmul>
 8009ee4:	4b82      	ldr	r3, [pc, #520]	; (800a0f0 <_dtoa_r+0x628>)
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f7f6 f9f8 	bl	80002dc <__adddf3>
 8009eec:	46d0      	mov	r8, sl
 8009eee:	46d9      	mov	r9, fp
 8009ef0:	4682      	mov	sl, r0
 8009ef2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009ef6:	2e00      	cmp	r6, #0
 8009ef8:	d158      	bne.n	8009fac <_dtoa_r+0x4e4>
 8009efa:	4b7e      	ldr	r3, [pc, #504]	; (800a0f4 <_dtoa_r+0x62c>)
 8009efc:	2200      	movs	r2, #0
 8009efe:	4640      	mov	r0, r8
 8009f00:	4649      	mov	r1, r9
 8009f02:	f7f6 f9e9 	bl	80002d8 <__aeabi_dsub>
 8009f06:	4652      	mov	r2, sl
 8009f08:	465b      	mov	r3, fp
 8009f0a:	4680      	mov	r8, r0
 8009f0c:	4689      	mov	r9, r1
 8009f0e:	f7f6 fe2b 	bl	8000b68 <__aeabi_dcmpgt>
 8009f12:	2800      	cmp	r0, #0
 8009f14:	f040 8295 	bne.w	800a442 <_dtoa_r+0x97a>
 8009f18:	4652      	mov	r2, sl
 8009f1a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009f1e:	4640      	mov	r0, r8
 8009f20:	4649      	mov	r1, r9
 8009f22:	f7f6 fe03 	bl	8000b2c <__aeabi_dcmplt>
 8009f26:	2800      	cmp	r0, #0
 8009f28:	f040 8289 	bne.w	800a43e <_dtoa_r+0x976>
 8009f2c:	ec5b ab19 	vmov	sl, fp, d9
 8009f30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	f2c0 8148 	blt.w	800a1c8 <_dtoa_r+0x700>
 8009f38:	9a00      	ldr	r2, [sp, #0]
 8009f3a:	2a0e      	cmp	r2, #14
 8009f3c:	f300 8144 	bgt.w	800a1c8 <_dtoa_r+0x700>
 8009f40:	4b67      	ldr	r3, [pc, #412]	; (800a0e0 <_dtoa_r+0x618>)
 8009f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f46:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009f4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	f280 80d5 	bge.w	800a0fc <_dtoa_r+0x634>
 8009f52:	9b03      	ldr	r3, [sp, #12]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	f300 80d1 	bgt.w	800a0fc <_dtoa_r+0x634>
 8009f5a:	f040 826f 	bne.w	800a43c <_dtoa_r+0x974>
 8009f5e:	4b65      	ldr	r3, [pc, #404]	; (800a0f4 <_dtoa_r+0x62c>)
 8009f60:	2200      	movs	r2, #0
 8009f62:	4640      	mov	r0, r8
 8009f64:	4649      	mov	r1, r9
 8009f66:	f7f6 fb6f 	bl	8000648 <__aeabi_dmul>
 8009f6a:	4652      	mov	r2, sl
 8009f6c:	465b      	mov	r3, fp
 8009f6e:	f7f6 fdf1 	bl	8000b54 <__aeabi_dcmpge>
 8009f72:	9e03      	ldr	r6, [sp, #12]
 8009f74:	4637      	mov	r7, r6
 8009f76:	2800      	cmp	r0, #0
 8009f78:	f040 8245 	bne.w	800a406 <_dtoa_r+0x93e>
 8009f7c:	9d01      	ldr	r5, [sp, #4]
 8009f7e:	2331      	movs	r3, #49	; 0x31
 8009f80:	f805 3b01 	strb.w	r3, [r5], #1
 8009f84:	9b00      	ldr	r3, [sp, #0]
 8009f86:	3301      	adds	r3, #1
 8009f88:	9300      	str	r3, [sp, #0]
 8009f8a:	e240      	b.n	800a40e <_dtoa_r+0x946>
 8009f8c:	07f2      	lsls	r2, r6, #31
 8009f8e:	d505      	bpl.n	8009f9c <_dtoa_r+0x4d4>
 8009f90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f94:	f7f6 fb58 	bl	8000648 <__aeabi_dmul>
 8009f98:	3501      	adds	r5, #1
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	1076      	asrs	r6, r6, #1
 8009f9e:	3708      	adds	r7, #8
 8009fa0:	e777      	b.n	8009e92 <_dtoa_r+0x3ca>
 8009fa2:	2502      	movs	r5, #2
 8009fa4:	e779      	b.n	8009e9a <_dtoa_r+0x3d2>
 8009fa6:	9f00      	ldr	r7, [sp, #0]
 8009fa8:	9e03      	ldr	r6, [sp, #12]
 8009faa:	e794      	b.n	8009ed6 <_dtoa_r+0x40e>
 8009fac:	9901      	ldr	r1, [sp, #4]
 8009fae:	4b4c      	ldr	r3, [pc, #304]	; (800a0e0 <_dtoa_r+0x618>)
 8009fb0:	4431      	add	r1, r6
 8009fb2:	910d      	str	r1, [sp, #52]	; 0x34
 8009fb4:	9908      	ldr	r1, [sp, #32]
 8009fb6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009fba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009fbe:	2900      	cmp	r1, #0
 8009fc0:	d043      	beq.n	800a04a <_dtoa_r+0x582>
 8009fc2:	494d      	ldr	r1, [pc, #308]	; (800a0f8 <_dtoa_r+0x630>)
 8009fc4:	2000      	movs	r0, #0
 8009fc6:	f7f6 fc69 	bl	800089c <__aeabi_ddiv>
 8009fca:	4652      	mov	r2, sl
 8009fcc:	465b      	mov	r3, fp
 8009fce:	f7f6 f983 	bl	80002d8 <__aeabi_dsub>
 8009fd2:	9d01      	ldr	r5, [sp, #4]
 8009fd4:	4682      	mov	sl, r0
 8009fd6:	468b      	mov	fp, r1
 8009fd8:	4649      	mov	r1, r9
 8009fda:	4640      	mov	r0, r8
 8009fdc:	f7f6 fde4 	bl	8000ba8 <__aeabi_d2iz>
 8009fe0:	4606      	mov	r6, r0
 8009fe2:	f7f6 fac7 	bl	8000574 <__aeabi_i2d>
 8009fe6:	4602      	mov	r2, r0
 8009fe8:	460b      	mov	r3, r1
 8009fea:	4640      	mov	r0, r8
 8009fec:	4649      	mov	r1, r9
 8009fee:	f7f6 f973 	bl	80002d8 <__aeabi_dsub>
 8009ff2:	3630      	adds	r6, #48	; 0x30
 8009ff4:	f805 6b01 	strb.w	r6, [r5], #1
 8009ff8:	4652      	mov	r2, sl
 8009ffa:	465b      	mov	r3, fp
 8009ffc:	4680      	mov	r8, r0
 8009ffe:	4689      	mov	r9, r1
 800a000:	f7f6 fd94 	bl	8000b2c <__aeabi_dcmplt>
 800a004:	2800      	cmp	r0, #0
 800a006:	d163      	bne.n	800a0d0 <_dtoa_r+0x608>
 800a008:	4642      	mov	r2, r8
 800a00a:	464b      	mov	r3, r9
 800a00c:	4936      	ldr	r1, [pc, #216]	; (800a0e8 <_dtoa_r+0x620>)
 800a00e:	2000      	movs	r0, #0
 800a010:	f7f6 f962 	bl	80002d8 <__aeabi_dsub>
 800a014:	4652      	mov	r2, sl
 800a016:	465b      	mov	r3, fp
 800a018:	f7f6 fd88 	bl	8000b2c <__aeabi_dcmplt>
 800a01c:	2800      	cmp	r0, #0
 800a01e:	f040 80b5 	bne.w	800a18c <_dtoa_r+0x6c4>
 800a022:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a024:	429d      	cmp	r5, r3
 800a026:	d081      	beq.n	8009f2c <_dtoa_r+0x464>
 800a028:	4b30      	ldr	r3, [pc, #192]	; (800a0ec <_dtoa_r+0x624>)
 800a02a:	2200      	movs	r2, #0
 800a02c:	4650      	mov	r0, sl
 800a02e:	4659      	mov	r1, fp
 800a030:	f7f6 fb0a 	bl	8000648 <__aeabi_dmul>
 800a034:	4b2d      	ldr	r3, [pc, #180]	; (800a0ec <_dtoa_r+0x624>)
 800a036:	4682      	mov	sl, r0
 800a038:	468b      	mov	fp, r1
 800a03a:	4640      	mov	r0, r8
 800a03c:	4649      	mov	r1, r9
 800a03e:	2200      	movs	r2, #0
 800a040:	f7f6 fb02 	bl	8000648 <__aeabi_dmul>
 800a044:	4680      	mov	r8, r0
 800a046:	4689      	mov	r9, r1
 800a048:	e7c6      	b.n	8009fd8 <_dtoa_r+0x510>
 800a04a:	4650      	mov	r0, sl
 800a04c:	4659      	mov	r1, fp
 800a04e:	f7f6 fafb 	bl	8000648 <__aeabi_dmul>
 800a052:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a054:	9d01      	ldr	r5, [sp, #4]
 800a056:	930f      	str	r3, [sp, #60]	; 0x3c
 800a058:	4682      	mov	sl, r0
 800a05a:	468b      	mov	fp, r1
 800a05c:	4649      	mov	r1, r9
 800a05e:	4640      	mov	r0, r8
 800a060:	f7f6 fda2 	bl	8000ba8 <__aeabi_d2iz>
 800a064:	4606      	mov	r6, r0
 800a066:	f7f6 fa85 	bl	8000574 <__aeabi_i2d>
 800a06a:	3630      	adds	r6, #48	; 0x30
 800a06c:	4602      	mov	r2, r0
 800a06e:	460b      	mov	r3, r1
 800a070:	4640      	mov	r0, r8
 800a072:	4649      	mov	r1, r9
 800a074:	f7f6 f930 	bl	80002d8 <__aeabi_dsub>
 800a078:	f805 6b01 	strb.w	r6, [r5], #1
 800a07c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a07e:	429d      	cmp	r5, r3
 800a080:	4680      	mov	r8, r0
 800a082:	4689      	mov	r9, r1
 800a084:	f04f 0200 	mov.w	r2, #0
 800a088:	d124      	bne.n	800a0d4 <_dtoa_r+0x60c>
 800a08a:	4b1b      	ldr	r3, [pc, #108]	; (800a0f8 <_dtoa_r+0x630>)
 800a08c:	4650      	mov	r0, sl
 800a08e:	4659      	mov	r1, fp
 800a090:	f7f6 f924 	bl	80002dc <__adddf3>
 800a094:	4602      	mov	r2, r0
 800a096:	460b      	mov	r3, r1
 800a098:	4640      	mov	r0, r8
 800a09a:	4649      	mov	r1, r9
 800a09c:	f7f6 fd64 	bl	8000b68 <__aeabi_dcmpgt>
 800a0a0:	2800      	cmp	r0, #0
 800a0a2:	d173      	bne.n	800a18c <_dtoa_r+0x6c4>
 800a0a4:	4652      	mov	r2, sl
 800a0a6:	465b      	mov	r3, fp
 800a0a8:	4913      	ldr	r1, [pc, #76]	; (800a0f8 <_dtoa_r+0x630>)
 800a0aa:	2000      	movs	r0, #0
 800a0ac:	f7f6 f914 	bl	80002d8 <__aeabi_dsub>
 800a0b0:	4602      	mov	r2, r0
 800a0b2:	460b      	mov	r3, r1
 800a0b4:	4640      	mov	r0, r8
 800a0b6:	4649      	mov	r1, r9
 800a0b8:	f7f6 fd38 	bl	8000b2c <__aeabi_dcmplt>
 800a0bc:	2800      	cmp	r0, #0
 800a0be:	f43f af35 	beq.w	8009f2c <_dtoa_r+0x464>
 800a0c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a0c4:	1e6b      	subs	r3, r5, #1
 800a0c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a0c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a0cc:	2b30      	cmp	r3, #48	; 0x30
 800a0ce:	d0f8      	beq.n	800a0c2 <_dtoa_r+0x5fa>
 800a0d0:	9700      	str	r7, [sp, #0]
 800a0d2:	e049      	b.n	800a168 <_dtoa_r+0x6a0>
 800a0d4:	4b05      	ldr	r3, [pc, #20]	; (800a0ec <_dtoa_r+0x624>)
 800a0d6:	f7f6 fab7 	bl	8000648 <__aeabi_dmul>
 800a0da:	4680      	mov	r8, r0
 800a0dc:	4689      	mov	r9, r1
 800a0de:	e7bd      	b.n	800a05c <_dtoa_r+0x594>
 800a0e0:	0800e0d8 	.word	0x0800e0d8
 800a0e4:	0800e0b0 	.word	0x0800e0b0
 800a0e8:	3ff00000 	.word	0x3ff00000
 800a0ec:	40240000 	.word	0x40240000
 800a0f0:	401c0000 	.word	0x401c0000
 800a0f4:	40140000 	.word	0x40140000
 800a0f8:	3fe00000 	.word	0x3fe00000
 800a0fc:	9d01      	ldr	r5, [sp, #4]
 800a0fe:	4656      	mov	r6, sl
 800a100:	465f      	mov	r7, fp
 800a102:	4642      	mov	r2, r8
 800a104:	464b      	mov	r3, r9
 800a106:	4630      	mov	r0, r6
 800a108:	4639      	mov	r1, r7
 800a10a:	f7f6 fbc7 	bl	800089c <__aeabi_ddiv>
 800a10e:	f7f6 fd4b 	bl	8000ba8 <__aeabi_d2iz>
 800a112:	4682      	mov	sl, r0
 800a114:	f7f6 fa2e 	bl	8000574 <__aeabi_i2d>
 800a118:	4642      	mov	r2, r8
 800a11a:	464b      	mov	r3, r9
 800a11c:	f7f6 fa94 	bl	8000648 <__aeabi_dmul>
 800a120:	4602      	mov	r2, r0
 800a122:	460b      	mov	r3, r1
 800a124:	4630      	mov	r0, r6
 800a126:	4639      	mov	r1, r7
 800a128:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a12c:	f7f6 f8d4 	bl	80002d8 <__aeabi_dsub>
 800a130:	f805 6b01 	strb.w	r6, [r5], #1
 800a134:	9e01      	ldr	r6, [sp, #4]
 800a136:	9f03      	ldr	r7, [sp, #12]
 800a138:	1bae      	subs	r6, r5, r6
 800a13a:	42b7      	cmp	r7, r6
 800a13c:	4602      	mov	r2, r0
 800a13e:	460b      	mov	r3, r1
 800a140:	d135      	bne.n	800a1ae <_dtoa_r+0x6e6>
 800a142:	f7f6 f8cb 	bl	80002dc <__adddf3>
 800a146:	4642      	mov	r2, r8
 800a148:	464b      	mov	r3, r9
 800a14a:	4606      	mov	r6, r0
 800a14c:	460f      	mov	r7, r1
 800a14e:	f7f6 fd0b 	bl	8000b68 <__aeabi_dcmpgt>
 800a152:	b9d0      	cbnz	r0, 800a18a <_dtoa_r+0x6c2>
 800a154:	4642      	mov	r2, r8
 800a156:	464b      	mov	r3, r9
 800a158:	4630      	mov	r0, r6
 800a15a:	4639      	mov	r1, r7
 800a15c:	f7f6 fcdc 	bl	8000b18 <__aeabi_dcmpeq>
 800a160:	b110      	cbz	r0, 800a168 <_dtoa_r+0x6a0>
 800a162:	f01a 0f01 	tst.w	sl, #1
 800a166:	d110      	bne.n	800a18a <_dtoa_r+0x6c2>
 800a168:	4620      	mov	r0, r4
 800a16a:	ee18 1a10 	vmov	r1, s16
 800a16e:	f000 ff6d 	bl	800b04c <_Bfree>
 800a172:	2300      	movs	r3, #0
 800a174:	9800      	ldr	r0, [sp, #0]
 800a176:	702b      	strb	r3, [r5, #0]
 800a178:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a17a:	3001      	adds	r0, #1
 800a17c:	6018      	str	r0, [r3, #0]
 800a17e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a180:	2b00      	cmp	r3, #0
 800a182:	f43f acf1 	beq.w	8009b68 <_dtoa_r+0xa0>
 800a186:	601d      	str	r5, [r3, #0]
 800a188:	e4ee      	b.n	8009b68 <_dtoa_r+0xa0>
 800a18a:	9f00      	ldr	r7, [sp, #0]
 800a18c:	462b      	mov	r3, r5
 800a18e:	461d      	mov	r5, r3
 800a190:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a194:	2a39      	cmp	r2, #57	; 0x39
 800a196:	d106      	bne.n	800a1a6 <_dtoa_r+0x6de>
 800a198:	9a01      	ldr	r2, [sp, #4]
 800a19a:	429a      	cmp	r2, r3
 800a19c:	d1f7      	bne.n	800a18e <_dtoa_r+0x6c6>
 800a19e:	9901      	ldr	r1, [sp, #4]
 800a1a0:	2230      	movs	r2, #48	; 0x30
 800a1a2:	3701      	adds	r7, #1
 800a1a4:	700a      	strb	r2, [r1, #0]
 800a1a6:	781a      	ldrb	r2, [r3, #0]
 800a1a8:	3201      	adds	r2, #1
 800a1aa:	701a      	strb	r2, [r3, #0]
 800a1ac:	e790      	b.n	800a0d0 <_dtoa_r+0x608>
 800a1ae:	4ba6      	ldr	r3, [pc, #664]	; (800a448 <_dtoa_r+0x980>)
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	f7f6 fa49 	bl	8000648 <__aeabi_dmul>
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	4606      	mov	r6, r0
 800a1bc:	460f      	mov	r7, r1
 800a1be:	f7f6 fcab 	bl	8000b18 <__aeabi_dcmpeq>
 800a1c2:	2800      	cmp	r0, #0
 800a1c4:	d09d      	beq.n	800a102 <_dtoa_r+0x63a>
 800a1c6:	e7cf      	b.n	800a168 <_dtoa_r+0x6a0>
 800a1c8:	9a08      	ldr	r2, [sp, #32]
 800a1ca:	2a00      	cmp	r2, #0
 800a1cc:	f000 80d7 	beq.w	800a37e <_dtoa_r+0x8b6>
 800a1d0:	9a06      	ldr	r2, [sp, #24]
 800a1d2:	2a01      	cmp	r2, #1
 800a1d4:	f300 80ba 	bgt.w	800a34c <_dtoa_r+0x884>
 800a1d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1da:	2a00      	cmp	r2, #0
 800a1dc:	f000 80b2 	beq.w	800a344 <_dtoa_r+0x87c>
 800a1e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a1e4:	9e07      	ldr	r6, [sp, #28]
 800a1e6:	9d04      	ldr	r5, [sp, #16]
 800a1e8:	9a04      	ldr	r2, [sp, #16]
 800a1ea:	441a      	add	r2, r3
 800a1ec:	9204      	str	r2, [sp, #16]
 800a1ee:	9a05      	ldr	r2, [sp, #20]
 800a1f0:	2101      	movs	r1, #1
 800a1f2:	441a      	add	r2, r3
 800a1f4:	4620      	mov	r0, r4
 800a1f6:	9205      	str	r2, [sp, #20]
 800a1f8:	f001 f82a 	bl	800b250 <__i2b>
 800a1fc:	4607      	mov	r7, r0
 800a1fe:	2d00      	cmp	r5, #0
 800a200:	dd0c      	ble.n	800a21c <_dtoa_r+0x754>
 800a202:	9b05      	ldr	r3, [sp, #20]
 800a204:	2b00      	cmp	r3, #0
 800a206:	dd09      	ble.n	800a21c <_dtoa_r+0x754>
 800a208:	42ab      	cmp	r3, r5
 800a20a:	9a04      	ldr	r2, [sp, #16]
 800a20c:	bfa8      	it	ge
 800a20e:	462b      	movge	r3, r5
 800a210:	1ad2      	subs	r2, r2, r3
 800a212:	9204      	str	r2, [sp, #16]
 800a214:	9a05      	ldr	r2, [sp, #20]
 800a216:	1aed      	subs	r5, r5, r3
 800a218:	1ad3      	subs	r3, r2, r3
 800a21a:	9305      	str	r3, [sp, #20]
 800a21c:	9b07      	ldr	r3, [sp, #28]
 800a21e:	b31b      	cbz	r3, 800a268 <_dtoa_r+0x7a0>
 800a220:	9b08      	ldr	r3, [sp, #32]
 800a222:	2b00      	cmp	r3, #0
 800a224:	f000 80af 	beq.w	800a386 <_dtoa_r+0x8be>
 800a228:	2e00      	cmp	r6, #0
 800a22a:	dd13      	ble.n	800a254 <_dtoa_r+0x78c>
 800a22c:	4639      	mov	r1, r7
 800a22e:	4632      	mov	r2, r6
 800a230:	4620      	mov	r0, r4
 800a232:	f001 f8cd 	bl	800b3d0 <__pow5mult>
 800a236:	ee18 2a10 	vmov	r2, s16
 800a23a:	4601      	mov	r1, r0
 800a23c:	4607      	mov	r7, r0
 800a23e:	4620      	mov	r0, r4
 800a240:	f001 f81c 	bl	800b27c <__multiply>
 800a244:	ee18 1a10 	vmov	r1, s16
 800a248:	4680      	mov	r8, r0
 800a24a:	4620      	mov	r0, r4
 800a24c:	f000 fefe 	bl	800b04c <_Bfree>
 800a250:	ee08 8a10 	vmov	s16, r8
 800a254:	9b07      	ldr	r3, [sp, #28]
 800a256:	1b9a      	subs	r2, r3, r6
 800a258:	d006      	beq.n	800a268 <_dtoa_r+0x7a0>
 800a25a:	ee18 1a10 	vmov	r1, s16
 800a25e:	4620      	mov	r0, r4
 800a260:	f001 f8b6 	bl	800b3d0 <__pow5mult>
 800a264:	ee08 0a10 	vmov	s16, r0
 800a268:	2101      	movs	r1, #1
 800a26a:	4620      	mov	r0, r4
 800a26c:	f000 fff0 	bl	800b250 <__i2b>
 800a270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a272:	2b00      	cmp	r3, #0
 800a274:	4606      	mov	r6, r0
 800a276:	f340 8088 	ble.w	800a38a <_dtoa_r+0x8c2>
 800a27a:	461a      	mov	r2, r3
 800a27c:	4601      	mov	r1, r0
 800a27e:	4620      	mov	r0, r4
 800a280:	f001 f8a6 	bl	800b3d0 <__pow5mult>
 800a284:	9b06      	ldr	r3, [sp, #24]
 800a286:	2b01      	cmp	r3, #1
 800a288:	4606      	mov	r6, r0
 800a28a:	f340 8081 	ble.w	800a390 <_dtoa_r+0x8c8>
 800a28e:	f04f 0800 	mov.w	r8, #0
 800a292:	6933      	ldr	r3, [r6, #16]
 800a294:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a298:	6918      	ldr	r0, [r3, #16]
 800a29a:	f000 ff89 	bl	800b1b0 <__hi0bits>
 800a29e:	f1c0 0020 	rsb	r0, r0, #32
 800a2a2:	9b05      	ldr	r3, [sp, #20]
 800a2a4:	4418      	add	r0, r3
 800a2a6:	f010 001f 	ands.w	r0, r0, #31
 800a2aa:	f000 8092 	beq.w	800a3d2 <_dtoa_r+0x90a>
 800a2ae:	f1c0 0320 	rsb	r3, r0, #32
 800a2b2:	2b04      	cmp	r3, #4
 800a2b4:	f340 808a 	ble.w	800a3cc <_dtoa_r+0x904>
 800a2b8:	f1c0 001c 	rsb	r0, r0, #28
 800a2bc:	9b04      	ldr	r3, [sp, #16]
 800a2be:	4403      	add	r3, r0
 800a2c0:	9304      	str	r3, [sp, #16]
 800a2c2:	9b05      	ldr	r3, [sp, #20]
 800a2c4:	4403      	add	r3, r0
 800a2c6:	4405      	add	r5, r0
 800a2c8:	9305      	str	r3, [sp, #20]
 800a2ca:	9b04      	ldr	r3, [sp, #16]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	dd07      	ble.n	800a2e0 <_dtoa_r+0x818>
 800a2d0:	ee18 1a10 	vmov	r1, s16
 800a2d4:	461a      	mov	r2, r3
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	f001 f8d4 	bl	800b484 <__lshift>
 800a2dc:	ee08 0a10 	vmov	s16, r0
 800a2e0:	9b05      	ldr	r3, [sp, #20]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	dd05      	ble.n	800a2f2 <_dtoa_r+0x82a>
 800a2e6:	4631      	mov	r1, r6
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	4620      	mov	r0, r4
 800a2ec:	f001 f8ca 	bl	800b484 <__lshift>
 800a2f0:	4606      	mov	r6, r0
 800a2f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d06e      	beq.n	800a3d6 <_dtoa_r+0x90e>
 800a2f8:	ee18 0a10 	vmov	r0, s16
 800a2fc:	4631      	mov	r1, r6
 800a2fe:	f001 f931 	bl	800b564 <__mcmp>
 800a302:	2800      	cmp	r0, #0
 800a304:	da67      	bge.n	800a3d6 <_dtoa_r+0x90e>
 800a306:	9b00      	ldr	r3, [sp, #0]
 800a308:	3b01      	subs	r3, #1
 800a30a:	ee18 1a10 	vmov	r1, s16
 800a30e:	9300      	str	r3, [sp, #0]
 800a310:	220a      	movs	r2, #10
 800a312:	2300      	movs	r3, #0
 800a314:	4620      	mov	r0, r4
 800a316:	f000 febb 	bl	800b090 <__multadd>
 800a31a:	9b08      	ldr	r3, [sp, #32]
 800a31c:	ee08 0a10 	vmov	s16, r0
 800a320:	2b00      	cmp	r3, #0
 800a322:	f000 81b1 	beq.w	800a688 <_dtoa_r+0xbc0>
 800a326:	2300      	movs	r3, #0
 800a328:	4639      	mov	r1, r7
 800a32a:	220a      	movs	r2, #10
 800a32c:	4620      	mov	r0, r4
 800a32e:	f000 feaf 	bl	800b090 <__multadd>
 800a332:	9b02      	ldr	r3, [sp, #8]
 800a334:	2b00      	cmp	r3, #0
 800a336:	4607      	mov	r7, r0
 800a338:	f300 808e 	bgt.w	800a458 <_dtoa_r+0x990>
 800a33c:	9b06      	ldr	r3, [sp, #24]
 800a33e:	2b02      	cmp	r3, #2
 800a340:	dc51      	bgt.n	800a3e6 <_dtoa_r+0x91e>
 800a342:	e089      	b.n	800a458 <_dtoa_r+0x990>
 800a344:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a346:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a34a:	e74b      	b.n	800a1e4 <_dtoa_r+0x71c>
 800a34c:	9b03      	ldr	r3, [sp, #12]
 800a34e:	1e5e      	subs	r6, r3, #1
 800a350:	9b07      	ldr	r3, [sp, #28]
 800a352:	42b3      	cmp	r3, r6
 800a354:	bfbf      	itttt	lt
 800a356:	9b07      	ldrlt	r3, [sp, #28]
 800a358:	9607      	strlt	r6, [sp, #28]
 800a35a:	1af2      	sublt	r2, r6, r3
 800a35c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a35e:	bfb6      	itet	lt
 800a360:	189b      	addlt	r3, r3, r2
 800a362:	1b9e      	subge	r6, r3, r6
 800a364:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a366:	9b03      	ldr	r3, [sp, #12]
 800a368:	bfb8      	it	lt
 800a36a:	2600      	movlt	r6, #0
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	bfb7      	itett	lt
 800a370:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a374:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a378:	1a9d      	sublt	r5, r3, r2
 800a37a:	2300      	movlt	r3, #0
 800a37c:	e734      	b.n	800a1e8 <_dtoa_r+0x720>
 800a37e:	9e07      	ldr	r6, [sp, #28]
 800a380:	9d04      	ldr	r5, [sp, #16]
 800a382:	9f08      	ldr	r7, [sp, #32]
 800a384:	e73b      	b.n	800a1fe <_dtoa_r+0x736>
 800a386:	9a07      	ldr	r2, [sp, #28]
 800a388:	e767      	b.n	800a25a <_dtoa_r+0x792>
 800a38a:	9b06      	ldr	r3, [sp, #24]
 800a38c:	2b01      	cmp	r3, #1
 800a38e:	dc18      	bgt.n	800a3c2 <_dtoa_r+0x8fa>
 800a390:	f1ba 0f00 	cmp.w	sl, #0
 800a394:	d115      	bne.n	800a3c2 <_dtoa_r+0x8fa>
 800a396:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a39a:	b993      	cbnz	r3, 800a3c2 <_dtoa_r+0x8fa>
 800a39c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a3a0:	0d1b      	lsrs	r3, r3, #20
 800a3a2:	051b      	lsls	r3, r3, #20
 800a3a4:	b183      	cbz	r3, 800a3c8 <_dtoa_r+0x900>
 800a3a6:	9b04      	ldr	r3, [sp, #16]
 800a3a8:	3301      	adds	r3, #1
 800a3aa:	9304      	str	r3, [sp, #16]
 800a3ac:	9b05      	ldr	r3, [sp, #20]
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	9305      	str	r3, [sp, #20]
 800a3b2:	f04f 0801 	mov.w	r8, #1
 800a3b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	f47f af6a 	bne.w	800a292 <_dtoa_r+0x7ca>
 800a3be:	2001      	movs	r0, #1
 800a3c0:	e76f      	b.n	800a2a2 <_dtoa_r+0x7da>
 800a3c2:	f04f 0800 	mov.w	r8, #0
 800a3c6:	e7f6      	b.n	800a3b6 <_dtoa_r+0x8ee>
 800a3c8:	4698      	mov	r8, r3
 800a3ca:	e7f4      	b.n	800a3b6 <_dtoa_r+0x8ee>
 800a3cc:	f43f af7d 	beq.w	800a2ca <_dtoa_r+0x802>
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	301c      	adds	r0, #28
 800a3d4:	e772      	b.n	800a2bc <_dtoa_r+0x7f4>
 800a3d6:	9b03      	ldr	r3, [sp, #12]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	dc37      	bgt.n	800a44c <_dtoa_r+0x984>
 800a3dc:	9b06      	ldr	r3, [sp, #24]
 800a3de:	2b02      	cmp	r3, #2
 800a3e0:	dd34      	ble.n	800a44c <_dtoa_r+0x984>
 800a3e2:	9b03      	ldr	r3, [sp, #12]
 800a3e4:	9302      	str	r3, [sp, #8]
 800a3e6:	9b02      	ldr	r3, [sp, #8]
 800a3e8:	b96b      	cbnz	r3, 800a406 <_dtoa_r+0x93e>
 800a3ea:	4631      	mov	r1, r6
 800a3ec:	2205      	movs	r2, #5
 800a3ee:	4620      	mov	r0, r4
 800a3f0:	f000 fe4e 	bl	800b090 <__multadd>
 800a3f4:	4601      	mov	r1, r0
 800a3f6:	4606      	mov	r6, r0
 800a3f8:	ee18 0a10 	vmov	r0, s16
 800a3fc:	f001 f8b2 	bl	800b564 <__mcmp>
 800a400:	2800      	cmp	r0, #0
 800a402:	f73f adbb 	bgt.w	8009f7c <_dtoa_r+0x4b4>
 800a406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a408:	9d01      	ldr	r5, [sp, #4]
 800a40a:	43db      	mvns	r3, r3
 800a40c:	9300      	str	r3, [sp, #0]
 800a40e:	f04f 0800 	mov.w	r8, #0
 800a412:	4631      	mov	r1, r6
 800a414:	4620      	mov	r0, r4
 800a416:	f000 fe19 	bl	800b04c <_Bfree>
 800a41a:	2f00      	cmp	r7, #0
 800a41c:	f43f aea4 	beq.w	800a168 <_dtoa_r+0x6a0>
 800a420:	f1b8 0f00 	cmp.w	r8, #0
 800a424:	d005      	beq.n	800a432 <_dtoa_r+0x96a>
 800a426:	45b8      	cmp	r8, r7
 800a428:	d003      	beq.n	800a432 <_dtoa_r+0x96a>
 800a42a:	4641      	mov	r1, r8
 800a42c:	4620      	mov	r0, r4
 800a42e:	f000 fe0d 	bl	800b04c <_Bfree>
 800a432:	4639      	mov	r1, r7
 800a434:	4620      	mov	r0, r4
 800a436:	f000 fe09 	bl	800b04c <_Bfree>
 800a43a:	e695      	b.n	800a168 <_dtoa_r+0x6a0>
 800a43c:	2600      	movs	r6, #0
 800a43e:	4637      	mov	r7, r6
 800a440:	e7e1      	b.n	800a406 <_dtoa_r+0x93e>
 800a442:	9700      	str	r7, [sp, #0]
 800a444:	4637      	mov	r7, r6
 800a446:	e599      	b.n	8009f7c <_dtoa_r+0x4b4>
 800a448:	40240000 	.word	0x40240000
 800a44c:	9b08      	ldr	r3, [sp, #32]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	f000 80ca 	beq.w	800a5e8 <_dtoa_r+0xb20>
 800a454:	9b03      	ldr	r3, [sp, #12]
 800a456:	9302      	str	r3, [sp, #8]
 800a458:	2d00      	cmp	r5, #0
 800a45a:	dd05      	ble.n	800a468 <_dtoa_r+0x9a0>
 800a45c:	4639      	mov	r1, r7
 800a45e:	462a      	mov	r2, r5
 800a460:	4620      	mov	r0, r4
 800a462:	f001 f80f 	bl	800b484 <__lshift>
 800a466:	4607      	mov	r7, r0
 800a468:	f1b8 0f00 	cmp.w	r8, #0
 800a46c:	d05b      	beq.n	800a526 <_dtoa_r+0xa5e>
 800a46e:	6879      	ldr	r1, [r7, #4]
 800a470:	4620      	mov	r0, r4
 800a472:	f000 fdab 	bl	800afcc <_Balloc>
 800a476:	4605      	mov	r5, r0
 800a478:	b928      	cbnz	r0, 800a486 <_dtoa_r+0x9be>
 800a47a:	4b87      	ldr	r3, [pc, #540]	; (800a698 <_dtoa_r+0xbd0>)
 800a47c:	4602      	mov	r2, r0
 800a47e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a482:	f7ff bb3b 	b.w	8009afc <_dtoa_r+0x34>
 800a486:	693a      	ldr	r2, [r7, #16]
 800a488:	3202      	adds	r2, #2
 800a48a:	0092      	lsls	r2, r2, #2
 800a48c:	f107 010c 	add.w	r1, r7, #12
 800a490:	300c      	adds	r0, #12
 800a492:	f000 fd8d 	bl	800afb0 <memcpy>
 800a496:	2201      	movs	r2, #1
 800a498:	4629      	mov	r1, r5
 800a49a:	4620      	mov	r0, r4
 800a49c:	f000 fff2 	bl	800b484 <__lshift>
 800a4a0:	9b01      	ldr	r3, [sp, #4]
 800a4a2:	f103 0901 	add.w	r9, r3, #1
 800a4a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a4aa:	4413      	add	r3, r2
 800a4ac:	9305      	str	r3, [sp, #20]
 800a4ae:	f00a 0301 	and.w	r3, sl, #1
 800a4b2:	46b8      	mov	r8, r7
 800a4b4:	9304      	str	r3, [sp, #16]
 800a4b6:	4607      	mov	r7, r0
 800a4b8:	4631      	mov	r1, r6
 800a4ba:	ee18 0a10 	vmov	r0, s16
 800a4be:	f7ff fa77 	bl	80099b0 <quorem>
 800a4c2:	4641      	mov	r1, r8
 800a4c4:	9002      	str	r0, [sp, #8]
 800a4c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a4ca:	ee18 0a10 	vmov	r0, s16
 800a4ce:	f001 f849 	bl	800b564 <__mcmp>
 800a4d2:	463a      	mov	r2, r7
 800a4d4:	9003      	str	r0, [sp, #12]
 800a4d6:	4631      	mov	r1, r6
 800a4d8:	4620      	mov	r0, r4
 800a4da:	f001 f85f 	bl	800b59c <__mdiff>
 800a4de:	68c2      	ldr	r2, [r0, #12]
 800a4e0:	f109 3bff 	add.w	fp, r9, #4294967295
 800a4e4:	4605      	mov	r5, r0
 800a4e6:	bb02      	cbnz	r2, 800a52a <_dtoa_r+0xa62>
 800a4e8:	4601      	mov	r1, r0
 800a4ea:	ee18 0a10 	vmov	r0, s16
 800a4ee:	f001 f839 	bl	800b564 <__mcmp>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	4629      	mov	r1, r5
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	9207      	str	r2, [sp, #28]
 800a4fa:	f000 fda7 	bl	800b04c <_Bfree>
 800a4fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a502:	ea43 0102 	orr.w	r1, r3, r2
 800a506:	9b04      	ldr	r3, [sp, #16]
 800a508:	430b      	orrs	r3, r1
 800a50a:	464d      	mov	r5, r9
 800a50c:	d10f      	bne.n	800a52e <_dtoa_r+0xa66>
 800a50e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a512:	d02a      	beq.n	800a56a <_dtoa_r+0xaa2>
 800a514:	9b03      	ldr	r3, [sp, #12]
 800a516:	2b00      	cmp	r3, #0
 800a518:	dd02      	ble.n	800a520 <_dtoa_r+0xa58>
 800a51a:	9b02      	ldr	r3, [sp, #8]
 800a51c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a520:	f88b a000 	strb.w	sl, [fp]
 800a524:	e775      	b.n	800a412 <_dtoa_r+0x94a>
 800a526:	4638      	mov	r0, r7
 800a528:	e7ba      	b.n	800a4a0 <_dtoa_r+0x9d8>
 800a52a:	2201      	movs	r2, #1
 800a52c:	e7e2      	b.n	800a4f4 <_dtoa_r+0xa2c>
 800a52e:	9b03      	ldr	r3, [sp, #12]
 800a530:	2b00      	cmp	r3, #0
 800a532:	db04      	blt.n	800a53e <_dtoa_r+0xa76>
 800a534:	9906      	ldr	r1, [sp, #24]
 800a536:	430b      	orrs	r3, r1
 800a538:	9904      	ldr	r1, [sp, #16]
 800a53a:	430b      	orrs	r3, r1
 800a53c:	d122      	bne.n	800a584 <_dtoa_r+0xabc>
 800a53e:	2a00      	cmp	r2, #0
 800a540:	ddee      	ble.n	800a520 <_dtoa_r+0xa58>
 800a542:	ee18 1a10 	vmov	r1, s16
 800a546:	2201      	movs	r2, #1
 800a548:	4620      	mov	r0, r4
 800a54a:	f000 ff9b 	bl	800b484 <__lshift>
 800a54e:	4631      	mov	r1, r6
 800a550:	ee08 0a10 	vmov	s16, r0
 800a554:	f001 f806 	bl	800b564 <__mcmp>
 800a558:	2800      	cmp	r0, #0
 800a55a:	dc03      	bgt.n	800a564 <_dtoa_r+0xa9c>
 800a55c:	d1e0      	bne.n	800a520 <_dtoa_r+0xa58>
 800a55e:	f01a 0f01 	tst.w	sl, #1
 800a562:	d0dd      	beq.n	800a520 <_dtoa_r+0xa58>
 800a564:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a568:	d1d7      	bne.n	800a51a <_dtoa_r+0xa52>
 800a56a:	2339      	movs	r3, #57	; 0x39
 800a56c:	f88b 3000 	strb.w	r3, [fp]
 800a570:	462b      	mov	r3, r5
 800a572:	461d      	mov	r5, r3
 800a574:	3b01      	subs	r3, #1
 800a576:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a57a:	2a39      	cmp	r2, #57	; 0x39
 800a57c:	d071      	beq.n	800a662 <_dtoa_r+0xb9a>
 800a57e:	3201      	adds	r2, #1
 800a580:	701a      	strb	r2, [r3, #0]
 800a582:	e746      	b.n	800a412 <_dtoa_r+0x94a>
 800a584:	2a00      	cmp	r2, #0
 800a586:	dd07      	ble.n	800a598 <_dtoa_r+0xad0>
 800a588:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a58c:	d0ed      	beq.n	800a56a <_dtoa_r+0xaa2>
 800a58e:	f10a 0301 	add.w	r3, sl, #1
 800a592:	f88b 3000 	strb.w	r3, [fp]
 800a596:	e73c      	b.n	800a412 <_dtoa_r+0x94a>
 800a598:	9b05      	ldr	r3, [sp, #20]
 800a59a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a59e:	4599      	cmp	r9, r3
 800a5a0:	d047      	beq.n	800a632 <_dtoa_r+0xb6a>
 800a5a2:	ee18 1a10 	vmov	r1, s16
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	220a      	movs	r2, #10
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	f000 fd70 	bl	800b090 <__multadd>
 800a5b0:	45b8      	cmp	r8, r7
 800a5b2:	ee08 0a10 	vmov	s16, r0
 800a5b6:	f04f 0300 	mov.w	r3, #0
 800a5ba:	f04f 020a 	mov.w	r2, #10
 800a5be:	4641      	mov	r1, r8
 800a5c0:	4620      	mov	r0, r4
 800a5c2:	d106      	bne.n	800a5d2 <_dtoa_r+0xb0a>
 800a5c4:	f000 fd64 	bl	800b090 <__multadd>
 800a5c8:	4680      	mov	r8, r0
 800a5ca:	4607      	mov	r7, r0
 800a5cc:	f109 0901 	add.w	r9, r9, #1
 800a5d0:	e772      	b.n	800a4b8 <_dtoa_r+0x9f0>
 800a5d2:	f000 fd5d 	bl	800b090 <__multadd>
 800a5d6:	4639      	mov	r1, r7
 800a5d8:	4680      	mov	r8, r0
 800a5da:	2300      	movs	r3, #0
 800a5dc:	220a      	movs	r2, #10
 800a5de:	4620      	mov	r0, r4
 800a5e0:	f000 fd56 	bl	800b090 <__multadd>
 800a5e4:	4607      	mov	r7, r0
 800a5e6:	e7f1      	b.n	800a5cc <_dtoa_r+0xb04>
 800a5e8:	9b03      	ldr	r3, [sp, #12]
 800a5ea:	9302      	str	r3, [sp, #8]
 800a5ec:	9d01      	ldr	r5, [sp, #4]
 800a5ee:	ee18 0a10 	vmov	r0, s16
 800a5f2:	4631      	mov	r1, r6
 800a5f4:	f7ff f9dc 	bl	80099b0 <quorem>
 800a5f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a5fc:	9b01      	ldr	r3, [sp, #4]
 800a5fe:	f805 ab01 	strb.w	sl, [r5], #1
 800a602:	1aea      	subs	r2, r5, r3
 800a604:	9b02      	ldr	r3, [sp, #8]
 800a606:	4293      	cmp	r3, r2
 800a608:	dd09      	ble.n	800a61e <_dtoa_r+0xb56>
 800a60a:	ee18 1a10 	vmov	r1, s16
 800a60e:	2300      	movs	r3, #0
 800a610:	220a      	movs	r2, #10
 800a612:	4620      	mov	r0, r4
 800a614:	f000 fd3c 	bl	800b090 <__multadd>
 800a618:	ee08 0a10 	vmov	s16, r0
 800a61c:	e7e7      	b.n	800a5ee <_dtoa_r+0xb26>
 800a61e:	9b02      	ldr	r3, [sp, #8]
 800a620:	2b00      	cmp	r3, #0
 800a622:	bfc8      	it	gt
 800a624:	461d      	movgt	r5, r3
 800a626:	9b01      	ldr	r3, [sp, #4]
 800a628:	bfd8      	it	le
 800a62a:	2501      	movle	r5, #1
 800a62c:	441d      	add	r5, r3
 800a62e:	f04f 0800 	mov.w	r8, #0
 800a632:	ee18 1a10 	vmov	r1, s16
 800a636:	2201      	movs	r2, #1
 800a638:	4620      	mov	r0, r4
 800a63a:	f000 ff23 	bl	800b484 <__lshift>
 800a63e:	4631      	mov	r1, r6
 800a640:	ee08 0a10 	vmov	s16, r0
 800a644:	f000 ff8e 	bl	800b564 <__mcmp>
 800a648:	2800      	cmp	r0, #0
 800a64a:	dc91      	bgt.n	800a570 <_dtoa_r+0xaa8>
 800a64c:	d102      	bne.n	800a654 <_dtoa_r+0xb8c>
 800a64e:	f01a 0f01 	tst.w	sl, #1
 800a652:	d18d      	bne.n	800a570 <_dtoa_r+0xaa8>
 800a654:	462b      	mov	r3, r5
 800a656:	461d      	mov	r5, r3
 800a658:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a65c:	2a30      	cmp	r2, #48	; 0x30
 800a65e:	d0fa      	beq.n	800a656 <_dtoa_r+0xb8e>
 800a660:	e6d7      	b.n	800a412 <_dtoa_r+0x94a>
 800a662:	9a01      	ldr	r2, [sp, #4]
 800a664:	429a      	cmp	r2, r3
 800a666:	d184      	bne.n	800a572 <_dtoa_r+0xaaa>
 800a668:	9b00      	ldr	r3, [sp, #0]
 800a66a:	3301      	adds	r3, #1
 800a66c:	9300      	str	r3, [sp, #0]
 800a66e:	2331      	movs	r3, #49	; 0x31
 800a670:	7013      	strb	r3, [r2, #0]
 800a672:	e6ce      	b.n	800a412 <_dtoa_r+0x94a>
 800a674:	4b09      	ldr	r3, [pc, #36]	; (800a69c <_dtoa_r+0xbd4>)
 800a676:	f7ff ba95 	b.w	8009ba4 <_dtoa_r+0xdc>
 800a67a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	f47f aa6e 	bne.w	8009b5e <_dtoa_r+0x96>
 800a682:	4b07      	ldr	r3, [pc, #28]	; (800a6a0 <_dtoa_r+0xbd8>)
 800a684:	f7ff ba8e 	b.w	8009ba4 <_dtoa_r+0xdc>
 800a688:	9b02      	ldr	r3, [sp, #8]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	dcae      	bgt.n	800a5ec <_dtoa_r+0xb24>
 800a68e:	9b06      	ldr	r3, [sp, #24]
 800a690:	2b02      	cmp	r3, #2
 800a692:	f73f aea8 	bgt.w	800a3e6 <_dtoa_r+0x91e>
 800a696:	e7a9      	b.n	800a5ec <_dtoa_r+0xb24>
 800a698:	0800df60 	.word	0x0800df60
 800a69c:	0800dd64 	.word	0x0800dd64
 800a6a0:	0800dee1 	.word	0x0800dee1

0800a6a4 <std>:
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	b510      	push	{r4, lr}
 800a6a8:	4604      	mov	r4, r0
 800a6aa:	e9c0 3300 	strd	r3, r3, [r0]
 800a6ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a6b2:	6083      	str	r3, [r0, #8]
 800a6b4:	8181      	strh	r1, [r0, #12]
 800a6b6:	6643      	str	r3, [r0, #100]	; 0x64
 800a6b8:	81c2      	strh	r2, [r0, #14]
 800a6ba:	6183      	str	r3, [r0, #24]
 800a6bc:	4619      	mov	r1, r3
 800a6be:	2208      	movs	r2, #8
 800a6c0:	305c      	adds	r0, #92	; 0x5c
 800a6c2:	f7fd fc09 	bl	8007ed8 <memset>
 800a6c6:	4b05      	ldr	r3, [pc, #20]	; (800a6dc <std+0x38>)
 800a6c8:	6263      	str	r3, [r4, #36]	; 0x24
 800a6ca:	4b05      	ldr	r3, [pc, #20]	; (800a6e0 <std+0x3c>)
 800a6cc:	62a3      	str	r3, [r4, #40]	; 0x28
 800a6ce:	4b05      	ldr	r3, [pc, #20]	; (800a6e4 <std+0x40>)
 800a6d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a6d2:	4b05      	ldr	r3, [pc, #20]	; (800a6e8 <std+0x44>)
 800a6d4:	6224      	str	r4, [r4, #32]
 800a6d6:	6323      	str	r3, [r4, #48]	; 0x30
 800a6d8:	bd10      	pop	{r4, pc}
 800a6da:	bf00      	nop
 800a6dc:	0800c0d9 	.word	0x0800c0d9
 800a6e0:	0800c0fb 	.word	0x0800c0fb
 800a6e4:	0800c133 	.word	0x0800c133
 800a6e8:	0800c157 	.word	0x0800c157

0800a6ec <_cleanup_r>:
 800a6ec:	4901      	ldr	r1, [pc, #4]	; (800a6f4 <_cleanup_r+0x8>)
 800a6ee:	f000 b8af 	b.w	800a850 <_fwalk_reent>
 800a6f2:	bf00      	nop
 800a6f4:	0800c4b1 	.word	0x0800c4b1

0800a6f8 <__sfmoreglue>:
 800a6f8:	b570      	push	{r4, r5, r6, lr}
 800a6fa:	2268      	movs	r2, #104	; 0x68
 800a6fc:	1e4d      	subs	r5, r1, #1
 800a6fe:	4355      	muls	r5, r2
 800a700:	460e      	mov	r6, r1
 800a702:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a706:	f001 f9a5 	bl	800ba54 <_malloc_r>
 800a70a:	4604      	mov	r4, r0
 800a70c:	b140      	cbz	r0, 800a720 <__sfmoreglue+0x28>
 800a70e:	2100      	movs	r1, #0
 800a710:	e9c0 1600 	strd	r1, r6, [r0]
 800a714:	300c      	adds	r0, #12
 800a716:	60a0      	str	r0, [r4, #8]
 800a718:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a71c:	f7fd fbdc 	bl	8007ed8 <memset>
 800a720:	4620      	mov	r0, r4
 800a722:	bd70      	pop	{r4, r5, r6, pc}

0800a724 <__sfp_lock_acquire>:
 800a724:	4801      	ldr	r0, [pc, #4]	; (800a72c <__sfp_lock_acquire+0x8>)
 800a726:	f000 bc26 	b.w	800af76 <__retarget_lock_acquire_recursive>
 800a72a:	bf00      	nop
 800a72c:	2000087d 	.word	0x2000087d

0800a730 <__sfp_lock_release>:
 800a730:	4801      	ldr	r0, [pc, #4]	; (800a738 <__sfp_lock_release+0x8>)
 800a732:	f000 bc21 	b.w	800af78 <__retarget_lock_release_recursive>
 800a736:	bf00      	nop
 800a738:	2000087d 	.word	0x2000087d

0800a73c <__sinit_lock_acquire>:
 800a73c:	4801      	ldr	r0, [pc, #4]	; (800a744 <__sinit_lock_acquire+0x8>)
 800a73e:	f000 bc1a 	b.w	800af76 <__retarget_lock_acquire_recursive>
 800a742:	bf00      	nop
 800a744:	2000087e 	.word	0x2000087e

0800a748 <__sinit_lock_release>:
 800a748:	4801      	ldr	r0, [pc, #4]	; (800a750 <__sinit_lock_release+0x8>)
 800a74a:	f000 bc15 	b.w	800af78 <__retarget_lock_release_recursive>
 800a74e:	bf00      	nop
 800a750:	2000087e 	.word	0x2000087e

0800a754 <__sinit>:
 800a754:	b510      	push	{r4, lr}
 800a756:	4604      	mov	r4, r0
 800a758:	f7ff fff0 	bl	800a73c <__sinit_lock_acquire>
 800a75c:	69a3      	ldr	r3, [r4, #24]
 800a75e:	b11b      	cbz	r3, 800a768 <__sinit+0x14>
 800a760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a764:	f7ff bff0 	b.w	800a748 <__sinit_lock_release>
 800a768:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a76c:	6523      	str	r3, [r4, #80]	; 0x50
 800a76e:	4b13      	ldr	r3, [pc, #76]	; (800a7bc <__sinit+0x68>)
 800a770:	4a13      	ldr	r2, [pc, #76]	; (800a7c0 <__sinit+0x6c>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	62a2      	str	r2, [r4, #40]	; 0x28
 800a776:	42a3      	cmp	r3, r4
 800a778:	bf04      	itt	eq
 800a77a:	2301      	moveq	r3, #1
 800a77c:	61a3      	streq	r3, [r4, #24]
 800a77e:	4620      	mov	r0, r4
 800a780:	f000 f820 	bl	800a7c4 <__sfp>
 800a784:	6060      	str	r0, [r4, #4]
 800a786:	4620      	mov	r0, r4
 800a788:	f000 f81c 	bl	800a7c4 <__sfp>
 800a78c:	60a0      	str	r0, [r4, #8]
 800a78e:	4620      	mov	r0, r4
 800a790:	f000 f818 	bl	800a7c4 <__sfp>
 800a794:	2200      	movs	r2, #0
 800a796:	60e0      	str	r0, [r4, #12]
 800a798:	2104      	movs	r1, #4
 800a79a:	6860      	ldr	r0, [r4, #4]
 800a79c:	f7ff ff82 	bl	800a6a4 <std>
 800a7a0:	68a0      	ldr	r0, [r4, #8]
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	2109      	movs	r1, #9
 800a7a6:	f7ff ff7d 	bl	800a6a4 <std>
 800a7aa:	68e0      	ldr	r0, [r4, #12]
 800a7ac:	2202      	movs	r2, #2
 800a7ae:	2112      	movs	r1, #18
 800a7b0:	f7ff ff78 	bl	800a6a4 <std>
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	61a3      	str	r3, [r4, #24]
 800a7b8:	e7d2      	b.n	800a760 <__sinit+0xc>
 800a7ba:	bf00      	nop
 800a7bc:	0800dd50 	.word	0x0800dd50
 800a7c0:	0800a6ed 	.word	0x0800a6ed

0800a7c4 <__sfp>:
 800a7c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7c6:	4607      	mov	r7, r0
 800a7c8:	f7ff ffac 	bl	800a724 <__sfp_lock_acquire>
 800a7cc:	4b1e      	ldr	r3, [pc, #120]	; (800a848 <__sfp+0x84>)
 800a7ce:	681e      	ldr	r6, [r3, #0]
 800a7d0:	69b3      	ldr	r3, [r6, #24]
 800a7d2:	b913      	cbnz	r3, 800a7da <__sfp+0x16>
 800a7d4:	4630      	mov	r0, r6
 800a7d6:	f7ff ffbd 	bl	800a754 <__sinit>
 800a7da:	3648      	adds	r6, #72	; 0x48
 800a7dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a7e0:	3b01      	subs	r3, #1
 800a7e2:	d503      	bpl.n	800a7ec <__sfp+0x28>
 800a7e4:	6833      	ldr	r3, [r6, #0]
 800a7e6:	b30b      	cbz	r3, 800a82c <__sfp+0x68>
 800a7e8:	6836      	ldr	r6, [r6, #0]
 800a7ea:	e7f7      	b.n	800a7dc <__sfp+0x18>
 800a7ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a7f0:	b9d5      	cbnz	r5, 800a828 <__sfp+0x64>
 800a7f2:	4b16      	ldr	r3, [pc, #88]	; (800a84c <__sfp+0x88>)
 800a7f4:	60e3      	str	r3, [r4, #12]
 800a7f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a7fa:	6665      	str	r5, [r4, #100]	; 0x64
 800a7fc:	f000 fbba 	bl	800af74 <__retarget_lock_init_recursive>
 800a800:	f7ff ff96 	bl	800a730 <__sfp_lock_release>
 800a804:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a808:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a80c:	6025      	str	r5, [r4, #0]
 800a80e:	61a5      	str	r5, [r4, #24]
 800a810:	2208      	movs	r2, #8
 800a812:	4629      	mov	r1, r5
 800a814:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a818:	f7fd fb5e 	bl	8007ed8 <memset>
 800a81c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a820:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a824:	4620      	mov	r0, r4
 800a826:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a828:	3468      	adds	r4, #104	; 0x68
 800a82a:	e7d9      	b.n	800a7e0 <__sfp+0x1c>
 800a82c:	2104      	movs	r1, #4
 800a82e:	4638      	mov	r0, r7
 800a830:	f7ff ff62 	bl	800a6f8 <__sfmoreglue>
 800a834:	4604      	mov	r4, r0
 800a836:	6030      	str	r0, [r6, #0]
 800a838:	2800      	cmp	r0, #0
 800a83a:	d1d5      	bne.n	800a7e8 <__sfp+0x24>
 800a83c:	f7ff ff78 	bl	800a730 <__sfp_lock_release>
 800a840:	230c      	movs	r3, #12
 800a842:	603b      	str	r3, [r7, #0]
 800a844:	e7ee      	b.n	800a824 <__sfp+0x60>
 800a846:	bf00      	nop
 800a848:	0800dd50 	.word	0x0800dd50
 800a84c:	ffff0001 	.word	0xffff0001

0800a850 <_fwalk_reent>:
 800a850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a854:	4606      	mov	r6, r0
 800a856:	4688      	mov	r8, r1
 800a858:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a85c:	2700      	movs	r7, #0
 800a85e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a862:	f1b9 0901 	subs.w	r9, r9, #1
 800a866:	d505      	bpl.n	800a874 <_fwalk_reent+0x24>
 800a868:	6824      	ldr	r4, [r4, #0]
 800a86a:	2c00      	cmp	r4, #0
 800a86c:	d1f7      	bne.n	800a85e <_fwalk_reent+0xe>
 800a86e:	4638      	mov	r0, r7
 800a870:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a874:	89ab      	ldrh	r3, [r5, #12]
 800a876:	2b01      	cmp	r3, #1
 800a878:	d907      	bls.n	800a88a <_fwalk_reent+0x3a>
 800a87a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a87e:	3301      	adds	r3, #1
 800a880:	d003      	beq.n	800a88a <_fwalk_reent+0x3a>
 800a882:	4629      	mov	r1, r5
 800a884:	4630      	mov	r0, r6
 800a886:	47c0      	blx	r8
 800a888:	4307      	orrs	r7, r0
 800a88a:	3568      	adds	r5, #104	; 0x68
 800a88c:	e7e9      	b.n	800a862 <_fwalk_reent+0x12>

0800a88e <rshift>:
 800a88e:	6903      	ldr	r3, [r0, #16]
 800a890:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a894:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a898:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a89c:	f100 0414 	add.w	r4, r0, #20
 800a8a0:	dd45      	ble.n	800a92e <rshift+0xa0>
 800a8a2:	f011 011f 	ands.w	r1, r1, #31
 800a8a6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a8aa:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a8ae:	d10c      	bne.n	800a8ca <rshift+0x3c>
 800a8b0:	f100 0710 	add.w	r7, r0, #16
 800a8b4:	4629      	mov	r1, r5
 800a8b6:	42b1      	cmp	r1, r6
 800a8b8:	d334      	bcc.n	800a924 <rshift+0x96>
 800a8ba:	1a9b      	subs	r3, r3, r2
 800a8bc:	009b      	lsls	r3, r3, #2
 800a8be:	1eea      	subs	r2, r5, #3
 800a8c0:	4296      	cmp	r6, r2
 800a8c2:	bf38      	it	cc
 800a8c4:	2300      	movcc	r3, #0
 800a8c6:	4423      	add	r3, r4
 800a8c8:	e015      	b.n	800a8f6 <rshift+0x68>
 800a8ca:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a8ce:	f1c1 0820 	rsb	r8, r1, #32
 800a8d2:	40cf      	lsrs	r7, r1
 800a8d4:	f105 0e04 	add.w	lr, r5, #4
 800a8d8:	46a1      	mov	r9, r4
 800a8da:	4576      	cmp	r6, lr
 800a8dc:	46f4      	mov	ip, lr
 800a8de:	d815      	bhi.n	800a90c <rshift+0x7e>
 800a8e0:	1a9a      	subs	r2, r3, r2
 800a8e2:	0092      	lsls	r2, r2, #2
 800a8e4:	3a04      	subs	r2, #4
 800a8e6:	3501      	adds	r5, #1
 800a8e8:	42ae      	cmp	r6, r5
 800a8ea:	bf38      	it	cc
 800a8ec:	2200      	movcc	r2, #0
 800a8ee:	18a3      	adds	r3, r4, r2
 800a8f0:	50a7      	str	r7, [r4, r2]
 800a8f2:	b107      	cbz	r7, 800a8f6 <rshift+0x68>
 800a8f4:	3304      	adds	r3, #4
 800a8f6:	1b1a      	subs	r2, r3, r4
 800a8f8:	42a3      	cmp	r3, r4
 800a8fa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a8fe:	bf08      	it	eq
 800a900:	2300      	moveq	r3, #0
 800a902:	6102      	str	r2, [r0, #16]
 800a904:	bf08      	it	eq
 800a906:	6143      	streq	r3, [r0, #20]
 800a908:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a90c:	f8dc c000 	ldr.w	ip, [ip]
 800a910:	fa0c fc08 	lsl.w	ip, ip, r8
 800a914:	ea4c 0707 	orr.w	r7, ip, r7
 800a918:	f849 7b04 	str.w	r7, [r9], #4
 800a91c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a920:	40cf      	lsrs	r7, r1
 800a922:	e7da      	b.n	800a8da <rshift+0x4c>
 800a924:	f851 cb04 	ldr.w	ip, [r1], #4
 800a928:	f847 cf04 	str.w	ip, [r7, #4]!
 800a92c:	e7c3      	b.n	800a8b6 <rshift+0x28>
 800a92e:	4623      	mov	r3, r4
 800a930:	e7e1      	b.n	800a8f6 <rshift+0x68>

0800a932 <__hexdig_fun>:
 800a932:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a936:	2b09      	cmp	r3, #9
 800a938:	d802      	bhi.n	800a940 <__hexdig_fun+0xe>
 800a93a:	3820      	subs	r0, #32
 800a93c:	b2c0      	uxtb	r0, r0
 800a93e:	4770      	bx	lr
 800a940:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a944:	2b05      	cmp	r3, #5
 800a946:	d801      	bhi.n	800a94c <__hexdig_fun+0x1a>
 800a948:	3847      	subs	r0, #71	; 0x47
 800a94a:	e7f7      	b.n	800a93c <__hexdig_fun+0xa>
 800a94c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a950:	2b05      	cmp	r3, #5
 800a952:	d801      	bhi.n	800a958 <__hexdig_fun+0x26>
 800a954:	3827      	subs	r0, #39	; 0x27
 800a956:	e7f1      	b.n	800a93c <__hexdig_fun+0xa>
 800a958:	2000      	movs	r0, #0
 800a95a:	4770      	bx	lr

0800a95c <__gethex>:
 800a95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a960:	ed2d 8b02 	vpush	{d8}
 800a964:	b089      	sub	sp, #36	; 0x24
 800a966:	ee08 0a10 	vmov	s16, r0
 800a96a:	9304      	str	r3, [sp, #16]
 800a96c:	4bb4      	ldr	r3, [pc, #720]	; (800ac40 <__gethex+0x2e4>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	9301      	str	r3, [sp, #4]
 800a972:	4618      	mov	r0, r3
 800a974:	468b      	mov	fp, r1
 800a976:	4690      	mov	r8, r2
 800a978:	f7f5 fc52 	bl	8000220 <strlen>
 800a97c:	9b01      	ldr	r3, [sp, #4]
 800a97e:	f8db 2000 	ldr.w	r2, [fp]
 800a982:	4403      	add	r3, r0
 800a984:	4682      	mov	sl, r0
 800a986:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a98a:	9305      	str	r3, [sp, #20]
 800a98c:	1c93      	adds	r3, r2, #2
 800a98e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a992:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a996:	32fe      	adds	r2, #254	; 0xfe
 800a998:	18d1      	adds	r1, r2, r3
 800a99a:	461f      	mov	r7, r3
 800a99c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a9a0:	9100      	str	r1, [sp, #0]
 800a9a2:	2830      	cmp	r0, #48	; 0x30
 800a9a4:	d0f8      	beq.n	800a998 <__gethex+0x3c>
 800a9a6:	f7ff ffc4 	bl	800a932 <__hexdig_fun>
 800a9aa:	4604      	mov	r4, r0
 800a9ac:	2800      	cmp	r0, #0
 800a9ae:	d13a      	bne.n	800aa26 <__gethex+0xca>
 800a9b0:	9901      	ldr	r1, [sp, #4]
 800a9b2:	4652      	mov	r2, sl
 800a9b4:	4638      	mov	r0, r7
 800a9b6:	f001 fbd2 	bl	800c15e <strncmp>
 800a9ba:	4605      	mov	r5, r0
 800a9bc:	2800      	cmp	r0, #0
 800a9be:	d168      	bne.n	800aa92 <__gethex+0x136>
 800a9c0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a9c4:	eb07 060a 	add.w	r6, r7, sl
 800a9c8:	f7ff ffb3 	bl	800a932 <__hexdig_fun>
 800a9cc:	2800      	cmp	r0, #0
 800a9ce:	d062      	beq.n	800aa96 <__gethex+0x13a>
 800a9d0:	4633      	mov	r3, r6
 800a9d2:	7818      	ldrb	r0, [r3, #0]
 800a9d4:	2830      	cmp	r0, #48	; 0x30
 800a9d6:	461f      	mov	r7, r3
 800a9d8:	f103 0301 	add.w	r3, r3, #1
 800a9dc:	d0f9      	beq.n	800a9d2 <__gethex+0x76>
 800a9de:	f7ff ffa8 	bl	800a932 <__hexdig_fun>
 800a9e2:	2301      	movs	r3, #1
 800a9e4:	fab0 f480 	clz	r4, r0
 800a9e8:	0964      	lsrs	r4, r4, #5
 800a9ea:	4635      	mov	r5, r6
 800a9ec:	9300      	str	r3, [sp, #0]
 800a9ee:	463a      	mov	r2, r7
 800a9f0:	4616      	mov	r6, r2
 800a9f2:	3201      	adds	r2, #1
 800a9f4:	7830      	ldrb	r0, [r6, #0]
 800a9f6:	f7ff ff9c 	bl	800a932 <__hexdig_fun>
 800a9fa:	2800      	cmp	r0, #0
 800a9fc:	d1f8      	bne.n	800a9f0 <__gethex+0x94>
 800a9fe:	9901      	ldr	r1, [sp, #4]
 800aa00:	4652      	mov	r2, sl
 800aa02:	4630      	mov	r0, r6
 800aa04:	f001 fbab 	bl	800c15e <strncmp>
 800aa08:	b980      	cbnz	r0, 800aa2c <__gethex+0xd0>
 800aa0a:	b94d      	cbnz	r5, 800aa20 <__gethex+0xc4>
 800aa0c:	eb06 050a 	add.w	r5, r6, sl
 800aa10:	462a      	mov	r2, r5
 800aa12:	4616      	mov	r6, r2
 800aa14:	3201      	adds	r2, #1
 800aa16:	7830      	ldrb	r0, [r6, #0]
 800aa18:	f7ff ff8b 	bl	800a932 <__hexdig_fun>
 800aa1c:	2800      	cmp	r0, #0
 800aa1e:	d1f8      	bne.n	800aa12 <__gethex+0xb6>
 800aa20:	1bad      	subs	r5, r5, r6
 800aa22:	00ad      	lsls	r5, r5, #2
 800aa24:	e004      	b.n	800aa30 <__gethex+0xd4>
 800aa26:	2400      	movs	r4, #0
 800aa28:	4625      	mov	r5, r4
 800aa2a:	e7e0      	b.n	800a9ee <__gethex+0x92>
 800aa2c:	2d00      	cmp	r5, #0
 800aa2e:	d1f7      	bne.n	800aa20 <__gethex+0xc4>
 800aa30:	7833      	ldrb	r3, [r6, #0]
 800aa32:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800aa36:	2b50      	cmp	r3, #80	; 0x50
 800aa38:	d13b      	bne.n	800aab2 <__gethex+0x156>
 800aa3a:	7873      	ldrb	r3, [r6, #1]
 800aa3c:	2b2b      	cmp	r3, #43	; 0x2b
 800aa3e:	d02c      	beq.n	800aa9a <__gethex+0x13e>
 800aa40:	2b2d      	cmp	r3, #45	; 0x2d
 800aa42:	d02e      	beq.n	800aaa2 <__gethex+0x146>
 800aa44:	1c71      	adds	r1, r6, #1
 800aa46:	f04f 0900 	mov.w	r9, #0
 800aa4a:	7808      	ldrb	r0, [r1, #0]
 800aa4c:	f7ff ff71 	bl	800a932 <__hexdig_fun>
 800aa50:	1e43      	subs	r3, r0, #1
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	2b18      	cmp	r3, #24
 800aa56:	d82c      	bhi.n	800aab2 <__gethex+0x156>
 800aa58:	f1a0 0210 	sub.w	r2, r0, #16
 800aa5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aa60:	f7ff ff67 	bl	800a932 <__hexdig_fun>
 800aa64:	1e43      	subs	r3, r0, #1
 800aa66:	b2db      	uxtb	r3, r3
 800aa68:	2b18      	cmp	r3, #24
 800aa6a:	d91d      	bls.n	800aaa8 <__gethex+0x14c>
 800aa6c:	f1b9 0f00 	cmp.w	r9, #0
 800aa70:	d000      	beq.n	800aa74 <__gethex+0x118>
 800aa72:	4252      	negs	r2, r2
 800aa74:	4415      	add	r5, r2
 800aa76:	f8cb 1000 	str.w	r1, [fp]
 800aa7a:	b1e4      	cbz	r4, 800aab6 <__gethex+0x15a>
 800aa7c:	9b00      	ldr	r3, [sp, #0]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	bf14      	ite	ne
 800aa82:	2700      	movne	r7, #0
 800aa84:	2706      	moveq	r7, #6
 800aa86:	4638      	mov	r0, r7
 800aa88:	b009      	add	sp, #36	; 0x24
 800aa8a:	ecbd 8b02 	vpop	{d8}
 800aa8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa92:	463e      	mov	r6, r7
 800aa94:	4625      	mov	r5, r4
 800aa96:	2401      	movs	r4, #1
 800aa98:	e7ca      	b.n	800aa30 <__gethex+0xd4>
 800aa9a:	f04f 0900 	mov.w	r9, #0
 800aa9e:	1cb1      	adds	r1, r6, #2
 800aaa0:	e7d3      	b.n	800aa4a <__gethex+0xee>
 800aaa2:	f04f 0901 	mov.w	r9, #1
 800aaa6:	e7fa      	b.n	800aa9e <__gethex+0x142>
 800aaa8:	230a      	movs	r3, #10
 800aaaa:	fb03 0202 	mla	r2, r3, r2, r0
 800aaae:	3a10      	subs	r2, #16
 800aab0:	e7d4      	b.n	800aa5c <__gethex+0x100>
 800aab2:	4631      	mov	r1, r6
 800aab4:	e7df      	b.n	800aa76 <__gethex+0x11a>
 800aab6:	1bf3      	subs	r3, r6, r7
 800aab8:	3b01      	subs	r3, #1
 800aaba:	4621      	mov	r1, r4
 800aabc:	2b07      	cmp	r3, #7
 800aabe:	dc0b      	bgt.n	800aad8 <__gethex+0x17c>
 800aac0:	ee18 0a10 	vmov	r0, s16
 800aac4:	f000 fa82 	bl	800afcc <_Balloc>
 800aac8:	4604      	mov	r4, r0
 800aaca:	b940      	cbnz	r0, 800aade <__gethex+0x182>
 800aacc:	4b5d      	ldr	r3, [pc, #372]	; (800ac44 <__gethex+0x2e8>)
 800aace:	4602      	mov	r2, r0
 800aad0:	21de      	movs	r1, #222	; 0xde
 800aad2:	485d      	ldr	r0, [pc, #372]	; (800ac48 <__gethex+0x2ec>)
 800aad4:	f001 fc38 	bl	800c348 <__assert_func>
 800aad8:	3101      	adds	r1, #1
 800aada:	105b      	asrs	r3, r3, #1
 800aadc:	e7ee      	b.n	800aabc <__gethex+0x160>
 800aade:	f100 0914 	add.w	r9, r0, #20
 800aae2:	f04f 0b00 	mov.w	fp, #0
 800aae6:	f1ca 0301 	rsb	r3, sl, #1
 800aaea:	f8cd 9008 	str.w	r9, [sp, #8]
 800aaee:	f8cd b000 	str.w	fp, [sp]
 800aaf2:	9306      	str	r3, [sp, #24]
 800aaf4:	42b7      	cmp	r7, r6
 800aaf6:	d340      	bcc.n	800ab7a <__gethex+0x21e>
 800aaf8:	9802      	ldr	r0, [sp, #8]
 800aafa:	9b00      	ldr	r3, [sp, #0]
 800aafc:	f840 3b04 	str.w	r3, [r0], #4
 800ab00:	eba0 0009 	sub.w	r0, r0, r9
 800ab04:	1080      	asrs	r0, r0, #2
 800ab06:	0146      	lsls	r6, r0, #5
 800ab08:	6120      	str	r0, [r4, #16]
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f000 fb50 	bl	800b1b0 <__hi0bits>
 800ab10:	1a30      	subs	r0, r6, r0
 800ab12:	f8d8 6000 	ldr.w	r6, [r8]
 800ab16:	42b0      	cmp	r0, r6
 800ab18:	dd63      	ble.n	800abe2 <__gethex+0x286>
 800ab1a:	1b87      	subs	r7, r0, r6
 800ab1c:	4639      	mov	r1, r7
 800ab1e:	4620      	mov	r0, r4
 800ab20:	f000 fef4 	bl	800b90c <__any_on>
 800ab24:	4682      	mov	sl, r0
 800ab26:	b1a8      	cbz	r0, 800ab54 <__gethex+0x1f8>
 800ab28:	1e7b      	subs	r3, r7, #1
 800ab2a:	1159      	asrs	r1, r3, #5
 800ab2c:	f003 021f 	and.w	r2, r3, #31
 800ab30:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ab34:	f04f 0a01 	mov.w	sl, #1
 800ab38:	fa0a f202 	lsl.w	r2, sl, r2
 800ab3c:	420a      	tst	r2, r1
 800ab3e:	d009      	beq.n	800ab54 <__gethex+0x1f8>
 800ab40:	4553      	cmp	r3, sl
 800ab42:	dd05      	ble.n	800ab50 <__gethex+0x1f4>
 800ab44:	1eb9      	subs	r1, r7, #2
 800ab46:	4620      	mov	r0, r4
 800ab48:	f000 fee0 	bl	800b90c <__any_on>
 800ab4c:	2800      	cmp	r0, #0
 800ab4e:	d145      	bne.n	800abdc <__gethex+0x280>
 800ab50:	f04f 0a02 	mov.w	sl, #2
 800ab54:	4639      	mov	r1, r7
 800ab56:	4620      	mov	r0, r4
 800ab58:	f7ff fe99 	bl	800a88e <rshift>
 800ab5c:	443d      	add	r5, r7
 800ab5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab62:	42ab      	cmp	r3, r5
 800ab64:	da4c      	bge.n	800ac00 <__gethex+0x2a4>
 800ab66:	ee18 0a10 	vmov	r0, s16
 800ab6a:	4621      	mov	r1, r4
 800ab6c:	f000 fa6e 	bl	800b04c <_Bfree>
 800ab70:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ab72:	2300      	movs	r3, #0
 800ab74:	6013      	str	r3, [r2, #0]
 800ab76:	27a3      	movs	r7, #163	; 0xa3
 800ab78:	e785      	b.n	800aa86 <__gethex+0x12a>
 800ab7a:	1e73      	subs	r3, r6, #1
 800ab7c:	9a05      	ldr	r2, [sp, #20]
 800ab7e:	9303      	str	r3, [sp, #12]
 800ab80:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ab84:	4293      	cmp	r3, r2
 800ab86:	d019      	beq.n	800abbc <__gethex+0x260>
 800ab88:	f1bb 0f20 	cmp.w	fp, #32
 800ab8c:	d107      	bne.n	800ab9e <__gethex+0x242>
 800ab8e:	9b02      	ldr	r3, [sp, #8]
 800ab90:	9a00      	ldr	r2, [sp, #0]
 800ab92:	f843 2b04 	str.w	r2, [r3], #4
 800ab96:	9302      	str	r3, [sp, #8]
 800ab98:	2300      	movs	r3, #0
 800ab9a:	9300      	str	r3, [sp, #0]
 800ab9c:	469b      	mov	fp, r3
 800ab9e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800aba2:	f7ff fec6 	bl	800a932 <__hexdig_fun>
 800aba6:	9b00      	ldr	r3, [sp, #0]
 800aba8:	f000 000f 	and.w	r0, r0, #15
 800abac:	fa00 f00b 	lsl.w	r0, r0, fp
 800abb0:	4303      	orrs	r3, r0
 800abb2:	9300      	str	r3, [sp, #0]
 800abb4:	f10b 0b04 	add.w	fp, fp, #4
 800abb8:	9b03      	ldr	r3, [sp, #12]
 800abba:	e00d      	b.n	800abd8 <__gethex+0x27c>
 800abbc:	9b03      	ldr	r3, [sp, #12]
 800abbe:	9a06      	ldr	r2, [sp, #24]
 800abc0:	4413      	add	r3, r2
 800abc2:	42bb      	cmp	r3, r7
 800abc4:	d3e0      	bcc.n	800ab88 <__gethex+0x22c>
 800abc6:	4618      	mov	r0, r3
 800abc8:	9901      	ldr	r1, [sp, #4]
 800abca:	9307      	str	r3, [sp, #28]
 800abcc:	4652      	mov	r2, sl
 800abce:	f001 fac6 	bl	800c15e <strncmp>
 800abd2:	9b07      	ldr	r3, [sp, #28]
 800abd4:	2800      	cmp	r0, #0
 800abd6:	d1d7      	bne.n	800ab88 <__gethex+0x22c>
 800abd8:	461e      	mov	r6, r3
 800abda:	e78b      	b.n	800aaf4 <__gethex+0x198>
 800abdc:	f04f 0a03 	mov.w	sl, #3
 800abe0:	e7b8      	b.n	800ab54 <__gethex+0x1f8>
 800abe2:	da0a      	bge.n	800abfa <__gethex+0x29e>
 800abe4:	1a37      	subs	r7, r6, r0
 800abe6:	4621      	mov	r1, r4
 800abe8:	ee18 0a10 	vmov	r0, s16
 800abec:	463a      	mov	r2, r7
 800abee:	f000 fc49 	bl	800b484 <__lshift>
 800abf2:	1bed      	subs	r5, r5, r7
 800abf4:	4604      	mov	r4, r0
 800abf6:	f100 0914 	add.w	r9, r0, #20
 800abfa:	f04f 0a00 	mov.w	sl, #0
 800abfe:	e7ae      	b.n	800ab5e <__gethex+0x202>
 800ac00:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ac04:	42a8      	cmp	r0, r5
 800ac06:	dd72      	ble.n	800acee <__gethex+0x392>
 800ac08:	1b45      	subs	r5, r0, r5
 800ac0a:	42ae      	cmp	r6, r5
 800ac0c:	dc36      	bgt.n	800ac7c <__gethex+0x320>
 800ac0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ac12:	2b02      	cmp	r3, #2
 800ac14:	d02a      	beq.n	800ac6c <__gethex+0x310>
 800ac16:	2b03      	cmp	r3, #3
 800ac18:	d02c      	beq.n	800ac74 <__gethex+0x318>
 800ac1a:	2b01      	cmp	r3, #1
 800ac1c:	d11c      	bne.n	800ac58 <__gethex+0x2fc>
 800ac1e:	42ae      	cmp	r6, r5
 800ac20:	d11a      	bne.n	800ac58 <__gethex+0x2fc>
 800ac22:	2e01      	cmp	r6, #1
 800ac24:	d112      	bne.n	800ac4c <__gethex+0x2f0>
 800ac26:	9a04      	ldr	r2, [sp, #16]
 800ac28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ac2c:	6013      	str	r3, [r2, #0]
 800ac2e:	2301      	movs	r3, #1
 800ac30:	6123      	str	r3, [r4, #16]
 800ac32:	f8c9 3000 	str.w	r3, [r9]
 800ac36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ac38:	2762      	movs	r7, #98	; 0x62
 800ac3a:	601c      	str	r4, [r3, #0]
 800ac3c:	e723      	b.n	800aa86 <__gethex+0x12a>
 800ac3e:	bf00      	nop
 800ac40:	0800e03c 	.word	0x0800e03c
 800ac44:	0800df60 	.word	0x0800df60
 800ac48:	0800dfd4 	.word	0x0800dfd4
 800ac4c:	1e71      	subs	r1, r6, #1
 800ac4e:	4620      	mov	r0, r4
 800ac50:	f000 fe5c 	bl	800b90c <__any_on>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	d1e6      	bne.n	800ac26 <__gethex+0x2ca>
 800ac58:	ee18 0a10 	vmov	r0, s16
 800ac5c:	4621      	mov	r1, r4
 800ac5e:	f000 f9f5 	bl	800b04c <_Bfree>
 800ac62:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ac64:	2300      	movs	r3, #0
 800ac66:	6013      	str	r3, [r2, #0]
 800ac68:	2750      	movs	r7, #80	; 0x50
 800ac6a:	e70c      	b.n	800aa86 <__gethex+0x12a>
 800ac6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d1f2      	bne.n	800ac58 <__gethex+0x2fc>
 800ac72:	e7d8      	b.n	800ac26 <__gethex+0x2ca>
 800ac74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d1d5      	bne.n	800ac26 <__gethex+0x2ca>
 800ac7a:	e7ed      	b.n	800ac58 <__gethex+0x2fc>
 800ac7c:	1e6f      	subs	r7, r5, #1
 800ac7e:	f1ba 0f00 	cmp.w	sl, #0
 800ac82:	d131      	bne.n	800ace8 <__gethex+0x38c>
 800ac84:	b127      	cbz	r7, 800ac90 <__gethex+0x334>
 800ac86:	4639      	mov	r1, r7
 800ac88:	4620      	mov	r0, r4
 800ac8a:	f000 fe3f 	bl	800b90c <__any_on>
 800ac8e:	4682      	mov	sl, r0
 800ac90:	117b      	asrs	r3, r7, #5
 800ac92:	2101      	movs	r1, #1
 800ac94:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ac98:	f007 071f 	and.w	r7, r7, #31
 800ac9c:	fa01 f707 	lsl.w	r7, r1, r7
 800aca0:	421f      	tst	r7, r3
 800aca2:	4629      	mov	r1, r5
 800aca4:	4620      	mov	r0, r4
 800aca6:	bf18      	it	ne
 800aca8:	f04a 0a02 	orrne.w	sl, sl, #2
 800acac:	1b76      	subs	r6, r6, r5
 800acae:	f7ff fdee 	bl	800a88e <rshift>
 800acb2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800acb6:	2702      	movs	r7, #2
 800acb8:	f1ba 0f00 	cmp.w	sl, #0
 800acbc:	d048      	beq.n	800ad50 <__gethex+0x3f4>
 800acbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800acc2:	2b02      	cmp	r3, #2
 800acc4:	d015      	beq.n	800acf2 <__gethex+0x396>
 800acc6:	2b03      	cmp	r3, #3
 800acc8:	d017      	beq.n	800acfa <__gethex+0x39e>
 800acca:	2b01      	cmp	r3, #1
 800accc:	d109      	bne.n	800ace2 <__gethex+0x386>
 800acce:	f01a 0f02 	tst.w	sl, #2
 800acd2:	d006      	beq.n	800ace2 <__gethex+0x386>
 800acd4:	f8d9 0000 	ldr.w	r0, [r9]
 800acd8:	ea4a 0a00 	orr.w	sl, sl, r0
 800acdc:	f01a 0f01 	tst.w	sl, #1
 800ace0:	d10e      	bne.n	800ad00 <__gethex+0x3a4>
 800ace2:	f047 0710 	orr.w	r7, r7, #16
 800ace6:	e033      	b.n	800ad50 <__gethex+0x3f4>
 800ace8:	f04f 0a01 	mov.w	sl, #1
 800acec:	e7d0      	b.n	800ac90 <__gethex+0x334>
 800acee:	2701      	movs	r7, #1
 800acf0:	e7e2      	b.n	800acb8 <__gethex+0x35c>
 800acf2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800acf4:	f1c3 0301 	rsb	r3, r3, #1
 800acf8:	9315      	str	r3, [sp, #84]	; 0x54
 800acfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d0f0      	beq.n	800ace2 <__gethex+0x386>
 800ad00:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ad04:	f104 0314 	add.w	r3, r4, #20
 800ad08:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ad0c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ad10:	f04f 0c00 	mov.w	ip, #0
 800ad14:	4618      	mov	r0, r3
 800ad16:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad1a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ad1e:	d01c      	beq.n	800ad5a <__gethex+0x3fe>
 800ad20:	3201      	adds	r2, #1
 800ad22:	6002      	str	r2, [r0, #0]
 800ad24:	2f02      	cmp	r7, #2
 800ad26:	f104 0314 	add.w	r3, r4, #20
 800ad2a:	d13f      	bne.n	800adac <__gethex+0x450>
 800ad2c:	f8d8 2000 	ldr.w	r2, [r8]
 800ad30:	3a01      	subs	r2, #1
 800ad32:	42b2      	cmp	r2, r6
 800ad34:	d10a      	bne.n	800ad4c <__gethex+0x3f0>
 800ad36:	1171      	asrs	r1, r6, #5
 800ad38:	2201      	movs	r2, #1
 800ad3a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ad3e:	f006 061f 	and.w	r6, r6, #31
 800ad42:	fa02 f606 	lsl.w	r6, r2, r6
 800ad46:	421e      	tst	r6, r3
 800ad48:	bf18      	it	ne
 800ad4a:	4617      	movne	r7, r2
 800ad4c:	f047 0720 	orr.w	r7, r7, #32
 800ad50:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ad52:	601c      	str	r4, [r3, #0]
 800ad54:	9b04      	ldr	r3, [sp, #16]
 800ad56:	601d      	str	r5, [r3, #0]
 800ad58:	e695      	b.n	800aa86 <__gethex+0x12a>
 800ad5a:	4299      	cmp	r1, r3
 800ad5c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ad60:	d8d8      	bhi.n	800ad14 <__gethex+0x3b8>
 800ad62:	68a3      	ldr	r3, [r4, #8]
 800ad64:	459b      	cmp	fp, r3
 800ad66:	db19      	blt.n	800ad9c <__gethex+0x440>
 800ad68:	6861      	ldr	r1, [r4, #4]
 800ad6a:	ee18 0a10 	vmov	r0, s16
 800ad6e:	3101      	adds	r1, #1
 800ad70:	f000 f92c 	bl	800afcc <_Balloc>
 800ad74:	4681      	mov	r9, r0
 800ad76:	b918      	cbnz	r0, 800ad80 <__gethex+0x424>
 800ad78:	4b1a      	ldr	r3, [pc, #104]	; (800ade4 <__gethex+0x488>)
 800ad7a:	4602      	mov	r2, r0
 800ad7c:	2184      	movs	r1, #132	; 0x84
 800ad7e:	e6a8      	b.n	800aad2 <__gethex+0x176>
 800ad80:	6922      	ldr	r2, [r4, #16]
 800ad82:	3202      	adds	r2, #2
 800ad84:	f104 010c 	add.w	r1, r4, #12
 800ad88:	0092      	lsls	r2, r2, #2
 800ad8a:	300c      	adds	r0, #12
 800ad8c:	f000 f910 	bl	800afb0 <memcpy>
 800ad90:	4621      	mov	r1, r4
 800ad92:	ee18 0a10 	vmov	r0, s16
 800ad96:	f000 f959 	bl	800b04c <_Bfree>
 800ad9a:	464c      	mov	r4, r9
 800ad9c:	6923      	ldr	r3, [r4, #16]
 800ad9e:	1c5a      	adds	r2, r3, #1
 800ada0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ada4:	6122      	str	r2, [r4, #16]
 800ada6:	2201      	movs	r2, #1
 800ada8:	615a      	str	r2, [r3, #20]
 800adaa:	e7bb      	b.n	800ad24 <__gethex+0x3c8>
 800adac:	6922      	ldr	r2, [r4, #16]
 800adae:	455a      	cmp	r2, fp
 800adb0:	dd0b      	ble.n	800adca <__gethex+0x46e>
 800adb2:	2101      	movs	r1, #1
 800adb4:	4620      	mov	r0, r4
 800adb6:	f7ff fd6a 	bl	800a88e <rshift>
 800adba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800adbe:	3501      	adds	r5, #1
 800adc0:	42ab      	cmp	r3, r5
 800adc2:	f6ff aed0 	blt.w	800ab66 <__gethex+0x20a>
 800adc6:	2701      	movs	r7, #1
 800adc8:	e7c0      	b.n	800ad4c <__gethex+0x3f0>
 800adca:	f016 061f 	ands.w	r6, r6, #31
 800adce:	d0fa      	beq.n	800adc6 <__gethex+0x46a>
 800add0:	4453      	add	r3, sl
 800add2:	f1c6 0620 	rsb	r6, r6, #32
 800add6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800adda:	f000 f9e9 	bl	800b1b0 <__hi0bits>
 800adde:	42b0      	cmp	r0, r6
 800ade0:	dbe7      	blt.n	800adb2 <__gethex+0x456>
 800ade2:	e7f0      	b.n	800adc6 <__gethex+0x46a>
 800ade4:	0800df60 	.word	0x0800df60

0800ade8 <L_shift>:
 800ade8:	f1c2 0208 	rsb	r2, r2, #8
 800adec:	0092      	lsls	r2, r2, #2
 800adee:	b570      	push	{r4, r5, r6, lr}
 800adf0:	f1c2 0620 	rsb	r6, r2, #32
 800adf4:	6843      	ldr	r3, [r0, #4]
 800adf6:	6804      	ldr	r4, [r0, #0]
 800adf8:	fa03 f506 	lsl.w	r5, r3, r6
 800adfc:	432c      	orrs	r4, r5
 800adfe:	40d3      	lsrs	r3, r2
 800ae00:	6004      	str	r4, [r0, #0]
 800ae02:	f840 3f04 	str.w	r3, [r0, #4]!
 800ae06:	4288      	cmp	r0, r1
 800ae08:	d3f4      	bcc.n	800adf4 <L_shift+0xc>
 800ae0a:	bd70      	pop	{r4, r5, r6, pc}

0800ae0c <__match>:
 800ae0c:	b530      	push	{r4, r5, lr}
 800ae0e:	6803      	ldr	r3, [r0, #0]
 800ae10:	3301      	adds	r3, #1
 800ae12:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae16:	b914      	cbnz	r4, 800ae1e <__match+0x12>
 800ae18:	6003      	str	r3, [r0, #0]
 800ae1a:	2001      	movs	r0, #1
 800ae1c:	bd30      	pop	{r4, r5, pc}
 800ae1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae22:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ae26:	2d19      	cmp	r5, #25
 800ae28:	bf98      	it	ls
 800ae2a:	3220      	addls	r2, #32
 800ae2c:	42a2      	cmp	r2, r4
 800ae2e:	d0f0      	beq.n	800ae12 <__match+0x6>
 800ae30:	2000      	movs	r0, #0
 800ae32:	e7f3      	b.n	800ae1c <__match+0x10>

0800ae34 <__hexnan>:
 800ae34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae38:	680b      	ldr	r3, [r1, #0]
 800ae3a:	115e      	asrs	r6, r3, #5
 800ae3c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ae40:	f013 031f 	ands.w	r3, r3, #31
 800ae44:	b087      	sub	sp, #28
 800ae46:	bf18      	it	ne
 800ae48:	3604      	addne	r6, #4
 800ae4a:	2500      	movs	r5, #0
 800ae4c:	1f37      	subs	r7, r6, #4
 800ae4e:	4690      	mov	r8, r2
 800ae50:	6802      	ldr	r2, [r0, #0]
 800ae52:	9301      	str	r3, [sp, #4]
 800ae54:	4682      	mov	sl, r0
 800ae56:	f846 5c04 	str.w	r5, [r6, #-4]
 800ae5a:	46b9      	mov	r9, r7
 800ae5c:	463c      	mov	r4, r7
 800ae5e:	9502      	str	r5, [sp, #8]
 800ae60:	46ab      	mov	fp, r5
 800ae62:	7851      	ldrb	r1, [r2, #1]
 800ae64:	1c53      	adds	r3, r2, #1
 800ae66:	9303      	str	r3, [sp, #12]
 800ae68:	b341      	cbz	r1, 800aebc <__hexnan+0x88>
 800ae6a:	4608      	mov	r0, r1
 800ae6c:	9205      	str	r2, [sp, #20]
 800ae6e:	9104      	str	r1, [sp, #16]
 800ae70:	f7ff fd5f 	bl	800a932 <__hexdig_fun>
 800ae74:	2800      	cmp	r0, #0
 800ae76:	d14f      	bne.n	800af18 <__hexnan+0xe4>
 800ae78:	9904      	ldr	r1, [sp, #16]
 800ae7a:	9a05      	ldr	r2, [sp, #20]
 800ae7c:	2920      	cmp	r1, #32
 800ae7e:	d818      	bhi.n	800aeb2 <__hexnan+0x7e>
 800ae80:	9b02      	ldr	r3, [sp, #8]
 800ae82:	459b      	cmp	fp, r3
 800ae84:	dd13      	ble.n	800aeae <__hexnan+0x7a>
 800ae86:	454c      	cmp	r4, r9
 800ae88:	d206      	bcs.n	800ae98 <__hexnan+0x64>
 800ae8a:	2d07      	cmp	r5, #7
 800ae8c:	dc04      	bgt.n	800ae98 <__hexnan+0x64>
 800ae8e:	462a      	mov	r2, r5
 800ae90:	4649      	mov	r1, r9
 800ae92:	4620      	mov	r0, r4
 800ae94:	f7ff ffa8 	bl	800ade8 <L_shift>
 800ae98:	4544      	cmp	r4, r8
 800ae9a:	d950      	bls.n	800af3e <__hexnan+0x10a>
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	f1a4 0904 	sub.w	r9, r4, #4
 800aea2:	f844 3c04 	str.w	r3, [r4, #-4]
 800aea6:	f8cd b008 	str.w	fp, [sp, #8]
 800aeaa:	464c      	mov	r4, r9
 800aeac:	461d      	mov	r5, r3
 800aeae:	9a03      	ldr	r2, [sp, #12]
 800aeb0:	e7d7      	b.n	800ae62 <__hexnan+0x2e>
 800aeb2:	2929      	cmp	r1, #41	; 0x29
 800aeb4:	d156      	bne.n	800af64 <__hexnan+0x130>
 800aeb6:	3202      	adds	r2, #2
 800aeb8:	f8ca 2000 	str.w	r2, [sl]
 800aebc:	f1bb 0f00 	cmp.w	fp, #0
 800aec0:	d050      	beq.n	800af64 <__hexnan+0x130>
 800aec2:	454c      	cmp	r4, r9
 800aec4:	d206      	bcs.n	800aed4 <__hexnan+0xa0>
 800aec6:	2d07      	cmp	r5, #7
 800aec8:	dc04      	bgt.n	800aed4 <__hexnan+0xa0>
 800aeca:	462a      	mov	r2, r5
 800aecc:	4649      	mov	r1, r9
 800aece:	4620      	mov	r0, r4
 800aed0:	f7ff ff8a 	bl	800ade8 <L_shift>
 800aed4:	4544      	cmp	r4, r8
 800aed6:	d934      	bls.n	800af42 <__hexnan+0x10e>
 800aed8:	f1a8 0204 	sub.w	r2, r8, #4
 800aedc:	4623      	mov	r3, r4
 800aede:	f853 1b04 	ldr.w	r1, [r3], #4
 800aee2:	f842 1f04 	str.w	r1, [r2, #4]!
 800aee6:	429f      	cmp	r7, r3
 800aee8:	d2f9      	bcs.n	800aede <__hexnan+0xaa>
 800aeea:	1b3b      	subs	r3, r7, r4
 800aeec:	f023 0303 	bic.w	r3, r3, #3
 800aef0:	3304      	adds	r3, #4
 800aef2:	3401      	adds	r4, #1
 800aef4:	3e03      	subs	r6, #3
 800aef6:	42b4      	cmp	r4, r6
 800aef8:	bf88      	it	hi
 800aefa:	2304      	movhi	r3, #4
 800aefc:	4443      	add	r3, r8
 800aefe:	2200      	movs	r2, #0
 800af00:	f843 2b04 	str.w	r2, [r3], #4
 800af04:	429f      	cmp	r7, r3
 800af06:	d2fb      	bcs.n	800af00 <__hexnan+0xcc>
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	b91b      	cbnz	r3, 800af14 <__hexnan+0xe0>
 800af0c:	4547      	cmp	r7, r8
 800af0e:	d127      	bne.n	800af60 <__hexnan+0x12c>
 800af10:	2301      	movs	r3, #1
 800af12:	603b      	str	r3, [r7, #0]
 800af14:	2005      	movs	r0, #5
 800af16:	e026      	b.n	800af66 <__hexnan+0x132>
 800af18:	3501      	adds	r5, #1
 800af1a:	2d08      	cmp	r5, #8
 800af1c:	f10b 0b01 	add.w	fp, fp, #1
 800af20:	dd06      	ble.n	800af30 <__hexnan+0xfc>
 800af22:	4544      	cmp	r4, r8
 800af24:	d9c3      	bls.n	800aeae <__hexnan+0x7a>
 800af26:	2300      	movs	r3, #0
 800af28:	f844 3c04 	str.w	r3, [r4, #-4]
 800af2c:	2501      	movs	r5, #1
 800af2e:	3c04      	subs	r4, #4
 800af30:	6822      	ldr	r2, [r4, #0]
 800af32:	f000 000f 	and.w	r0, r0, #15
 800af36:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800af3a:	6022      	str	r2, [r4, #0]
 800af3c:	e7b7      	b.n	800aeae <__hexnan+0x7a>
 800af3e:	2508      	movs	r5, #8
 800af40:	e7b5      	b.n	800aeae <__hexnan+0x7a>
 800af42:	9b01      	ldr	r3, [sp, #4]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d0df      	beq.n	800af08 <__hexnan+0xd4>
 800af48:	f04f 32ff 	mov.w	r2, #4294967295
 800af4c:	f1c3 0320 	rsb	r3, r3, #32
 800af50:	fa22 f303 	lsr.w	r3, r2, r3
 800af54:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800af58:	401a      	ands	r2, r3
 800af5a:	f846 2c04 	str.w	r2, [r6, #-4]
 800af5e:	e7d3      	b.n	800af08 <__hexnan+0xd4>
 800af60:	3f04      	subs	r7, #4
 800af62:	e7d1      	b.n	800af08 <__hexnan+0xd4>
 800af64:	2004      	movs	r0, #4
 800af66:	b007      	add	sp, #28
 800af68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800af6c <_localeconv_r>:
 800af6c:	4800      	ldr	r0, [pc, #0]	; (800af70 <_localeconv_r+0x4>)
 800af6e:	4770      	bx	lr
 800af70:	20000174 	.word	0x20000174

0800af74 <__retarget_lock_init_recursive>:
 800af74:	4770      	bx	lr

0800af76 <__retarget_lock_acquire_recursive>:
 800af76:	4770      	bx	lr

0800af78 <__retarget_lock_release_recursive>:
 800af78:	4770      	bx	lr
	...

0800af7c <malloc>:
 800af7c:	4b02      	ldr	r3, [pc, #8]	; (800af88 <malloc+0xc>)
 800af7e:	4601      	mov	r1, r0
 800af80:	6818      	ldr	r0, [r3, #0]
 800af82:	f000 bd67 	b.w	800ba54 <_malloc_r>
 800af86:	bf00      	nop
 800af88:	2000001c 	.word	0x2000001c

0800af8c <__ascii_mbtowc>:
 800af8c:	b082      	sub	sp, #8
 800af8e:	b901      	cbnz	r1, 800af92 <__ascii_mbtowc+0x6>
 800af90:	a901      	add	r1, sp, #4
 800af92:	b142      	cbz	r2, 800afa6 <__ascii_mbtowc+0x1a>
 800af94:	b14b      	cbz	r3, 800afaa <__ascii_mbtowc+0x1e>
 800af96:	7813      	ldrb	r3, [r2, #0]
 800af98:	600b      	str	r3, [r1, #0]
 800af9a:	7812      	ldrb	r2, [r2, #0]
 800af9c:	1e10      	subs	r0, r2, #0
 800af9e:	bf18      	it	ne
 800afa0:	2001      	movne	r0, #1
 800afa2:	b002      	add	sp, #8
 800afa4:	4770      	bx	lr
 800afa6:	4610      	mov	r0, r2
 800afa8:	e7fb      	b.n	800afa2 <__ascii_mbtowc+0x16>
 800afaa:	f06f 0001 	mvn.w	r0, #1
 800afae:	e7f8      	b.n	800afa2 <__ascii_mbtowc+0x16>

0800afb0 <memcpy>:
 800afb0:	440a      	add	r2, r1
 800afb2:	4291      	cmp	r1, r2
 800afb4:	f100 33ff 	add.w	r3, r0, #4294967295
 800afb8:	d100      	bne.n	800afbc <memcpy+0xc>
 800afba:	4770      	bx	lr
 800afbc:	b510      	push	{r4, lr}
 800afbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800afc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800afc6:	4291      	cmp	r1, r2
 800afc8:	d1f9      	bne.n	800afbe <memcpy+0xe>
 800afca:	bd10      	pop	{r4, pc}

0800afcc <_Balloc>:
 800afcc:	b570      	push	{r4, r5, r6, lr}
 800afce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800afd0:	4604      	mov	r4, r0
 800afd2:	460d      	mov	r5, r1
 800afd4:	b976      	cbnz	r6, 800aff4 <_Balloc+0x28>
 800afd6:	2010      	movs	r0, #16
 800afd8:	f7ff ffd0 	bl	800af7c <malloc>
 800afdc:	4602      	mov	r2, r0
 800afde:	6260      	str	r0, [r4, #36]	; 0x24
 800afe0:	b920      	cbnz	r0, 800afec <_Balloc+0x20>
 800afe2:	4b18      	ldr	r3, [pc, #96]	; (800b044 <_Balloc+0x78>)
 800afe4:	4818      	ldr	r0, [pc, #96]	; (800b048 <_Balloc+0x7c>)
 800afe6:	2166      	movs	r1, #102	; 0x66
 800afe8:	f001 f9ae 	bl	800c348 <__assert_func>
 800afec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aff0:	6006      	str	r6, [r0, #0]
 800aff2:	60c6      	str	r6, [r0, #12]
 800aff4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800aff6:	68f3      	ldr	r3, [r6, #12]
 800aff8:	b183      	cbz	r3, 800b01c <_Balloc+0x50>
 800affa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800affc:	68db      	ldr	r3, [r3, #12]
 800affe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b002:	b9b8      	cbnz	r0, 800b034 <_Balloc+0x68>
 800b004:	2101      	movs	r1, #1
 800b006:	fa01 f605 	lsl.w	r6, r1, r5
 800b00a:	1d72      	adds	r2, r6, #5
 800b00c:	0092      	lsls	r2, r2, #2
 800b00e:	4620      	mov	r0, r4
 800b010:	f000 fc9d 	bl	800b94e <_calloc_r>
 800b014:	b160      	cbz	r0, 800b030 <_Balloc+0x64>
 800b016:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b01a:	e00e      	b.n	800b03a <_Balloc+0x6e>
 800b01c:	2221      	movs	r2, #33	; 0x21
 800b01e:	2104      	movs	r1, #4
 800b020:	4620      	mov	r0, r4
 800b022:	f000 fc94 	bl	800b94e <_calloc_r>
 800b026:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b028:	60f0      	str	r0, [r6, #12]
 800b02a:	68db      	ldr	r3, [r3, #12]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d1e4      	bne.n	800affa <_Balloc+0x2e>
 800b030:	2000      	movs	r0, #0
 800b032:	bd70      	pop	{r4, r5, r6, pc}
 800b034:	6802      	ldr	r2, [r0, #0]
 800b036:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b03a:	2300      	movs	r3, #0
 800b03c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b040:	e7f7      	b.n	800b032 <_Balloc+0x66>
 800b042:	bf00      	nop
 800b044:	0800deee 	.word	0x0800deee
 800b048:	0800e050 	.word	0x0800e050

0800b04c <_Bfree>:
 800b04c:	b570      	push	{r4, r5, r6, lr}
 800b04e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b050:	4605      	mov	r5, r0
 800b052:	460c      	mov	r4, r1
 800b054:	b976      	cbnz	r6, 800b074 <_Bfree+0x28>
 800b056:	2010      	movs	r0, #16
 800b058:	f7ff ff90 	bl	800af7c <malloc>
 800b05c:	4602      	mov	r2, r0
 800b05e:	6268      	str	r0, [r5, #36]	; 0x24
 800b060:	b920      	cbnz	r0, 800b06c <_Bfree+0x20>
 800b062:	4b09      	ldr	r3, [pc, #36]	; (800b088 <_Bfree+0x3c>)
 800b064:	4809      	ldr	r0, [pc, #36]	; (800b08c <_Bfree+0x40>)
 800b066:	218a      	movs	r1, #138	; 0x8a
 800b068:	f001 f96e 	bl	800c348 <__assert_func>
 800b06c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b070:	6006      	str	r6, [r0, #0]
 800b072:	60c6      	str	r6, [r0, #12]
 800b074:	b13c      	cbz	r4, 800b086 <_Bfree+0x3a>
 800b076:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b078:	6862      	ldr	r2, [r4, #4]
 800b07a:	68db      	ldr	r3, [r3, #12]
 800b07c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b080:	6021      	str	r1, [r4, #0]
 800b082:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b086:	bd70      	pop	{r4, r5, r6, pc}
 800b088:	0800deee 	.word	0x0800deee
 800b08c:	0800e050 	.word	0x0800e050

0800b090 <__multadd>:
 800b090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b094:	690d      	ldr	r5, [r1, #16]
 800b096:	4607      	mov	r7, r0
 800b098:	460c      	mov	r4, r1
 800b09a:	461e      	mov	r6, r3
 800b09c:	f101 0c14 	add.w	ip, r1, #20
 800b0a0:	2000      	movs	r0, #0
 800b0a2:	f8dc 3000 	ldr.w	r3, [ip]
 800b0a6:	b299      	uxth	r1, r3
 800b0a8:	fb02 6101 	mla	r1, r2, r1, r6
 800b0ac:	0c1e      	lsrs	r6, r3, #16
 800b0ae:	0c0b      	lsrs	r3, r1, #16
 800b0b0:	fb02 3306 	mla	r3, r2, r6, r3
 800b0b4:	b289      	uxth	r1, r1
 800b0b6:	3001      	adds	r0, #1
 800b0b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b0bc:	4285      	cmp	r5, r0
 800b0be:	f84c 1b04 	str.w	r1, [ip], #4
 800b0c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b0c6:	dcec      	bgt.n	800b0a2 <__multadd+0x12>
 800b0c8:	b30e      	cbz	r6, 800b10e <__multadd+0x7e>
 800b0ca:	68a3      	ldr	r3, [r4, #8]
 800b0cc:	42ab      	cmp	r3, r5
 800b0ce:	dc19      	bgt.n	800b104 <__multadd+0x74>
 800b0d0:	6861      	ldr	r1, [r4, #4]
 800b0d2:	4638      	mov	r0, r7
 800b0d4:	3101      	adds	r1, #1
 800b0d6:	f7ff ff79 	bl	800afcc <_Balloc>
 800b0da:	4680      	mov	r8, r0
 800b0dc:	b928      	cbnz	r0, 800b0ea <__multadd+0x5a>
 800b0de:	4602      	mov	r2, r0
 800b0e0:	4b0c      	ldr	r3, [pc, #48]	; (800b114 <__multadd+0x84>)
 800b0e2:	480d      	ldr	r0, [pc, #52]	; (800b118 <__multadd+0x88>)
 800b0e4:	21b5      	movs	r1, #181	; 0xb5
 800b0e6:	f001 f92f 	bl	800c348 <__assert_func>
 800b0ea:	6922      	ldr	r2, [r4, #16]
 800b0ec:	3202      	adds	r2, #2
 800b0ee:	f104 010c 	add.w	r1, r4, #12
 800b0f2:	0092      	lsls	r2, r2, #2
 800b0f4:	300c      	adds	r0, #12
 800b0f6:	f7ff ff5b 	bl	800afb0 <memcpy>
 800b0fa:	4621      	mov	r1, r4
 800b0fc:	4638      	mov	r0, r7
 800b0fe:	f7ff ffa5 	bl	800b04c <_Bfree>
 800b102:	4644      	mov	r4, r8
 800b104:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b108:	3501      	adds	r5, #1
 800b10a:	615e      	str	r6, [r3, #20]
 800b10c:	6125      	str	r5, [r4, #16]
 800b10e:	4620      	mov	r0, r4
 800b110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b114:	0800df60 	.word	0x0800df60
 800b118:	0800e050 	.word	0x0800e050

0800b11c <__s2b>:
 800b11c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b120:	460c      	mov	r4, r1
 800b122:	4615      	mov	r5, r2
 800b124:	461f      	mov	r7, r3
 800b126:	2209      	movs	r2, #9
 800b128:	3308      	adds	r3, #8
 800b12a:	4606      	mov	r6, r0
 800b12c:	fb93 f3f2 	sdiv	r3, r3, r2
 800b130:	2100      	movs	r1, #0
 800b132:	2201      	movs	r2, #1
 800b134:	429a      	cmp	r2, r3
 800b136:	db09      	blt.n	800b14c <__s2b+0x30>
 800b138:	4630      	mov	r0, r6
 800b13a:	f7ff ff47 	bl	800afcc <_Balloc>
 800b13e:	b940      	cbnz	r0, 800b152 <__s2b+0x36>
 800b140:	4602      	mov	r2, r0
 800b142:	4b19      	ldr	r3, [pc, #100]	; (800b1a8 <__s2b+0x8c>)
 800b144:	4819      	ldr	r0, [pc, #100]	; (800b1ac <__s2b+0x90>)
 800b146:	21ce      	movs	r1, #206	; 0xce
 800b148:	f001 f8fe 	bl	800c348 <__assert_func>
 800b14c:	0052      	lsls	r2, r2, #1
 800b14e:	3101      	adds	r1, #1
 800b150:	e7f0      	b.n	800b134 <__s2b+0x18>
 800b152:	9b08      	ldr	r3, [sp, #32]
 800b154:	6143      	str	r3, [r0, #20]
 800b156:	2d09      	cmp	r5, #9
 800b158:	f04f 0301 	mov.w	r3, #1
 800b15c:	6103      	str	r3, [r0, #16]
 800b15e:	dd16      	ble.n	800b18e <__s2b+0x72>
 800b160:	f104 0909 	add.w	r9, r4, #9
 800b164:	46c8      	mov	r8, r9
 800b166:	442c      	add	r4, r5
 800b168:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b16c:	4601      	mov	r1, r0
 800b16e:	3b30      	subs	r3, #48	; 0x30
 800b170:	220a      	movs	r2, #10
 800b172:	4630      	mov	r0, r6
 800b174:	f7ff ff8c 	bl	800b090 <__multadd>
 800b178:	45a0      	cmp	r8, r4
 800b17a:	d1f5      	bne.n	800b168 <__s2b+0x4c>
 800b17c:	f1a5 0408 	sub.w	r4, r5, #8
 800b180:	444c      	add	r4, r9
 800b182:	1b2d      	subs	r5, r5, r4
 800b184:	1963      	adds	r3, r4, r5
 800b186:	42bb      	cmp	r3, r7
 800b188:	db04      	blt.n	800b194 <__s2b+0x78>
 800b18a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b18e:	340a      	adds	r4, #10
 800b190:	2509      	movs	r5, #9
 800b192:	e7f6      	b.n	800b182 <__s2b+0x66>
 800b194:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b198:	4601      	mov	r1, r0
 800b19a:	3b30      	subs	r3, #48	; 0x30
 800b19c:	220a      	movs	r2, #10
 800b19e:	4630      	mov	r0, r6
 800b1a0:	f7ff ff76 	bl	800b090 <__multadd>
 800b1a4:	e7ee      	b.n	800b184 <__s2b+0x68>
 800b1a6:	bf00      	nop
 800b1a8:	0800df60 	.word	0x0800df60
 800b1ac:	0800e050 	.word	0x0800e050

0800b1b0 <__hi0bits>:
 800b1b0:	0c03      	lsrs	r3, r0, #16
 800b1b2:	041b      	lsls	r3, r3, #16
 800b1b4:	b9d3      	cbnz	r3, 800b1ec <__hi0bits+0x3c>
 800b1b6:	0400      	lsls	r0, r0, #16
 800b1b8:	2310      	movs	r3, #16
 800b1ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b1be:	bf04      	itt	eq
 800b1c0:	0200      	lsleq	r0, r0, #8
 800b1c2:	3308      	addeq	r3, #8
 800b1c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b1c8:	bf04      	itt	eq
 800b1ca:	0100      	lsleq	r0, r0, #4
 800b1cc:	3304      	addeq	r3, #4
 800b1ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b1d2:	bf04      	itt	eq
 800b1d4:	0080      	lsleq	r0, r0, #2
 800b1d6:	3302      	addeq	r3, #2
 800b1d8:	2800      	cmp	r0, #0
 800b1da:	db05      	blt.n	800b1e8 <__hi0bits+0x38>
 800b1dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b1e0:	f103 0301 	add.w	r3, r3, #1
 800b1e4:	bf08      	it	eq
 800b1e6:	2320      	moveq	r3, #32
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	4770      	bx	lr
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	e7e4      	b.n	800b1ba <__hi0bits+0xa>

0800b1f0 <__lo0bits>:
 800b1f0:	6803      	ldr	r3, [r0, #0]
 800b1f2:	f013 0207 	ands.w	r2, r3, #7
 800b1f6:	4601      	mov	r1, r0
 800b1f8:	d00b      	beq.n	800b212 <__lo0bits+0x22>
 800b1fa:	07da      	lsls	r2, r3, #31
 800b1fc:	d423      	bmi.n	800b246 <__lo0bits+0x56>
 800b1fe:	0798      	lsls	r0, r3, #30
 800b200:	bf49      	itett	mi
 800b202:	085b      	lsrmi	r3, r3, #1
 800b204:	089b      	lsrpl	r3, r3, #2
 800b206:	2001      	movmi	r0, #1
 800b208:	600b      	strmi	r3, [r1, #0]
 800b20a:	bf5c      	itt	pl
 800b20c:	600b      	strpl	r3, [r1, #0]
 800b20e:	2002      	movpl	r0, #2
 800b210:	4770      	bx	lr
 800b212:	b298      	uxth	r0, r3
 800b214:	b9a8      	cbnz	r0, 800b242 <__lo0bits+0x52>
 800b216:	0c1b      	lsrs	r3, r3, #16
 800b218:	2010      	movs	r0, #16
 800b21a:	b2da      	uxtb	r2, r3
 800b21c:	b90a      	cbnz	r2, 800b222 <__lo0bits+0x32>
 800b21e:	3008      	adds	r0, #8
 800b220:	0a1b      	lsrs	r3, r3, #8
 800b222:	071a      	lsls	r2, r3, #28
 800b224:	bf04      	itt	eq
 800b226:	091b      	lsreq	r3, r3, #4
 800b228:	3004      	addeq	r0, #4
 800b22a:	079a      	lsls	r2, r3, #30
 800b22c:	bf04      	itt	eq
 800b22e:	089b      	lsreq	r3, r3, #2
 800b230:	3002      	addeq	r0, #2
 800b232:	07da      	lsls	r2, r3, #31
 800b234:	d403      	bmi.n	800b23e <__lo0bits+0x4e>
 800b236:	085b      	lsrs	r3, r3, #1
 800b238:	f100 0001 	add.w	r0, r0, #1
 800b23c:	d005      	beq.n	800b24a <__lo0bits+0x5a>
 800b23e:	600b      	str	r3, [r1, #0]
 800b240:	4770      	bx	lr
 800b242:	4610      	mov	r0, r2
 800b244:	e7e9      	b.n	800b21a <__lo0bits+0x2a>
 800b246:	2000      	movs	r0, #0
 800b248:	4770      	bx	lr
 800b24a:	2020      	movs	r0, #32
 800b24c:	4770      	bx	lr
	...

0800b250 <__i2b>:
 800b250:	b510      	push	{r4, lr}
 800b252:	460c      	mov	r4, r1
 800b254:	2101      	movs	r1, #1
 800b256:	f7ff feb9 	bl	800afcc <_Balloc>
 800b25a:	4602      	mov	r2, r0
 800b25c:	b928      	cbnz	r0, 800b26a <__i2b+0x1a>
 800b25e:	4b05      	ldr	r3, [pc, #20]	; (800b274 <__i2b+0x24>)
 800b260:	4805      	ldr	r0, [pc, #20]	; (800b278 <__i2b+0x28>)
 800b262:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b266:	f001 f86f 	bl	800c348 <__assert_func>
 800b26a:	2301      	movs	r3, #1
 800b26c:	6144      	str	r4, [r0, #20]
 800b26e:	6103      	str	r3, [r0, #16]
 800b270:	bd10      	pop	{r4, pc}
 800b272:	bf00      	nop
 800b274:	0800df60 	.word	0x0800df60
 800b278:	0800e050 	.word	0x0800e050

0800b27c <__multiply>:
 800b27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b280:	4691      	mov	r9, r2
 800b282:	690a      	ldr	r2, [r1, #16]
 800b284:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b288:	429a      	cmp	r2, r3
 800b28a:	bfb8      	it	lt
 800b28c:	460b      	movlt	r3, r1
 800b28e:	460c      	mov	r4, r1
 800b290:	bfbc      	itt	lt
 800b292:	464c      	movlt	r4, r9
 800b294:	4699      	movlt	r9, r3
 800b296:	6927      	ldr	r7, [r4, #16]
 800b298:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b29c:	68a3      	ldr	r3, [r4, #8]
 800b29e:	6861      	ldr	r1, [r4, #4]
 800b2a0:	eb07 060a 	add.w	r6, r7, sl
 800b2a4:	42b3      	cmp	r3, r6
 800b2a6:	b085      	sub	sp, #20
 800b2a8:	bfb8      	it	lt
 800b2aa:	3101      	addlt	r1, #1
 800b2ac:	f7ff fe8e 	bl	800afcc <_Balloc>
 800b2b0:	b930      	cbnz	r0, 800b2c0 <__multiply+0x44>
 800b2b2:	4602      	mov	r2, r0
 800b2b4:	4b44      	ldr	r3, [pc, #272]	; (800b3c8 <__multiply+0x14c>)
 800b2b6:	4845      	ldr	r0, [pc, #276]	; (800b3cc <__multiply+0x150>)
 800b2b8:	f240 115d 	movw	r1, #349	; 0x15d
 800b2bc:	f001 f844 	bl	800c348 <__assert_func>
 800b2c0:	f100 0514 	add.w	r5, r0, #20
 800b2c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b2c8:	462b      	mov	r3, r5
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	4543      	cmp	r3, r8
 800b2ce:	d321      	bcc.n	800b314 <__multiply+0x98>
 800b2d0:	f104 0314 	add.w	r3, r4, #20
 800b2d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b2d8:	f109 0314 	add.w	r3, r9, #20
 800b2dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b2e0:	9202      	str	r2, [sp, #8]
 800b2e2:	1b3a      	subs	r2, r7, r4
 800b2e4:	3a15      	subs	r2, #21
 800b2e6:	f022 0203 	bic.w	r2, r2, #3
 800b2ea:	3204      	adds	r2, #4
 800b2ec:	f104 0115 	add.w	r1, r4, #21
 800b2f0:	428f      	cmp	r7, r1
 800b2f2:	bf38      	it	cc
 800b2f4:	2204      	movcc	r2, #4
 800b2f6:	9201      	str	r2, [sp, #4]
 800b2f8:	9a02      	ldr	r2, [sp, #8]
 800b2fa:	9303      	str	r3, [sp, #12]
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d80c      	bhi.n	800b31a <__multiply+0x9e>
 800b300:	2e00      	cmp	r6, #0
 800b302:	dd03      	ble.n	800b30c <__multiply+0x90>
 800b304:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d05a      	beq.n	800b3c2 <__multiply+0x146>
 800b30c:	6106      	str	r6, [r0, #16]
 800b30e:	b005      	add	sp, #20
 800b310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b314:	f843 2b04 	str.w	r2, [r3], #4
 800b318:	e7d8      	b.n	800b2cc <__multiply+0x50>
 800b31a:	f8b3 a000 	ldrh.w	sl, [r3]
 800b31e:	f1ba 0f00 	cmp.w	sl, #0
 800b322:	d024      	beq.n	800b36e <__multiply+0xf2>
 800b324:	f104 0e14 	add.w	lr, r4, #20
 800b328:	46a9      	mov	r9, r5
 800b32a:	f04f 0c00 	mov.w	ip, #0
 800b32e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b332:	f8d9 1000 	ldr.w	r1, [r9]
 800b336:	fa1f fb82 	uxth.w	fp, r2
 800b33a:	b289      	uxth	r1, r1
 800b33c:	fb0a 110b 	mla	r1, sl, fp, r1
 800b340:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b344:	f8d9 2000 	ldr.w	r2, [r9]
 800b348:	4461      	add	r1, ip
 800b34a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b34e:	fb0a c20b 	mla	r2, sl, fp, ip
 800b352:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b356:	b289      	uxth	r1, r1
 800b358:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b35c:	4577      	cmp	r7, lr
 800b35e:	f849 1b04 	str.w	r1, [r9], #4
 800b362:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b366:	d8e2      	bhi.n	800b32e <__multiply+0xb2>
 800b368:	9a01      	ldr	r2, [sp, #4]
 800b36a:	f845 c002 	str.w	ip, [r5, r2]
 800b36e:	9a03      	ldr	r2, [sp, #12]
 800b370:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b374:	3304      	adds	r3, #4
 800b376:	f1b9 0f00 	cmp.w	r9, #0
 800b37a:	d020      	beq.n	800b3be <__multiply+0x142>
 800b37c:	6829      	ldr	r1, [r5, #0]
 800b37e:	f104 0c14 	add.w	ip, r4, #20
 800b382:	46ae      	mov	lr, r5
 800b384:	f04f 0a00 	mov.w	sl, #0
 800b388:	f8bc b000 	ldrh.w	fp, [ip]
 800b38c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b390:	fb09 220b 	mla	r2, r9, fp, r2
 800b394:	4492      	add	sl, r2
 800b396:	b289      	uxth	r1, r1
 800b398:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b39c:	f84e 1b04 	str.w	r1, [lr], #4
 800b3a0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b3a4:	f8be 1000 	ldrh.w	r1, [lr]
 800b3a8:	0c12      	lsrs	r2, r2, #16
 800b3aa:	fb09 1102 	mla	r1, r9, r2, r1
 800b3ae:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b3b2:	4567      	cmp	r7, ip
 800b3b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b3b8:	d8e6      	bhi.n	800b388 <__multiply+0x10c>
 800b3ba:	9a01      	ldr	r2, [sp, #4]
 800b3bc:	50a9      	str	r1, [r5, r2]
 800b3be:	3504      	adds	r5, #4
 800b3c0:	e79a      	b.n	800b2f8 <__multiply+0x7c>
 800b3c2:	3e01      	subs	r6, #1
 800b3c4:	e79c      	b.n	800b300 <__multiply+0x84>
 800b3c6:	bf00      	nop
 800b3c8:	0800df60 	.word	0x0800df60
 800b3cc:	0800e050 	.word	0x0800e050

0800b3d0 <__pow5mult>:
 800b3d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3d4:	4615      	mov	r5, r2
 800b3d6:	f012 0203 	ands.w	r2, r2, #3
 800b3da:	4606      	mov	r6, r0
 800b3dc:	460f      	mov	r7, r1
 800b3de:	d007      	beq.n	800b3f0 <__pow5mult+0x20>
 800b3e0:	4c25      	ldr	r4, [pc, #148]	; (800b478 <__pow5mult+0xa8>)
 800b3e2:	3a01      	subs	r2, #1
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b3ea:	f7ff fe51 	bl	800b090 <__multadd>
 800b3ee:	4607      	mov	r7, r0
 800b3f0:	10ad      	asrs	r5, r5, #2
 800b3f2:	d03d      	beq.n	800b470 <__pow5mult+0xa0>
 800b3f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b3f6:	b97c      	cbnz	r4, 800b418 <__pow5mult+0x48>
 800b3f8:	2010      	movs	r0, #16
 800b3fa:	f7ff fdbf 	bl	800af7c <malloc>
 800b3fe:	4602      	mov	r2, r0
 800b400:	6270      	str	r0, [r6, #36]	; 0x24
 800b402:	b928      	cbnz	r0, 800b410 <__pow5mult+0x40>
 800b404:	4b1d      	ldr	r3, [pc, #116]	; (800b47c <__pow5mult+0xac>)
 800b406:	481e      	ldr	r0, [pc, #120]	; (800b480 <__pow5mult+0xb0>)
 800b408:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b40c:	f000 ff9c 	bl	800c348 <__assert_func>
 800b410:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b414:	6004      	str	r4, [r0, #0]
 800b416:	60c4      	str	r4, [r0, #12]
 800b418:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b41c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b420:	b94c      	cbnz	r4, 800b436 <__pow5mult+0x66>
 800b422:	f240 2171 	movw	r1, #625	; 0x271
 800b426:	4630      	mov	r0, r6
 800b428:	f7ff ff12 	bl	800b250 <__i2b>
 800b42c:	2300      	movs	r3, #0
 800b42e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b432:	4604      	mov	r4, r0
 800b434:	6003      	str	r3, [r0, #0]
 800b436:	f04f 0900 	mov.w	r9, #0
 800b43a:	07eb      	lsls	r3, r5, #31
 800b43c:	d50a      	bpl.n	800b454 <__pow5mult+0x84>
 800b43e:	4639      	mov	r1, r7
 800b440:	4622      	mov	r2, r4
 800b442:	4630      	mov	r0, r6
 800b444:	f7ff ff1a 	bl	800b27c <__multiply>
 800b448:	4639      	mov	r1, r7
 800b44a:	4680      	mov	r8, r0
 800b44c:	4630      	mov	r0, r6
 800b44e:	f7ff fdfd 	bl	800b04c <_Bfree>
 800b452:	4647      	mov	r7, r8
 800b454:	106d      	asrs	r5, r5, #1
 800b456:	d00b      	beq.n	800b470 <__pow5mult+0xa0>
 800b458:	6820      	ldr	r0, [r4, #0]
 800b45a:	b938      	cbnz	r0, 800b46c <__pow5mult+0x9c>
 800b45c:	4622      	mov	r2, r4
 800b45e:	4621      	mov	r1, r4
 800b460:	4630      	mov	r0, r6
 800b462:	f7ff ff0b 	bl	800b27c <__multiply>
 800b466:	6020      	str	r0, [r4, #0]
 800b468:	f8c0 9000 	str.w	r9, [r0]
 800b46c:	4604      	mov	r4, r0
 800b46e:	e7e4      	b.n	800b43a <__pow5mult+0x6a>
 800b470:	4638      	mov	r0, r7
 800b472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b476:	bf00      	nop
 800b478:	0800e1a0 	.word	0x0800e1a0
 800b47c:	0800deee 	.word	0x0800deee
 800b480:	0800e050 	.word	0x0800e050

0800b484 <__lshift>:
 800b484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b488:	460c      	mov	r4, r1
 800b48a:	6849      	ldr	r1, [r1, #4]
 800b48c:	6923      	ldr	r3, [r4, #16]
 800b48e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b492:	68a3      	ldr	r3, [r4, #8]
 800b494:	4607      	mov	r7, r0
 800b496:	4691      	mov	r9, r2
 800b498:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b49c:	f108 0601 	add.w	r6, r8, #1
 800b4a0:	42b3      	cmp	r3, r6
 800b4a2:	db0b      	blt.n	800b4bc <__lshift+0x38>
 800b4a4:	4638      	mov	r0, r7
 800b4a6:	f7ff fd91 	bl	800afcc <_Balloc>
 800b4aa:	4605      	mov	r5, r0
 800b4ac:	b948      	cbnz	r0, 800b4c2 <__lshift+0x3e>
 800b4ae:	4602      	mov	r2, r0
 800b4b0:	4b2a      	ldr	r3, [pc, #168]	; (800b55c <__lshift+0xd8>)
 800b4b2:	482b      	ldr	r0, [pc, #172]	; (800b560 <__lshift+0xdc>)
 800b4b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b4b8:	f000 ff46 	bl	800c348 <__assert_func>
 800b4bc:	3101      	adds	r1, #1
 800b4be:	005b      	lsls	r3, r3, #1
 800b4c0:	e7ee      	b.n	800b4a0 <__lshift+0x1c>
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	f100 0114 	add.w	r1, r0, #20
 800b4c8:	f100 0210 	add.w	r2, r0, #16
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	4553      	cmp	r3, sl
 800b4d0:	db37      	blt.n	800b542 <__lshift+0xbe>
 800b4d2:	6920      	ldr	r0, [r4, #16]
 800b4d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b4d8:	f104 0314 	add.w	r3, r4, #20
 800b4dc:	f019 091f 	ands.w	r9, r9, #31
 800b4e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b4e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b4e8:	d02f      	beq.n	800b54a <__lshift+0xc6>
 800b4ea:	f1c9 0e20 	rsb	lr, r9, #32
 800b4ee:	468a      	mov	sl, r1
 800b4f0:	f04f 0c00 	mov.w	ip, #0
 800b4f4:	681a      	ldr	r2, [r3, #0]
 800b4f6:	fa02 f209 	lsl.w	r2, r2, r9
 800b4fa:	ea42 020c 	orr.w	r2, r2, ip
 800b4fe:	f84a 2b04 	str.w	r2, [sl], #4
 800b502:	f853 2b04 	ldr.w	r2, [r3], #4
 800b506:	4298      	cmp	r0, r3
 800b508:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b50c:	d8f2      	bhi.n	800b4f4 <__lshift+0x70>
 800b50e:	1b03      	subs	r3, r0, r4
 800b510:	3b15      	subs	r3, #21
 800b512:	f023 0303 	bic.w	r3, r3, #3
 800b516:	3304      	adds	r3, #4
 800b518:	f104 0215 	add.w	r2, r4, #21
 800b51c:	4290      	cmp	r0, r2
 800b51e:	bf38      	it	cc
 800b520:	2304      	movcc	r3, #4
 800b522:	f841 c003 	str.w	ip, [r1, r3]
 800b526:	f1bc 0f00 	cmp.w	ip, #0
 800b52a:	d001      	beq.n	800b530 <__lshift+0xac>
 800b52c:	f108 0602 	add.w	r6, r8, #2
 800b530:	3e01      	subs	r6, #1
 800b532:	4638      	mov	r0, r7
 800b534:	612e      	str	r6, [r5, #16]
 800b536:	4621      	mov	r1, r4
 800b538:	f7ff fd88 	bl	800b04c <_Bfree>
 800b53c:	4628      	mov	r0, r5
 800b53e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b542:	f842 0f04 	str.w	r0, [r2, #4]!
 800b546:	3301      	adds	r3, #1
 800b548:	e7c1      	b.n	800b4ce <__lshift+0x4a>
 800b54a:	3904      	subs	r1, #4
 800b54c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b550:	f841 2f04 	str.w	r2, [r1, #4]!
 800b554:	4298      	cmp	r0, r3
 800b556:	d8f9      	bhi.n	800b54c <__lshift+0xc8>
 800b558:	e7ea      	b.n	800b530 <__lshift+0xac>
 800b55a:	bf00      	nop
 800b55c:	0800df60 	.word	0x0800df60
 800b560:	0800e050 	.word	0x0800e050

0800b564 <__mcmp>:
 800b564:	b530      	push	{r4, r5, lr}
 800b566:	6902      	ldr	r2, [r0, #16]
 800b568:	690c      	ldr	r4, [r1, #16]
 800b56a:	1b12      	subs	r2, r2, r4
 800b56c:	d10e      	bne.n	800b58c <__mcmp+0x28>
 800b56e:	f100 0314 	add.w	r3, r0, #20
 800b572:	3114      	adds	r1, #20
 800b574:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b578:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b57c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b580:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b584:	42a5      	cmp	r5, r4
 800b586:	d003      	beq.n	800b590 <__mcmp+0x2c>
 800b588:	d305      	bcc.n	800b596 <__mcmp+0x32>
 800b58a:	2201      	movs	r2, #1
 800b58c:	4610      	mov	r0, r2
 800b58e:	bd30      	pop	{r4, r5, pc}
 800b590:	4283      	cmp	r3, r0
 800b592:	d3f3      	bcc.n	800b57c <__mcmp+0x18>
 800b594:	e7fa      	b.n	800b58c <__mcmp+0x28>
 800b596:	f04f 32ff 	mov.w	r2, #4294967295
 800b59a:	e7f7      	b.n	800b58c <__mcmp+0x28>

0800b59c <__mdiff>:
 800b59c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5a0:	460c      	mov	r4, r1
 800b5a2:	4606      	mov	r6, r0
 800b5a4:	4611      	mov	r1, r2
 800b5a6:	4620      	mov	r0, r4
 800b5a8:	4690      	mov	r8, r2
 800b5aa:	f7ff ffdb 	bl	800b564 <__mcmp>
 800b5ae:	1e05      	subs	r5, r0, #0
 800b5b0:	d110      	bne.n	800b5d4 <__mdiff+0x38>
 800b5b2:	4629      	mov	r1, r5
 800b5b4:	4630      	mov	r0, r6
 800b5b6:	f7ff fd09 	bl	800afcc <_Balloc>
 800b5ba:	b930      	cbnz	r0, 800b5ca <__mdiff+0x2e>
 800b5bc:	4b3a      	ldr	r3, [pc, #232]	; (800b6a8 <__mdiff+0x10c>)
 800b5be:	4602      	mov	r2, r0
 800b5c0:	f240 2132 	movw	r1, #562	; 0x232
 800b5c4:	4839      	ldr	r0, [pc, #228]	; (800b6ac <__mdiff+0x110>)
 800b5c6:	f000 febf 	bl	800c348 <__assert_func>
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b5d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5d4:	bfa4      	itt	ge
 800b5d6:	4643      	movge	r3, r8
 800b5d8:	46a0      	movge	r8, r4
 800b5da:	4630      	mov	r0, r6
 800b5dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b5e0:	bfa6      	itte	ge
 800b5e2:	461c      	movge	r4, r3
 800b5e4:	2500      	movge	r5, #0
 800b5e6:	2501      	movlt	r5, #1
 800b5e8:	f7ff fcf0 	bl	800afcc <_Balloc>
 800b5ec:	b920      	cbnz	r0, 800b5f8 <__mdiff+0x5c>
 800b5ee:	4b2e      	ldr	r3, [pc, #184]	; (800b6a8 <__mdiff+0x10c>)
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b5f6:	e7e5      	b.n	800b5c4 <__mdiff+0x28>
 800b5f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b5fc:	6926      	ldr	r6, [r4, #16]
 800b5fe:	60c5      	str	r5, [r0, #12]
 800b600:	f104 0914 	add.w	r9, r4, #20
 800b604:	f108 0514 	add.w	r5, r8, #20
 800b608:	f100 0e14 	add.w	lr, r0, #20
 800b60c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b610:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b614:	f108 0210 	add.w	r2, r8, #16
 800b618:	46f2      	mov	sl, lr
 800b61a:	2100      	movs	r1, #0
 800b61c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b620:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b624:	fa1f f883 	uxth.w	r8, r3
 800b628:	fa11 f18b 	uxtah	r1, r1, fp
 800b62c:	0c1b      	lsrs	r3, r3, #16
 800b62e:	eba1 0808 	sub.w	r8, r1, r8
 800b632:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b636:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b63a:	fa1f f888 	uxth.w	r8, r8
 800b63e:	1419      	asrs	r1, r3, #16
 800b640:	454e      	cmp	r6, r9
 800b642:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b646:	f84a 3b04 	str.w	r3, [sl], #4
 800b64a:	d8e7      	bhi.n	800b61c <__mdiff+0x80>
 800b64c:	1b33      	subs	r3, r6, r4
 800b64e:	3b15      	subs	r3, #21
 800b650:	f023 0303 	bic.w	r3, r3, #3
 800b654:	3304      	adds	r3, #4
 800b656:	3415      	adds	r4, #21
 800b658:	42a6      	cmp	r6, r4
 800b65a:	bf38      	it	cc
 800b65c:	2304      	movcc	r3, #4
 800b65e:	441d      	add	r5, r3
 800b660:	4473      	add	r3, lr
 800b662:	469e      	mov	lr, r3
 800b664:	462e      	mov	r6, r5
 800b666:	4566      	cmp	r6, ip
 800b668:	d30e      	bcc.n	800b688 <__mdiff+0xec>
 800b66a:	f10c 0203 	add.w	r2, ip, #3
 800b66e:	1b52      	subs	r2, r2, r5
 800b670:	f022 0203 	bic.w	r2, r2, #3
 800b674:	3d03      	subs	r5, #3
 800b676:	45ac      	cmp	ip, r5
 800b678:	bf38      	it	cc
 800b67a:	2200      	movcc	r2, #0
 800b67c:	441a      	add	r2, r3
 800b67e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b682:	b17b      	cbz	r3, 800b6a4 <__mdiff+0x108>
 800b684:	6107      	str	r7, [r0, #16]
 800b686:	e7a3      	b.n	800b5d0 <__mdiff+0x34>
 800b688:	f856 8b04 	ldr.w	r8, [r6], #4
 800b68c:	fa11 f288 	uxtah	r2, r1, r8
 800b690:	1414      	asrs	r4, r2, #16
 800b692:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b696:	b292      	uxth	r2, r2
 800b698:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b69c:	f84e 2b04 	str.w	r2, [lr], #4
 800b6a0:	1421      	asrs	r1, r4, #16
 800b6a2:	e7e0      	b.n	800b666 <__mdiff+0xca>
 800b6a4:	3f01      	subs	r7, #1
 800b6a6:	e7ea      	b.n	800b67e <__mdiff+0xe2>
 800b6a8:	0800df60 	.word	0x0800df60
 800b6ac:	0800e050 	.word	0x0800e050

0800b6b0 <__ulp>:
 800b6b0:	b082      	sub	sp, #8
 800b6b2:	ed8d 0b00 	vstr	d0, [sp]
 800b6b6:	9b01      	ldr	r3, [sp, #4]
 800b6b8:	4912      	ldr	r1, [pc, #72]	; (800b704 <__ulp+0x54>)
 800b6ba:	4019      	ands	r1, r3
 800b6bc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b6c0:	2900      	cmp	r1, #0
 800b6c2:	dd05      	ble.n	800b6d0 <__ulp+0x20>
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	460b      	mov	r3, r1
 800b6c8:	ec43 2b10 	vmov	d0, r2, r3
 800b6cc:	b002      	add	sp, #8
 800b6ce:	4770      	bx	lr
 800b6d0:	4249      	negs	r1, r1
 800b6d2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b6d6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b6da:	f04f 0200 	mov.w	r2, #0
 800b6de:	f04f 0300 	mov.w	r3, #0
 800b6e2:	da04      	bge.n	800b6ee <__ulp+0x3e>
 800b6e4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b6e8:	fa41 f300 	asr.w	r3, r1, r0
 800b6ec:	e7ec      	b.n	800b6c8 <__ulp+0x18>
 800b6ee:	f1a0 0114 	sub.w	r1, r0, #20
 800b6f2:	291e      	cmp	r1, #30
 800b6f4:	bfda      	itte	le
 800b6f6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b6fa:	fa20 f101 	lsrle.w	r1, r0, r1
 800b6fe:	2101      	movgt	r1, #1
 800b700:	460a      	mov	r2, r1
 800b702:	e7e1      	b.n	800b6c8 <__ulp+0x18>
 800b704:	7ff00000 	.word	0x7ff00000

0800b708 <__b2d>:
 800b708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b70a:	6905      	ldr	r5, [r0, #16]
 800b70c:	f100 0714 	add.w	r7, r0, #20
 800b710:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b714:	1f2e      	subs	r6, r5, #4
 800b716:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b71a:	4620      	mov	r0, r4
 800b71c:	f7ff fd48 	bl	800b1b0 <__hi0bits>
 800b720:	f1c0 0320 	rsb	r3, r0, #32
 800b724:	280a      	cmp	r0, #10
 800b726:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b7a4 <__b2d+0x9c>
 800b72a:	600b      	str	r3, [r1, #0]
 800b72c:	dc14      	bgt.n	800b758 <__b2d+0x50>
 800b72e:	f1c0 0e0b 	rsb	lr, r0, #11
 800b732:	fa24 f10e 	lsr.w	r1, r4, lr
 800b736:	42b7      	cmp	r7, r6
 800b738:	ea41 030c 	orr.w	r3, r1, ip
 800b73c:	bf34      	ite	cc
 800b73e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b742:	2100      	movcs	r1, #0
 800b744:	3015      	adds	r0, #21
 800b746:	fa04 f000 	lsl.w	r0, r4, r0
 800b74a:	fa21 f10e 	lsr.w	r1, r1, lr
 800b74e:	ea40 0201 	orr.w	r2, r0, r1
 800b752:	ec43 2b10 	vmov	d0, r2, r3
 800b756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b758:	42b7      	cmp	r7, r6
 800b75a:	bf3a      	itte	cc
 800b75c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b760:	f1a5 0608 	subcc.w	r6, r5, #8
 800b764:	2100      	movcs	r1, #0
 800b766:	380b      	subs	r0, #11
 800b768:	d017      	beq.n	800b79a <__b2d+0x92>
 800b76a:	f1c0 0c20 	rsb	ip, r0, #32
 800b76e:	fa04 f500 	lsl.w	r5, r4, r0
 800b772:	42be      	cmp	r6, r7
 800b774:	fa21 f40c 	lsr.w	r4, r1, ip
 800b778:	ea45 0504 	orr.w	r5, r5, r4
 800b77c:	bf8c      	ite	hi
 800b77e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b782:	2400      	movls	r4, #0
 800b784:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b788:	fa01 f000 	lsl.w	r0, r1, r0
 800b78c:	fa24 f40c 	lsr.w	r4, r4, ip
 800b790:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b794:	ea40 0204 	orr.w	r2, r0, r4
 800b798:	e7db      	b.n	800b752 <__b2d+0x4a>
 800b79a:	ea44 030c 	orr.w	r3, r4, ip
 800b79e:	460a      	mov	r2, r1
 800b7a0:	e7d7      	b.n	800b752 <__b2d+0x4a>
 800b7a2:	bf00      	nop
 800b7a4:	3ff00000 	.word	0x3ff00000

0800b7a8 <__d2b>:
 800b7a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7ac:	4689      	mov	r9, r1
 800b7ae:	2101      	movs	r1, #1
 800b7b0:	ec57 6b10 	vmov	r6, r7, d0
 800b7b4:	4690      	mov	r8, r2
 800b7b6:	f7ff fc09 	bl	800afcc <_Balloc>
 800b7ba:	4604      	mov	r4, r0
 800b7bc:	b930      	cbnz	r0, 800b7cc <__d2b+0x24>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	4b25      	ldr	r3, [pc, #148]	; (800b858 <__d2b+0xb0>)
 800b7c2:	4826      	ldr	r0, [pc, #152]	; (800b85c <__d2b+0xb4>)
 800b7c4:	f240 310a 	movw	r1, #778	; 0x30a
 800b7c8:	f000 fdbe 	bl	800c348 <__assert_func>
 800b7cc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b7d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b7d4:	bb35      	cbnz	r5, 800b824 <__d2b+0x7c>
 800b7d6:	2e00      	cmp	r6, #0
 800b7d8:	9301      	str	r3, [sp, #4]
 800b7da:	d028      	beq.n	800b82e <__d2b+0x86>
 800b7dc:	4668      	mov	r0, sp
 800b7de:	9600      	str	r6, [sp, #0]
 800b7e0:	f7ff fd06 	bl	800b1f0 <__lo0bits>
 800b7e4:	9900      	ldr	r1, [sp, #0]
 800b7e6:	b300      	cbz	r0, 800b82a <__d2b+0x82>
 800b7e8:	9a01      	ldr	r2, [sp, #4]
 800b7ea:	f1c0 0320 	rsb	r3, r0, #32
 800b7ee:	fa02 f303 	lsl.w	r3, r2, r3
 800b7f2:	430b      	orrs	r3, r1
 800b7f4:	40c2      	lsrs	r2, r0
 800b7f6:	6163      	str	r3, [r4, #20]
 800b7f8:	9201      	str	r2, [sp, #4]
 800b7fa:	9b01      	ldr	r3, [sp, #4]
 800b7fc:	61a3      	str	r3, [r4, #24]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	bf14      	ite	ne
 800b802:	2202      	movne	r2, #2
 800b804:	2201      	moveq	r2, #1
 800b806:	6122      	str	r2, [r4, #16]
 800b808:	b1d5      	cbz	r5, 800b840 <__d2b+0x98>
 800b80a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b80e:	4405      	add	r5, r0
 800b810:	f8c9 5000 	str.w	r5, [r9]
 800b814:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b818:	f8c8 0000 	str.w	r0, [r8]
 800b81c:	4620      	mov	r0, r4
 800b81e:	b003      	add	sp, #12
 800b820:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b824:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b828:	e7d5      	b.n	800b7d6 <__d2b+0x2e>
 800b82a:	6161      	str	r1, [r4, #20]
 800b82c:	e7e5      	b.n	800b7fa <__d2b+0x52>
 800b82e:	a801      	add	r0, sp, #4
 800b830:	f7ff fcde 	bl	800b1f0 <__lo0bits>
 800b834:	9b01      	ldr	r3, [sp, #4]
 800b836:	6163      	str	r3, [r4, #20]
 800b838:	2201      	movs	r2, #1
 800b83a:	6122      	str	r2, [r4, #16]
 800b83c:	3020      	adds	r0, #32
 800b83e:	e7e3      	b.n	800b808 <__d2b+0x60>
 800b840:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b844:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b848:	f8c9 0000 	str.w	r0, [r9]
 800b84c:	6918      	ldr	r0, [r3, #16]
 800b84e:	f7ff fcaf 	bl	800b1b0 <__hi0bits>
 800b852:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b856:	e7df      	b.n	800b818 <__d2b+0x70>
 800b858:	0800df60 	.word	0x0800df60
 800b85c:	0800e050 	.word	0x0800e050

0800b860 <__ratio>:
 800b860:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b864:	4688      	mov	r8, r1
 800b866:	4669      	mov	r1, sp
 800b868:	4681      	mov	r9, r0
 800b86a:	f7ff ff4d 	bl	800b708 <__b2d>
 800b86e:	a901      	add	r1, sp, #4
 800b870:	4640      	mov	r0, r8
 800b872:	ec55 4b10 	vmov	r4, r5, d0
 800b876:	f7ff ff47 	bl	800b708 <__b2d>
 800b87a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b87e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b882:	eba3 0c02 	sub.w	ip, r3, r2
 800b886:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b88a:	1a9b      	subs	r3, r3, r2
 800b88c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b890:	ec51 0b10 	vmov	r0, r1, d0
 800b894:	2b00      	cmp	r3, #0
 800b896:	bfd6      	itet	le
 800b898:	460a      	movle	r2, r1
 800b89a:	462a      	movgt	r2, r5
 800b89c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b8a0:	468b      	mov	fp, r1
 800b8a2:	462f      	mov	r7, r5
 800b8a4:	bfd4      	ite	le
 800b8a6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b8aa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b8ae:	4620      	mov	r0, r4
 800b8b0:	ee10 2a10 	vmov	r2, s0
 800b8b4:	465b      	mov	r3, fp
 800b8b6:	4639      	mov	r1, r7
 800b8b8:	f7f4 fff0 	bl	800089c <__aeabi_ddiv>
 800b8bc:	ec41 0b10 	vmov	d0, r0, r1
 800b8c0:	b003      	add	sp, #12
 800b8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b8c6 <__copybits>:
 800b8c6:	3901      	subs	r1, #1
 800b8c8:	b570      	push	{r4, r5, r6, lr}
 800b8ca:	1149      	asrs	r1, r1, #5
 800b8cc:	6914      	ldr	r4, [r2, #16]
 800b8ce:	3101      	adds	r1, #1
 800b8d0:	f102 0314 	add.w	r3, r2, #20
 800b8d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b8d8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b8dc:	1f05      	subs	r5, r0, #4
 800b8de:	42a3      	cmp	r3, r4
 800b8e0:	d30c      	bcc.n	800b8fc <__copybits+0x36>
 800b8e2:	1aa3      	subs	r3, r4, r2
 800b8e4:	3b11      	subs	r3, #17
 800b8e6:	f023 0303 	bic.w	r3, r3, #3
 800b8ea:	3211      	adds	r2, #17
 800b8ec:	42a2      	cmp	r2, r4
 800b8ee:	bf88      	it	hi
 800b8f0:	2300      	movhi	r3, #0
 800b8f2:	4418      	add	r0, r3
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	4288      	cmp	r0, r1
 800b8f8:	d305      	bcc.n	800b906 <__copybits+0x40>
 800b8fa:	bd70      	pop	{r4, r5, r6, pc}
 800b8fc:	f853 6b04 	ldr.w	r6, [r3], #4
 800b900:	f845 6f04 	str.w	r6, [r5, #4]!
 800b904:	e7eb      	b.n	800b8de <__copybits+0x18>
 800b906:	f840 3b04 	str.w	r3, [r0], #4
 800b90a:	e7f4      	b.n	800b8f6 <__copybits+0x30>

0800b90c <__any_on>:
 800b90c:	f100 0214 	add.w	r2, r0, #20
 800b910:	6900      	ldr	r0, [r0, #16]
 800b912:	114b      	asrs	r3, r1, #5
 800b914:	4298      	cmp	r0, r3
 800b916:	b510      	push	{r4, lr}
 800b918:	db11      	blt.n	800b93e <__any_on+0x32>
 800b91a:	dd0a      	ble.n	800b932 <__any_on+0x26>
 800b91c:	f011 011f 	ands.w	r1, r1, #31
 800b920:	d007      	beq.n	800b932 <__any_on+0x26>
 800b922:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b926:	fa24 f001 	lsr.w	r0, r4, r1
 800b92a:	fa00 f101 	lsl.w	r1, r0, r1
 800b92e:	428c      	cmp	r4, r1
 800b930:	d10b      	bne.n	800b94a <__any_on+0x3e>
 800b932:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b936:	4293      	cmp	r3, r2
 800b938:	d803      	bhi.n	800b942 <__any_on+0x36>
 800b93a:	2000      	movs	r0, #0
 800b93c:	bd10      	pop	{r4, pc}
 800b93e:	4603      	mov	r3, r0
 800b940:	e7f7      	b.n	800b932 <__any_on+0x26>
 800b942:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b946:	2900      	cmp	r1, #0
 800b948:	d0f5      	beq.n	800b936 <__any_on+0x2a>
 800b94a:	2001      	movs	r0, #1
 800b94c:	e7f6      	b.n	800b93c <__any_on+0x30>

0800b94e <_calloc_r>:
 800b94e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b950:	fba1 2402 	umull	r2, r4, r1, r2
 800b954:	b94c      	cbnz	r4, 800b96a <_calloc_r+0x1c>
 800b956:	4611      	mov	r1, r2
 800b958:	9201      	str	r2, [sp, #4]
 800b95a:	f000 f87b 	bl	800ba54 <_malloc_r>
 800b95e:	9a01      	ldr	r2, [sp, #4]
 800b960:	4605      	mov	r5, r0
 800b962:	b930      	cbnz	r0, 800b972 <_calloc_r+0x24>
 800b964:	4628      	mov	r0, r5
 800b966:	b003      	add	sp, #12
 800b968:	bd30      	pop	{r4, r5, pc}
 800b96a:	220c      	movs	r2, #12
 800b96c:	6002      	str	r2, [r0, #0]
 800b96e:	2500      	movs	r5, #0
 800b970:	e7f8      	b.n	800b964 <_calloc_r+0x16>
 800b972:	4621      	mov	r1, r4
 800b974:	f7fc fab0 	bl	8007ed8 <memset>
 800b978:	e7f4      	b.n	800b964 <_calloc_r+0x16>
	...

0800b97c <_free_r>:
 800b97c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b97e:	2900      	cmp	r1, #0
 800b980:	d044      	beq.n	800ba0c <_free_r+0x90>
 800b982:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b986:	9001      	str	r0, [sp, #4]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	f1a1 0404 	sub.w	r4, r1, #4
 800b98e:	bfb8      	it	lt
 800b990:	18e4      	addlt	r4, r4, r3
 800b992:	f000 fe6d 	bl	800c670 <__malloc_lock>
 800b996:	4a1e      	ldr	r2, [pc, #120]	; (800ba10 <_free_r+0x94>)
 800b998:	9801      	ldr	r0, [sp, #4]
 800b99a:	6813      	ldr	r3, [r2, #0]
 800b99c:	b933      	cbnz	r3, 800b9ac <_free_r+0x30>
 800b99e:	6063      	str	r3, [r4, #4]
 800b9a0:	6014      	str	r4, [r2, #0]
 800b9a2:	b003      	add	sp, #12
 800b9a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b9a8:	f000 be68 	b.w	800c67c <__malloc_unlock>
 800b9ac:	42a3      	cmp	r3, r4
 800b9ae:	d908      	bls.n	800b9c2 <_free_r+0x46>
 800b9b0:	6825      	ldr	r5, [r4, #0]
 800b9b2:	1961      	adds	r1, r4, r5
 800b9b4:	428b      	cmp	r3, r1
 800b9b6:	bf01      	itttt	eq
 800b9b8:	6819      	ldreq	r1, [r3, #0]
 800b9ba:	685b      	ldreq	r3, [r3, #4]
 800b9bc:	1949      	addeq	r1, r1, r5
 800b9be:	6021      	streq	r1, [r4, #0]
 800b9c0:	e7ed      	b.n	800b99e <_free_r+0x22>
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	b10b      	cbz	r3, 800b9cc <_free_r+0x50>
 800b9c8:	42a3      	cmp	r3, r4
 800b9ca:	d9fa      	bls.n	800b9c2 <_free_r+0x46>
 800b9cc:	6811      	ldr	r1, [r2, #0]
 800b9ce:	1855      	adds	r5, r2, r1
 800b9d0:	42a5      	cmp	r5, r4
 800b9d2:	d10b      	bne.n	800b9ec <_free_r+0x70>
 800b9d4:	6824      	ldr	r4, [r4, #0]
 800b9d6:	4421      	add	r1, r4
 800b9d8:	1854      	adds	r4, r2, r1
 800b9da:	42a3      	cmp	r3, r4
 800b9dc:	6011      	str	r1, [r2, #0]
 800b9de:	d1e0      	bne.n	800b9a2 <_free_r+0x26>
 800b9e0:	681c      	ldr	r4, [r3, #0]
 800b9e2:	685b      	ldr	r3, [r3, #4]
 800b9e4:	6053      	str	r3, [r2, #4]
 800b9e6:	4421      	add	r1, r4
 800b9e8:	6011      	str	r1, [r2, #0]
 800b9ea:	e7da      	b.n	800b9a2 <_free_r+0x26>
 800b9ec:	d902      	bls.n	800b9f4 <_free_r+0x78>
 800b9ee:	230c      	movs	r3, #12
 800b9f0:	6003      	str	r3, [r0, #0]
 800b9f2:	e7d6      	b.n	800b9a2 <_free_r+0x26>
 800b9f4:	6825      	ldr	r5, [r4, #0]
 800b9f6:	1961      	adds	r1, r4, r5
 800b9f8:	428b      	cmp	r3, r1
 800b9fa:	bf04      	itt	eq
 800b9fc:	6819      	ldreq	r1, [r3, #0]
 800b9fe:	685b      	ldreq	r3, [r3, #4]
 800ba00:	6063      	str	r3, [r4, #4]
 800ba02:	bf04      	itt	eq
 800ba04:	1949      	addeq	r1, r1, r5
 800ba06:	6021      	streq	r1, [r4, #0]
 800ba08:	6054      	str	r4, [r2, #4]
 800ba0a:	e7ca      	b.n	800b9a2 <_free_r+0x26>
 800ba0c:	b003      	add	sp, #12
 800ba0e:	bd30      	pop	{r4, r5, pc}
 800ba10:	20000880 	.word	0x20000880

0800ba14 <sbrk_aligned>:
 800ba14:	b570      	push	{r4, r5, r6, lr}
 800ba16:	4e0e      	ldr	r6, [pc, #56]	; (800ba50 <sbrk_aligned+0x3c>)
 800ba18:	460c      	mov	r4, r1
 800ba1a:	6831      	ldr	r1, [r6, #0]
 800ba1c:	4605      	mov	r5, r0
 800ba1e:	b911      	cbnz	r1, 800ba26 <sbrk_aligned+0x12>
 800ba20:	f000 fb4a 	bl	800c0b8 <_sbrk_r>
 800ba24:	6030      	str	r0, [r6, #0]
 800ba26:	4621      	mov	r1, r4
 800ba28:	4628      	mov	r0, r5
 800ba2a:	f000 fb45 	bl	800c0b8 <_sbrk_r>
 800ba2e:	1c43      	adds	r3, r0, #1
 800ba30:	d00a      	beq.n	800ba48 <sbrk_aligned+0x34>
 800ba32:	1cc4      	adds	r4, r0, #3
 800ba34:	f024 0403 	bic.w	r4, r4, #3
 800ba38:	42a0      	cmp	r0, r4
 800ba3a:	d007      	beq.n	800ba4c <sbrk_aligned+0x38>
 800ba3c:	1a21      	subs	r1, r4, r0
 800ba3e:	4628      	mov	r0, r5
 800ba40:	f000 fb3a 	bl	800c0b8 <_sbrk_r>
 800ba44:	3001      	adds	r0, #1
 800ba46:	d101      	bne.n	800ba4c <sbrk_aligned+0x38>
 800ba48:	f04f 34ff 	mov.w	r4, #4294967295
 800ba4c:	4620      	mov	r0, r4
 800ba4e:	bd70      	pop	{r4, r5, r6, pc}
 800ba50:	20000884 	.word	0x20000884

0800ba54 <_malloc_r>:
 800ba54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba58:	1ccd      	adds	r5, r1, #3
 800ba5a:	f025 0503 	bic.w	r5, r5, #3
 800ba5e:	3508      	adds	r5, #8
 800ba60:	2d0c      	cmp	r5, #12
 800ba62:	bf38      	it	cc
 800ba64:	250c      	movcc	r5, #12
 800ba66:	2d00      	cmp	r5, #0
 800ba68:	4607      	mov	r7, r0
 800ba6a:	db01      	blt.n	800ba70 <_malloc_r+0x1c>
 800ba6c:	42a9      	cmp	r1, r5
 800ba6e:	d905      	bls.n	800ba7c <_malloc_r+0x28>
 800ba70:	230c      	movs	r3, #12
 800ba72:	603b      	str	r3, [r7, #0]
 800ba74:	2600      	movs	r6, #0
 800ba76:	4630      	mov	r0, r6
 800ba78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba7c:	4e2e      	ldr	r6, [pc, #184]	; (800bb38 <_malloc_r+0xe4>)
 800ba7e:	f000 fdf7 	bl	800c670 <__malloc_lock>
 800ba82:	6833      	ldr	r3, [r6, #0]
 800ba84:	461c      	mov	r4, r3
 800ba86:	bb34      	cbnz	r4, 800bad6 <_malloc_r+0x82>
 800ba88:	4629      	mov	r1, r5
 800ba8a:	4638      	mov	r0, r7
 800ba8c:	f7ff ffc2 	bl	800ba14 <sbrk_aligned>
 800ba90:	1c43      	adds	r3, r0, #1
 800ba92:	4604      	mov	r4, r0
 800ba94:	d14d      	bne.n	800bb32 <_malloc_r+0xde>
 800ba96:	6834      	ldr	r4, [r6, #0]
 800ba98:	4626      	mov	r6, r4
 800ba9a:	2e00      	cmp	r6, #0
 800ba9c:	d140      	bne.n	800bb20 <_malloc_r+0xcc>
 800ba9e:	6823      	ldr	r3, [r4, #0]
 800baa0:	4631      	mov	r1, r6
 800baa2:	4638      	mov	r0, r7
 800baa4:	eb04 0803 	add.w	r8, r4, r3
 800baa8:	f000 fb06 	bl	800c0b8 <_sbrk_r>
 800baac:	4580      	cmp	r8, r0
 800baae:	d13a      	bne.n	800bb26 <_malloc_r+0xd2>
 800bab0:	6821      	ldr	r1, [r4, #0]
 800bab2:	3503      	adds	r5, #3
 800bab4:	1a6d      	subs	r5, r5, r1
 800bab6:	f025 0503 	bic.w	r5, r5, #3
 800baba:	3508      	adds	r5, #8
 800babc:	2d0c      	cmp	r5, #12
 800babe:	bf38      	it	cc
 800bac0:	250c      	movcc	r5, #12
 800bac2:	4629      	mov	r1, r5
 800bac4:	4638      	mov	r0, r7
 800bac6:	f7ff ffa5 	bl	800ba14 <sbrk_aligned>
 800baca:	3001      	adds	r0, #1
 800bacc:	d02b      	beq.n	800bb26 <_malloc_r+0xd2>
 800bace:	6823      	ldr	r3, [r4, #0]
 800bad0:	442b      	add	r3, r5
 800bad2:	6023      	str	r3, [r4, #0]
 800bad4:	e00e      	b.n	800baf4 <_malloc_r+0xa0>
 800bad6:	6822      	ldr	r2, [r4, #0]
 800bad8:	1b52      	subs	r2, r2, r5
 800bada:	d41e      	bmi.n	800bb1a <_malloc_r+0xc6>
 800badc:	2a0b      	cmp	r2, #11
 800bade:	d916      	bls.n	800bb0e <_malloc_r+0xba>
 800bae0:	1961      	adds	r1, r4, r5
 800bae2:	42a3      	cmp	r3, r4
 800bae4:	6025      	str	r5, [r4, #0]
 800bae6:	bf18      	it	ne
 800bae8:	6059      	strne	r1, [r3, #4]
 800baea:	6863      	ldr	r3, [r4, #4]
 800baec:	bf08      	it	eq
 800baee:	6031      	streq	r1, [r6, #0]
 800baf0:	5162      	str	r2, [r4, r5]
 800baf2:	604b      	str	r3, [r1, #4]
 800baf4:	4638      	mov	r0, r7
 800baf6:	f104 060b 	add.w	r6, r4, #11
 800bafa:	f000 fdbf 	bl	800c67c <__malloc_unlock>
 800bafe:	f026 0607 	bic.w	r6, r6, #7
 800bb02:	1d23      	adds	r3, r4, #4
 800bb04:	1af2      	subs	r2, r6, r3
 800bb06:	d0b6      	beq.n	800ba76 <_malloc_r+0x22>
 800bb08:	1b9b      	subs	r3, r3, r6
 800bb0a:	50a3      	str	r3, [r4, r2]
 800bb0c:	e7b3      	b.n	800ba76 <_malloc_r+0x22>
 800bb0e:	6862      	ldr	r2, [r4, #4]
 800bb10:	42a3      	cmp	r3, r4
 800bb12:	bf0c      	ite	eq
 800bb14:	6032      	streq	r2, [r6, #0]
 800bb16:	605a      	strne	r2, [r3, #4]
 800bb18:	e7ec      	b.n	800baf4 <_malloc_r+0xa0>
 800bb1a:	4623      	mov	r3, r4
 800bb1c:	6864      	ldr	r4, [r4, #4]
 800bb1e:	e7b2      	b.n	800ba86 <_malloc_r+0x32>
 800bb20:	4634      	mov	r4, r6
 800bb22:	6876      	ldr	r6, [r6, #4]
 800bb24:	e7b9      	b.n	800ba9a <_malloc_r+0x46>
 800bb26:	230c      	movs	r3, #12
 800bb28:	603b      	str	r3, [r7, #0]
 800bb2a:	4638      	mov	r0, r7
 800bb2c:	f000 fda6 	bl	800c67c <__malloc_unlock>
 800bb30:	e7a1      	b.n	800ba76 <_malloc_r+0x22>
 800bb32:	6025      	str	r5, [r4, #0]
 800bb34:	e7de      	b.n	800baf4 <_malloc_r+0xa0>
 800bb36:	bf00      	nop
 800bb38:	20000880 	.word	0x20000880

0800bb3c <__ssputs_r>:
 800bb3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb40:	688e      	ldr	r6, [r1, #8]
 800bb42:	429e      	cmp	r6, r3
 800bb44:	4682      	mov	sl, r0
 800bb46:	460c      	mov	r4, r1
 800bb48:	4690      	mov	r8, r2
 800bb4a:	461f      	mov	r7, r3
 800bb4c:	d838      	bhi.n	800bbc0 <__ssputs_r+0x84>
 800bb4e:	898a      	ldrh	r2, [r1, #12]
 800bb50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bb54:	d032      	beq.n	800bbbc <__ssputs_r+0x80>
 800bb56:	6825      	ldr	r5, [r4, #0]
 800bb58:	6909      	ldr	r1, [r1, #16]
 800bb5a:	eba5 0901 	sub.w	r9, r5, r1
 800bb5e:	6965      	ldr	r5, [r4, #20]
 800bb60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb68:	3301      	adds	r3, #1
 800bb6a:	444b      	add	r3, r9
 800bb6c:	106d      	asrs	r5, r5, #1
 800bb6e:	429d      	cmp	r5, r3
 800bb70:	bf38      	it	cc
 800bb72:	461d      	movcc	r5, r3
 800bb74:	0553      	lsls	r3, r2, #21
 800bb76:	d531      	bpl.n	800bbdc <__ssputs_r+0xa0>
 800bb78:	4629      	mov	r1, r5
 800bb7a:	f7ff ff6b 	bl	800ba54 <_malloc_r>
 800bb7e:	4606      	mov	r6, r0
 800bb80:	b950      	cbnz	r0, 800bb98 <__ssputs_r+0x5c>
 800bb82:	230c      	movs	r3, #12
 800bb84:	f8ca 3000 	str.w	r3, [sl]
 800bb88:	89a3      	ldrh	r3, [r4, #12]
 800bb8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb8e:	81a3      	strh	r3, [r4, #12]
 800bb90:	f04f 30ff 	mov.w	r0, #4294967295
 800bb94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb98:	6921      	ldr	r1, [r4, #16]
 800bb9a:	464a      	mov	r2, r9
 800bb9c:	f7ff fa08 	bl	800afb0 <memcpy>
 800bba0:	89a3      	ldrh	r3, [r4, #12]
 800bba2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bba6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbaa:	81a3      	strh	r3, [r4, #12]
 800bbac:	6126      	str	r6, [r4, #16]
 800bbae:	6165      	str	r5, [r4, #20]
 800bbb0:	444e      	add	r6, r9
 800bbb2:	eba5 0509 	sub.w	r5, r5, r9
 800bbb6:	6026      	str	r6, [r4, #0]
 800bbb8:	60a5      	str	r5, [r4, #8]
 800bbba:	463e      	mov	r6, r7
 800bbbc:	42be      	cmp	r6, r7
 800bbbe:	d900      	bls.n	800bbc2 <__ssputs_r+0x86>
 800bbc0:	463e      	mov	r6, r7
 800bbc2:	6820      	ldr	r0, [r4, #0]
 800bbc4:	4632      	mov	r2, r6
 800bbc6:	4641      	mov	r1, r8
 800bbc8:	f000 fd38 	bl	800c63c <memmove>
 800bbcc:	68a3      	ldr	r3, [r4, #8]
 800bbce:	1b9b      	subs	r3, r3, r6
 800bbd0:	60a3      	str	r3, [r4, #8]
 800bbd2:	6823      	ldr	r3, [r4, #0]
 800bbd4:	4433      	add	r3, r6
 800bbd6:	6023      	str	r3, [r4, #0]
 800bbd8:	2000      	movs	r0, #0
 800bbda:	e7db      	b.n	800bb94 <__ssputs_r+0x58>
 800bbdc:	462a      	mov	r2, r5
 800bbde:	f000 fd53 	bl	800c688 <_realloc_r>
 800bbe2:	4606      	mov	r6, r0
 800bbe4:	2800      	cmp	r0, #0
 800bbe6:	d1e1      	bne.n	800bbac <__ssputs_r+0x70>
 800bbe8:	6921      	ldr	r1, [r4, #16]
 800bbea:	4650      	mov	r0, sl
 800bbec:	f7ff fec6 	bl	800b97c <_free_r>
 800bbf0:	e7c7      	b.n	800bb82 <__ssputs_r+0x46>
	...

0800bbf4 <_svfiprintf_r>:
 800bbf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbf8:	4698      	mov	r8, r3
 800bbfa:	898b      	ldrh	r3, [r1, #12]
 800bbfc:	061b      	lsls	r3, r3, #24
 800bbfe:	b09d      	sub	sp, #116	; 0x74
 800bc00:	4607      	mov	r7, r0
 800bc02:	460d      	mov	r5, r1
 800bc04:	4614      	mov	r4, r2
 800bc06:	d50e      	bpl.n	800bc26 <_svfiprintf_r+0x32>
 800bc08:	690b      	ldr	r3, [r1, #16]
 800bc0a:	b963      	cbnz	r3, 800bc26 <_svfiprintf_r+0x32>
 800bc0c:	2140      	movs	r1, #64	; 0x40
 800bc0e:	f7ff ff21 	bl	800ba54 <_malloc_r>
 800bc12:	6028      	str	r0, [r5, #0]
 800bc14:	6128      	str	r0, [r5, #16]
 800bc16:	b920      	cbnz	r0, 800bc22 <_svfiprintf_r+0x2e>
 800bc18:	230c      	movs	r3, #12
 800bc1a:	603b      	str	r3, [r7, #0]
 800bc1c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc20:	e0d1      	b.n	800bdc6 <_svfiprintf_r+0x1d2>
 800bc22:	2340      	movs	r3, #64	; 0x40
 800bc24:	616b      	str	r3, [r5, #20]
 800bc26:	2300      	movs	r3, #0
 800bc28:	9309      	str	r3, [sp, #36]	; 0x24
 800bc2a:	2320      	movs	r3, #32
 800bc2c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc30:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc34:	2330      	movs	r3, #48	; 0x30
 800bc36:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bde0 <_svfiprintf_r+0x1ec>
 800bc3a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc3e:	f04f 0901 	mov.w	r9, #1
 800bc42:	4623      	mov	r3, r4
 800bc44:	469a      	mov	sl, r3
 800bc46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc4a:	b10a      	cbz	r2, 800bc50 <_svfiprintf_r+0x5c>
 800bc4c:	2a25      	cmp	r2, #37	; 0x25
 800bc4e:	d1f9      	bne.n	800bc44 <_svfiprintf_r+0x50>
 800bc50:	ebba 0b04 	subs.w	fp, sl, r4
 800bc54:	d00b      	beq.n	800bc6e <_svfiprintf_r+0x7a>
 800bc56:	465b      	mov	r3, fp
 800bc58:	4622      	mov	r2, r4
 800bc5a:	4629      	mov	r1, r5
 800bc5c:	4638      	mov	r0, r7
 800bc5e:	f7ff ff6d 	bl	800bb3c <__ssputs_r>
 800bc62:	3001      	adds	r0, #1
 800bc64:	f000 80aa 	beq.w	800bdbc <_svfiprintf_r+0x1c8>
 800bc68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc6a:	445a      	add	r2, fp
 800bc6c:	9209      	str	r2, [sp, #36]	; 0x24
 800bc6e:	f89a 3000 	ldrb.w	r3, [sl]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	f000 80a2 	beq.w	800bdbc <_svfiprintf_r+0x1c8>
 800bc78:	2300      	movs	r3, #0
 800bc7a:	f04f 32ff 	mov.w	r2, #4294967295
 800bc7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc82:	f10a 0a01 	add.w	sl, sl, #1
 800bc86:	9304      	str	r3, [sp, #16]
 800bc88:	9307      	str	r3, [sp, #28]
 800bc8a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc8e:	931a      	str	r3, [sp, #104]	; 0x68
 800bc90:	4654      	mov	r4, sl
 800bc92:	2205      	movs	r2, #5
 800bc94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc98:	4851      	ldr	r0, [pc, #324]	; (800bde0 <_svfiprintf_r+0x1ec>)
 800bc9a:	f7f4 fac9 	bl	8000230 <memchr>
 800bc9e:	9a04      	ldr	r2, [sp, #16]
 800bca0:	b9d8      	cbnz	r0, 800bcda <_svfiprintf_r+0xe6>
 800bca2:	06d0      	lsls	r0, r2, #27
 800bca4:	bf44      	itt	mi
 800bca6:	2320      	movmi	r3, #32
 800bca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bcac:	0711      	lsls	r1, r2, #28
 800bcae:	bf44      	itt	mi
 800bcb0:	232b      	movmi	r3, #43	; 0x2b
 800bcb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bcb6:	f89a 3000 	ldrb.w	r3, [sl]
 800bcba:	2b2a      	cmp	r3, #42	; 0x2a
 800bcbc:	d015      	beq.n	800bcea <_svfiprintf_r+0xf6>
 800bcbe:	9a07      	ldr	r2, [sp, #28]
 800bcc0:	4654      	mov	r4, sl
 800bcc2:	2000      	movs	r0, #0
 800bcc4:	f04f 0c0a 	mov.w	ip, #10
 800bcc8:	4621      	mov	r1, r4
 800bcca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcce:	3b30      	subs	r3, #48	; 0x30
 800bcd0:	2b09      	cmp	r3, #9
 800bcd2:	d94e      	bls.n	800bd72 <_svfiprintf_r+0x17e>
 800bcd4:	b1b0      	cbz	r0, 800bd04 <_svfiprintf_r+0x110>
 800bcd6:	9207      	str	r2, [sp, #28]
 800bcd8:	e014      	b.n	800bd04 <_svfiprintf_r+0x110>
 800bcda:	eba0 0308 	sub.w	r3, r0, r8
 800bcde:	fa09 f303 	lsl.w	r3, r9, r3
 800bce2:	4313      	orrs	r3, r2
 800bce4:	9304      	str	r3, [sp, #16]
 800bce6:	46a2      	mov	sl, r4
 800bce8:	e7d2      	b.n	800bc90 <_svfiprintf_r+0x9c>
 800bcea:	9b03      	ldr	r3, [sp, #12]
 800bcec:	1d19      	adds	r1, r3, #4
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	9103      	str	r1, [sp, #12]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	bfbb      	ittet	lt
 800bcf6:	425b      	neglt	r3, r3
 800bcf8:	f042 0202 	orrlt.w	r2, r2, #2
 800bcfc:	9307      	strge	r3, [sp, #28]
 800bcfe:	9307      	strlt	r3, [sp, #28]
 800bd00:	bfb8      	it	lt
 800bd02:	9204      	strlt	r2, [sp, #16]
 800bd04:	7823      	ldrb	r3, [r4, #0]
 800bd06:	2b2e      	cmp	r3, #46	; 0x2e
 800bd08:	d10c      	bne.n	800bd24 <_svfiprintf_r+0x130>
 800bd0a:	7863      	ldrb	r3, [r4, #1]
 800bd0c:	2b2a      	cmp	r3, #42	; 0x2a
 800bd0e:	d135      	bne.n	800bd7c <_svfiprintf_r+0x188>
 800bd10:	9b03      	ldr	r3, [sp, #12]
 800bd12:	1d1a      	adds	r2, r3, #4
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	9203      	str	r2, [sp, #12]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	bfb8      	it	lt
 800bd1c:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd20:	3402      	adds	r4, #2
 800bd22:	9305      	str	r3, [sp, #20]
 800bd24:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bdf0 <_svfiprintf_r+0x1fc>
 800bd28:	7821      	ldrb	r1, [r4, #0]
 800bd2a:	2203      	movs	r2, #3
 800bd2c:	4650      	mov	r0, sl
 800bd2e:	f7f4 fa7f 	bl	8000230 <memchr>
 800bd32:	b140      	cbz	r0, 800bd46 <_svfiprintf_r+0x152>
 800bd34:	2340      	movs	r3, #64	; 0x40
 800bd36:	eba0 000a 	sub.w	r0, r0, sl
 800bd3a:	fa03 f000 	lsl.w	r0, r3, r0
 800bd3e:	9b04      	ldr	r3, [sp, #16]
 800bd40:	4303      	orrs	r3, r0
 800bd42:	3401      	adds	r4, #1
 800bd44:	9304      	str	r3, [sp, #16]
 800bd46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd4a:	4826      	ldr	r0, [pc, #152]	; (800bde4 <_svfiprintf_r+0x1f0>)
 800bd4c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd50:	2206      	movs	r2, #6
 800bd52:	f7f4 fa6d 	bl	8000230 <memchr>
 800bd56:	2800      	cmp	r0, #0
 800bd58:	d038      	beq.n	800bdcc <_svfiprintf_r+0x1d8>
 800bd5a:	4b23      	ldr	r3, [pc, #140]	; (800bde8 <_svfiprintf_r+0x1f4>)
 800bd5c:	bb1b      	cbnz	r3, 800bda6 <_svfiprintf_r+0x1b2>
 800bd5e:	9b03      	ldr	r3, [sp, #12]
 800bd60:	3307      	adds	r3, #7
 800bd62:	f023 0307 	bic.w	r3, r3, #7
 800bd66:	3308      	adds	r3, #8
 800bd68:	9303      	str	r3, [sp, #12]
 800bd6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd6c:	4433      	add	r3, r6
 800bd6e:	9309      	str	r3, [sp, #36]	; 0x24
 800bd70:	e767      	b.n	800bc42 <_svfiprintf_r+0x4e>
 800bd72:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd76:	460c      	mov	r4, r1
 800bd78:	2001      	movs	r0, #1
 800bd7a:	e7a5      	b.n	800bcc8 <_svfiprintf_r+0xd4>
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	3401      	adds	r4, #1
 800bd80:	9305      	str	r3, [sp, #20]
 800bd82:	4619      	mov	r1, r3
 800bd84:	f04f 0c0a 	mov.w	ip, #10
 800bd88:	4620      	mov	r0, r4
 800bd8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd8e:	3a30      	subs	r2, #48	; 0x30
 800bd90:	2a09      	cmp	r2, #9
 800bd92:	d903      	bls.n	800bd9c <_svfiprintf_r+0x1a8>
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d0c5      	beq.n	800bd24 <_svfiprintf_r+0x130>
 800bd98:	9105      	str	r1, [sp, #20]
 800bd9a:	e7c3      	b.n	800bd24 <_svfiprintf_r+0x130>
 800bd9c:	fb0c 2101 	mla	r1, ip, r1, r2
 800bda0:	4604      	mov	r4, r0
 800bda2:	2301      	movs	r3, #1
 800bda4:	e7f0      	b.n	800bd88 <_svfiprintf_r+0x194>
 800bda6:	ab03      	add	r3, sp, #12
 800bda8:	9300      	str	r3, [sp, #0]
 800bdaa:	462a      	mov	r2, r5
 800bdac:	4b0f      	ldr	r3, [pc, #60]	; (800bdec <_svfiprintf_r+0x1f8>)
 800bdae:	a904      	add	r1, sp, #16
 800bdb0:	4638      	mov	r0, r7
 800bdb2:	f7fc f939 	bl	8008028 <_printf_float>
 800bdb6:	1c42      	adds	r2, r0, #1
 800bdb8:	4606      	mov	r6, r0
 800bdba:	d1d6      	bne.n	800bd6a <_svfiprintf_r+0x176>
 800bdbc:	89ab      	ldrh	r3, [r5, #12]
 800bdbe:	065b      	lsls	r3, r3, #25
 800bdc0:	f53f af2c 	bmi.w	800bc1c <_svfiprintf_r+0x28>
 800bdc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bdc6:	b01d      	add	sp, #116	; 0x74
 800bdc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdcc:	ab03      	add	r3, sp, #12
 800bdce:	9300      	str	r3, [sp, #0]
 800bdd0:	462a      	mov	r2, r5
 800bdd2:	4b06      	ldr	r3, [pc, #24]	; (800bdec <_svfiprintf_r+0x1f8>)
 800bdd4:	a904      	add	r1, sp, #16
 800bdd6:	4638      	mov	r0, r7
 800bdd8:	f7fc fbca 	bl	8008570 <_printf_i>
 800bddc:	e7eb      	b.n	800bdb6 <_svfiprintf_r+0x1c2>
 800bdde:	bf00      	nop
 800bde0:	0800e1ac 	.word	0x0800e1ac
 800bde4:	0800e1b6 	.word	0x0800e1b6
 800bde8:	08008029 	.word	0x08008029
 800bdec:	0800bb3d 	.word	0x0800bb3d
 800bdf0:	0800e1b2 	.word	0x0800e1b2

0800bdf4 <__sfputc_r>:
 800bdf4:	6893      	ldr	r3, [r2, #8]
 800bdf6:	3b01      	subs	r3, #1
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	b410      	push	{r4}
 800bdfc:	6093      	str	r3, [r2, #8]
 800bdfe:	da08      	bge.n	800be12 <__sfputc_r+0x1e>
 800be00:	6994      	ldr	r4, [r2, #24]
 800be02:	42a3      	cmp	r3, r4
 800be04:	db01      	blt.n	800be0a <__sfputc_r+0x16>
 800be06:	290a      	cmp	r1, #10
 800be08:	d103      	bne.n	800be12 <__sfputc_r+0x1e>
 800be0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be0e:	f000 b9bb 	b.w	800c188 <__swbuf_r>
 800be12:	6813      	ldr	r3, [r2, #0]
 800be14:	1c58      	adds	r0, r3, #1
 800be16:	6010      	str	r0, [r2, #0]
 800be18:	7019      	strb	r1, [r3, #0]
 800be1a:	4608      	mov	r0, r1
 800be1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be20:	4770      	bx	lr

0800be22 <__sfputs_r>:
 800be22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be24:	4606      	mov	r6, r0
 800be26:	460f      	mov	r7, r1
 800be28:	4614      	mov	r4, r2
 800be2a:	18d5      	adds	r5, r2, r3
 800be2c:	42ac      	cmp	r4, r5
 800be2e:	d101      	bne.n	800be34 <__sfputs_r+0x12>
 800be30:	2000      	movs	r0, #0
 800be32:	e007      	b.n	800be44 <__sfputs_r+0x22>
 800be34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be38:	463a      	mov	r2, r7
 800be3a:	4630      	mov	r0, r6
 800be3c:	f7ff ffda 	bl	800bdf4 <__sfputc_r>
 800be40:	1c43      	adds	r3, r0, #1
 800be42:	d1f3      	bne.n	800be2c <__sfputs_r+0xa>
 800be44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be48 <_vfiprintf_r>:
 800be48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be4c:	460d      	mov	r5, r1
 800be4e:	b09d      	sub	sp, #116	; 0x74
 800be50:	4614      	mov	r4, r2
 800be52:	4698      	mov	r8, r3
 800be54:	4606      	mov	r6, r0
 800be56:	b118      	cbz	r0, 800be60 <_vfiprintf_r+0x18>
 800be58:	6983      	ldr	r3, [r0, #24]
 800be5a:	b90b      	cbnz	r3, 800be60 <_vfiprintf_r+0x18>
 800be5c:	f7fe fc7a 	bl	800a754 <__sinit>
 800be60:	4b89      	ldr	r3, [pc, #548]	; (800c088 <_vfiprintf_r+0x240>)
 800be62:	429d      	cmp	r5, r3
 800be64:	d11b      	bne.n	800be9e <_vfiprintf_r+0x56>
 800be66:	6875      	ldr	r5, [r6, #4]
 800be68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be6a:	07d9      	lsls	r1, r3, #31
 800be6c:	d405      	bmi.n	800be7a <_vfiprintf_r+0x32>
 800be6e:	89ab      	ldrh	r3, [r5, #12]
 800be70:	059a      	lsls	r2, r3, #22
 800be72:	d402      	bmi.n	800be7a <_vfiprintf_r+0x32>
 800be74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be76:	f7ff f87e 	bl	800af76 <__retarget_lock_acquire_recursive>
 800be7a:	89ab      	ldrh	r3, [r5, #12]
 800be7c:	071b      	lsls	r3, r3, #28
 800be7e:	d501      	bpl.n	800be84 <_vfiprintf_r+0x3c>
 800be80:	692b      	ldr	r3, [r5, #16]
 800be82:	b9eb      	cbnz	r3, 800bec0 <_vfiprintf_r+0x78>
 800be84:	4629      	mov	r1, r5
 800be86:	4630      	mov	r0, r6
 800be88:	f000 f9f0 	bl	800c26c <__swsetup_r>
 800be8c:	b1c0      	cbz	r0, 800bec0 <_vfiprintf_r+0x78>
 800be8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be90:	07dc      	lsls	r4, r3, #31
 800be92:	d50e      	bpl.n	800beb2 <_vfiprintf_r+0x6a>
 800be94:	f04f 30ff 	mov.w	r0, #4294967295
 800be98:	b01d      	add	sp, #116	; 0x74
 800be9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be9e:	4b7b      	ldr	r3, [pc, #492]	; (800c08c <_vfiprintf_r+0x244>)
 800bea0:	429d      	cmp	r5, r3
 800bea2:	d101      	bne.n	800bea8 <_vfiprintf_r+0x60>
 800bea4:	68b5      	ldr	r5, [r6, #8]
 800bea6:	e7df      	b.n	800be68 <_vfiprintf_r+0x20>
 800bea8:	4b79      	ldr	r3, [pc, #484]	; (800c090 <_vfiprintf_r+0x248>)
 800beaa:	429d      	cmp	r5, r3
 800beac:	bf08      	it	eq
 800beae:	68f5      	ldreq	r5, [r6, #12]
 800beb0:	e7da      	b.n	800be68 <_vfiprintf_r+0x20>
 800beb2:	89ab      	ldrh	r3, [r5, #12]
 800beb4:	0598      	lsls	r0, r3, #22
 800beb6:	d4ed      	bmi.n	800be94 <_vfiprintf_r+0x4c>
 800beb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800beba:	f7ff f85d 	bl	800af78 <__retarget_lock_release_recursive>
 800bebe:	e7e9      	b.n	800be94 <_vfiprintf_r+0x4c>
 800bec0:	2300      	movs	r3, #0
 800bec2:	9309      	str	r3, [sp, #36]	; 0x24
 800bec4:	2320      	movs	r3, #32
 800bec6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800beca:	f8cd 800c 	str.w	r8, [sp, #12]
 800bece:	2330      	movs	r3, #48	; 0x30
 800bed0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c094 <_vfiprintf_r+0x24c>
 800bed4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bed8:	f04f 0901 	mov.w	r9, #1
 800bedc:	4623      	mov	r3, r4
 800bede:	469a      	mov	sl, r3
 800bee0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bee4:	b10a      	cbz	r2, 800beea <_vfiprintf_r+0xa2>
 800bee6:	2a25      	cmp	r2, #37	; 0x25
 800bee8:	d1f9      	bne.n	800bede <_vfiprintf_r+0x96>
 800beea:	ebba 0b04 	subs.w	fp, sl, r4
 800beee:	d00b      	beq.n	800bf08 <_vfiprintf_r+0xc0>
 800bef0:	465b      	mov	r3, fp
 800bef2:	4622      	mov	r2, r4
 800bef4:	4629      	mov	r1, r5
 800bef6:	4630      	mov	r0, r6
 800bef8:	f7ff ff93 	bl	800be22 <__sfputs_r>
 800befc:	3001      	adds	r0, #1
 800befe:	f000 80aa 	beq.w	800c056 <_vfiprintf_r+0x20e>
 800bf02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf04:	445a      	add	r2, fp
 800bf06:	9209      	str	r2, [sp, #36]	; 0x24
 800bf08:	f89a 3000 	ldrb.w	r3, [sl]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	f000 80a2 	beq.w	800c056 <_vfiprintf_r+0x20e>
 800bf12:	2300      	movs	r3, #0
 800bf14:	f04f 32ff 	mov.w	r2, #4294967295
 800bf18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf1c:	f10a 0a01 	add.w	sl, sl, #1
 800bf20:	9304      	str	r3, [sp, #16]
 800bf22:	9307      	str	r3, [sp, #28]
 800bf24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf28:	931a      	str	r3, [sp, #104]	; 0x68
 800bf2a:	4654      	mov	r4, sl
 800bf2c:	2205      	movs	r2, #5
 800bf2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf32:	4858      	ldr	r0, [pc, #352]	; (800c094 <_vfiprintf_r+0x24c>)
 800bf34:	f7f4 f97c 	bl	8000230 <memchr>
 800bf38:	9a04      	ldr	r2, [sp, #16]
 800bf3a:	b9d8      	cbnz	r0, 800bf74 <_vfiprintf_r+0x12c>
 800bf3c:	06d1      	lsls	r1, r2, #27
 800bf3e:	bf44      	itt	mi
 800bf40:	2320      	movmi	r3, #32
 800bf42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf46:	0713      	lsls	r3, r2, #28
 800bf48:	bf44      	itt	mi
 800bf4a:	232b      	movmi	r3, #43	; 0x2b
 800bf4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf50:	f89a 3000 	ldrb.w	r3, [sl]
 800bf54:	2b2a      	cmp	r3, #42	; 0x2a
 800bf56:	d015      	beq.n	800bf84 <_vfiprintf_r+0x13c>
 800bf58:	9a07      	ldr	r2, [sp, #28]
 800bf5a:	4654      	mov	r4, sl
 800bf5c:	2000      	movs	r0, #0
 800bf5e:	f04f 0c0a 	mov.w	ip, #10
 800bf62:	4621      	mov	r1, r4
 800bf64:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf68:	3b30      	subs	r3, #48	; 0x30
 800bf6a:	2b09      	cmp	r3, #9
 800bf6c:	d94e      	bls.n	800c00c <_vfiprintf_r+0x1c4>
 800bf6e:	b1b0      	cbz	r0, 800bf9e <_vfiprintf_r+0x156>
 800bf70:	9207      	str	r2, [sp, #28]
 800bf72:	e014      	b.n	800bf9e <_vfiprintf_r+0x156>
 800bf74:	eba0 0308 	sub.w	r3, r0, r8
 800bf78:	fa09 f303 	lsl.w	r3, r9, r3
 800bf7c:	4313      	orrs	r3, r2
 800bf7e:	9304      	str	r3, [sp, #16]
 800bf80:	46a2      	mov	sl, r4
 800bf82:	e7d2      	b.n	800bf2a <_vfiprintf_r+0xe2>
 800bf84:	9b03      	ldr	r3, [sp, #12]
 800bf86:	1d19      	adds	r1, r3, #4
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	9103      	str	r1, [sp, #12]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	bfbb      	ittet	lt
 800bf90:	425b      	neglt	r3, r3
 800bf92:	f042 0202 	orrlt.w	r2, r2, #2
 800bf96:	9307      	strge	r3, [sp, #28]
 800bf98:	9307      	strlt	r3, [sp, #28]
 800bf9a:	bfb8      	it	lt
 800bf9c:	9204      	strlt	r2, [sp, #16]
 800bf9e:	7823      	ldrb	r3, [r4, #0]
 800bfa0:	2b2e      	cmp	r3, #46	; 0x2e
 800bfa2:	d10c      	bne.n	800bfbe <_vfiprintf_r+0x176>
 800bfa4:	7863      	ldrb	r3, [r4, #1]
 800bfa6:	2b2a      	cmp	r3, #42	; 0x2a
 800bfa8:	d135      	bne.n	800c016 <_vfiprintf_r+0x1ce>
 800bfaa:	9b03      	ldr	r3, [sp, #12]
 800bfac:	1d1a      	adds	r2, r3, #4
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	9203      	str	r2, [sp, #12]
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	bfb8      	it	lt
 800bfb6:	f04f 33ff 	movlt.w	r3, #4294967295
 800bfba:	3402      	adds	r4, #2
 800bfbc:	9305      	str	r3, [sp, #20]
 800bfbe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c0a4 <_vfiprintf_r+0x25c>
 800bfc2:	7821      	ldrb	r1, [r4, #0]
 800bfc4:	2203      	movs	r2, #3
 800bfc6:	4650      	mov	r0, sl
 800bfc8:	f7f4 f932 	bl	8000230 <memchr>
 800bfcc:	b140      	cbz	r0, 800bfe0 <_vfiprintf_r+0x198>
 800bfce:	2340      	movs	r3, #64	; 0x40
 800bfd0:	eba0 000a 	sub.w	r0, r0, sl
 800bfd4:	fa03 f000 	lsl.w	r0, r3, r0
 800bfd8:	9b04      	ldr	r3, [sp, #16]
 800bfda:	4303      	orrs	r3, r0
 800bfdc:	3401      	adds	r4, #1
 800bfde:	9304      	str	r3, [sp, #16]
 800bfe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfe4:	482c      	ldr	r0, [pc, #176]	; (800c098 <_vfiprintf_r+0x250>)
 800bfe6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bfea:	2206      	movs	r2, #6
 800bfec:	f7f4 f920 	bl	8000230 <memchr>
 800bff0:	2800      	cmp	r0, #0
 800bff2:	d03f      	beq.n	800c074 <_vfiprintf_r+0x22c>
 800bff4:	4b29      	ldr	r3, [pc, #164]	; (800c09c <_vfiprintf_r+0x254>)
 800bff6:	bb1b      	cbnz	r3, 800c040 <_vfiprintf_r+0x1f8>
 800bff8:	9b03      	ldr	r3, [sp, #12]
 800bffa:	3307      	adds	r3, #7
 800bffc:	f023 0307 	bic.w	r3, r3, #7
 800c000:	3308      	adds	r3, #8
 800c002:	9303      	str	r3, [sp, #12]
 800c004:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c006:	443b      	add	r3, r7
 800c008:	9309      	str	r3, [sp, #36]	; 0x24
 800c00a:	e767      	b.n	800bedc <_vfiprintf_r+0x94>
 800c00c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c010:	460c      	mov	r4, r1
 800c012:	2001      	movs	r0, #1
 800c014:	e7a5      	b.n	800bf62 <_vfiprintf_r+0x11a>
 800c016:	2300      	movs	r3, #0
 800c018:	3401      	adds	r4, #1
 800c01a:	9305      	str	r3, [sp, #20]
 800c01c:	4619      	mov	r1, r3
 800c01e:	f04f 0c0a 	mov.w	ip, #10
 800c022:	4620      	mov	r0, r4
 800c024:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c028:	3a30      	subs	r2, #48	; 0x30
 800c02a:	2a09      	cmp	r2, #9
 800c02c:	d903      	bls.n	800c036 <_vfiprintf_r+0x1ee>
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d0c5      	beq.n	800bfbe <_vfiprintf_r+0x176>
 800c032:	9105      	str	r1, [sp, #20]
 800c034:	e7c3      	b.n	800bfbe <_vfiprintf_r+0x176>
 800c036:	fb0c 2101 	mla	r1, ip, r1, r2
 800c03a:	4604      	mov	r4, r0
 800c03c:	2301      	movs	r3, #1
 800c03e:	e7f0      	b.n	800c022 <_vfiprintf_r+0x1da>
 800c040:	ab03      	add	r3, sp, #12
 800c042:	9300      	str	r3, [sp, #0]
 800c044:	462a      	mov	r2, r5
 800c046:	4b16      	ldr	r3, [pc, #88]	; (800c0a0 <_vfiprintf_r+0x258>)
 800c048:	a904      	add	r1, sp, #16
 800c04a:	4630      	mov	r0, r6
 800c04c:	f7fb ffec 	bl	8008028 <_printf_float>
 800c050:	4607      	mov	r7, r0
 800c052:	1c78      	adds	r0, r7, #1
 800c054:	d1d6      	bne.n	800c004 <_vfiprintf_r+0x1bc>
 800c056:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c058:	07d9      	lsls	r1, r3, #31
 800c05a:	d405      	bmi.n	800c068 <_vfiprintf_r+0x220>
 800c05c:	89ab      	ldrh	r3, [r5, #12]
 800c05e:	059a      	lsls	r2, r3, #22
 800c060:	d402      	bmi.n	800c068 <_vfiprintf_r+0x220>
 800c062:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c064:	f7fe ff88 	bl	800af78 <__retarget_lock_release_recursive>
 800c068:	89ab      	ldrh	r3, [r5, #12]
 800c06a:	065b      	lsls	r3, r3, #25
 800c06c:	f53f af12 	bmi.w	800be94 <_vfiprintf_r+0x4c>
 800c070:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c072:	e711      	b.n	800be98 <_vfiprintf_r+0x50>
 800c074:	ab03      	add	r3, sp, #12
 800c076:	9300      	str	r3, [sp, #0]
 800c078:	462a      	mov	r2, r5
 800c07a:	4b09      	ldr	r3, [pc, #36]	; (800c0a0 <_vfiprintf_r+0x258>)
 800c07c:	a904      	add	r1, sp, #16
 800c07e:	4630      	mov	r0, r6
 800c080:	f7fc fa76 	bl	8008570 <_printf_i>
 800c084:	e7e4      	b.n	800c050 <_vfiprintf_r+0x208>
 800c086:	bf00      	nop
 800c088:	0800df94 	.word	0x0800df94
 800c08c:	0800dfb4 	.word	0x0800dfb4
 800c090:	0800df74 	.word	0x0800df74
 800c094:	0800e1ac 	.word	0x0800e1ac
 800c098:	0800e1b6 	.word	0x0800e1b6
 800c09c:	08008029 	.word	0x08008029
 800c0a0:	0800be23 	.word	0x0800be23
 800c0a4:	0800e1b2 	.word	0x0800e1b2

0800c0a8 <nan>:
 800c0a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c0b0 <nan+0x8>
 800c0ac:	4770      	bx	lr
 800c0ae:	bf00      	nop
 800c0b0:	00000000 	.word	0x00000000
 800c0b4:	7ff80000 	.word	0x7ff80000

0800c0b8 <_sbrk_r>:
 800c0b8:	b538      	push	{r3, r4, r5, lr}
 800c0ba:	4d06      	ldr	r5, [pc, #24]	; (800c0d4 <_sbrk_r+0x1c>)
 800c0bc:	2300      	movs	r3, #0
 800c0be:	4604      	mov	r4, r0
 800c0c0:	4608      	mov	r0, r1
 800c0c2:	602b      	str	r3, [r5, #0]
 800c0c4:	f7f5 ff36 	bl	8001f34 <_sbrk>
 800c0c8:	1c43      	adds	r3, r0, #1
 800c0ca:	d102      	bne.n	800c0d2 <_sbrk_r+0x1a>
 800c0cc:	682b      	ldr	r3, [r5, #0]
 800c0ce:	b103      	cbz	r3, 800c0d2 <_sbrk_r+0x1a>
 800c0d0:	6023      	str	r3, [r4, #0]
 800c0d2:	bd38      	pop	{r3, r4, r5, pc}
 800c0d4:	20000888 	.word	0x20000888

0800c0d8 <__sread>:
 800c0d8:	b510      	push	{r4, lr}
 800c0da:	460c      	mov	r4, r1
 800c0dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0e0:	f000 fb02 	bl	800c6e8 <_read_r>
 800c0e4:	2800      	cmp	r0, #0
 800c0e6:	bfab      	itete	ge
 800c0e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c0ea:	89a3      	ldrhlt	r3, [r4, #12]
 800c0ec:	181b      	addge	r3, r3, r0
 800c0ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c0f2:	bfac      	ite	ge
 800c0f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800c0f6:	81a3      	strhlt	r3, [r4, #12]
 800c0f8:	bd10      	pop	{r4, pc}

0800c0fa <__swrite>:
 800c0fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0fe:	461f      	mov	r7, r3
 800c100:	898b      	ldrh	r3, [r1, #12]
 800c102:	05db      	lsls	r3, r3, #23
 800c104:	4605      	mov	r5, r0
 800c106:	460c      	mov	r4, r1
 800c108:	4616      	mov	r6, r2
 800c10a:	d505      	bpl.n	800c118 <__swrite+0x1e>
 800c10c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c110:	2302      	movs	r3, #2
 800c112:	2200      	movs	r2, #0
 800c114:	f000 fa1a 	bl	800c54c <_lseek_r>
 800c118:	89a3      	ldrh	r3, [r4, #12]
 800c11a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c11e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c122:	81a3      	strh	r3, [r4, #12]
 800c124:	4632      	mov	r2, r6
 800c126:	463b      	mov	r3, r7
 800c128:	4628      	mov	r0, r5
 800c12a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c12e:	f000 b88b 	b.w	800c248 <_write_r>

0800c132 <__sseek>:
 800c132:	b510      	push	{r4, lr}
 800c134:	460c      	mov	r4, r1
 800c136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c13a:	f000 fa07 	bl	800c54c <_lseek_r>
 800c13e:	1c43      	adds	r3, r0, #1
 800c140:	89a3      	ldrh	r3, [r4, #12]
 800c142:	bf15      	itete	ne
 800c144:	6560      	strne	r0, [r4, #84]	; 0x54
 800c146:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c14a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c14e:	81a3      	strheq	r3, [r4, #12]
 800c150:	bf18      	it	ne
 800c152:	81a3      	strhne	r3, [r4, #12]
 800c154:	bd10      	pop	{r4, pc}

0800c156 <__sclose>:
 800c156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c15a:	f000 b913 	b.w	800c384 <_close_r>

0800c15e <strncmp>:
 800c15e:	b510      	push	{r4, lr}
 800c160:	b17a      	cbz	r2, 800c182 <strncmp+0x24>
 800c162:	4603      	mov	r3, r0
 800c164:	3901      	subs	r1, #1
 800c166:	1884      	adds	r4, r0, r2
 800c168:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c16c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c170:	4290      	cmp	r0, r2
 800c172:	d101      	bne.n	800c178 <strncmp+0x1a>
 800c174:	42a3      	cmp	r3, r4
 800c176:	d101      	bne.n	800c17c <strncmp+0x1e>
 800c178:	1a80      	subs	r0, r0, r2
 800c17a:	bd10      	pop	{r4, pc}
 800c17c:	2800      	cmp	r0, #0
 800c17e:	d1f3      	bne.n	800c168 <strncmp+0xa>
 800c180:	e7fa      	b.n	800c178 <strncmp+0x1a>
 800c182:	4610      	mov	r0, r2
 800c184:	e7f9      	b.n	800c17a <strncmp+0x1c>
	...

0800c188 <__swbuf_r>:
 800c188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c18a:	460e      	mov	r6, r1
 800c18c:	4614      	mov	r4, r2
 800c18e:	4605      	mov	r5, r0
 800c190:	b118      	cbz	r0, 800c19a <__swbuf_r+0x12>
 800c192:	6983      	ldr	r3, [r0, #24]
 800c194:	b90b      	cbnz	r3, 800c19a <__swbuf_r+0x12>
 800c196:	f7fe fadd 	bl	800a754 <__sinit>
 800c19a:	4b21      	ldr	r3, [pc, #132]	; (800c220 <__swbuf_r+0x98>)
 800c19c:	429c      	cmp	r4, r3
 800c19e:	d12b      	bne.n	800c1f8 <__swbuf_r+0x70>
 800c1a0:	686c      	ldr	r4, [r5, #4]
 800c1a2:	69a3      	ldr	r3, [r4, #24]
 800c1a4:	60a3      	str	r3, [r4, #8]
 800c1a6:	89a3      	ldrh	r3, [r4, #12]
 800c1a8:	071a      	lsls	r2, r3, #28
 800c1aa:	d52f      	bpl.n	800c20c <__swbuf_r+0x84>
 800c1ac:	6923      	ldr	r3, [r4, #16]
 800c1ae:	b36b      	cbz	r3, 800c20c <__swbuf_r+0x84>
 800c1b0:	6923      	ldr	r3, [r4, #16]
 800c1b2:	6820      	ldr	r0, [r4, #0]
 800c1b4:	1ac0      	subs	r0, r0, r3
 800c1b6:	6963      	ldr	r3, [r4, #20]
 800c1b8:	b2f6      	uxtb	r6, r6
 800c1ba:	4283      	cmp	r3, r0
 800c1bc:	4637      	mov	r7, r6
 800c1be:	dc04      	bgt.n	800c1ca <__swbuf_r+0x42>
 800c1c0:	4621      	mov	r1, r4
 800c1c2:	4628      	mov	r0, r5
 800c1c4:	f000 f974 	bl	800c4b0 <_fflush_r>
 800c1c8:	bb30      	cbnz	r0, 800c218 <__swbuf_r+0x90>
 800c1ca:	68a3      	ldr	r3, [r4, #8]
 800c1cc:	3b01      	subs	r3, #1
 800c1ce:	60a3      	str	r3, [r4, #8]
 800c1d0:	6823      	ldr	r3, [r4, #0]
 800c1d2:	1c5a      	adds	r2, r3, #1
 800c1d4:	6022      	str	r2, [r4, #0]
 800c1d6:	701e      	strb	r6, [r3, #0]
 800c1d8:	6963      	ldr	r3, [r4, #20]
 800c1da:	3001      	adds	r0, #1
 800c1dc:	4283      	cmp	r3, r0
 800c1de:	d004      	beq.n	800c1ea <__swbuf_r+0x62>
 800c1e0:	89a3      	ldrh	r3, [r4, #12]
 800c1e2:	07db      	lsls	r3, r3, #31
 800c1e4:	d506      	bpl.n	800c1f4 <__swbuf_r+0x6c>
 800c1e6:	2e0a      	cmp	r6, #10
 800c1e8:	d104      	bne.n	800c1f4 <__swbuf_r+0x6c>
 800c1ea:	4621      	mov	r1, r4
 800c1ec:	4628      	mov	r0, r5
 800c1ee:	f000 f95f 	bl	800c4b0 <_fflush_r>
 800c1f2:	b988      	cbnz	r0, 800c218 <__swbuf_r+0x90>
 800c1f4:	4638      	mov	r0, r7
 800c1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c1f8:	4b0a      	ldr	r3, [pc, #40]	; (800c224 <__swbuf_r+0x9c>)
 800c1fa:	429c      	cmp	r4, r3
 800c1fc:	d101      	bne.n	800c202 <__swbuf_r+0x7a>
 800c1fe:	68ac      	ldr	r4, [r5, #8]
 800c200:	e7cf      	b.n	800c1a2 <__swbuf_r+0x1a>
 800c202:	4b09      	ldr	r3, [pc, #36]	; (800c228 <__swbuf_r+0xa0>)
 800c204:	429c      	cmp	r4, r3
 800c206:	bf08      	it	eq
 800c208:	68ec      	ldreq	r4, [r5, #12]
 800c20a:	e7ca      	b.n	800c1a2 <__swbuf_r+0x1a>
 800c20c:	4621      	mov	r1, r4
 800c20e:	4628      	mov	r0, r5
 800c210:	f000 f82c 	bl	800c26c <__swsetup_r>
 800c214:	2800      	cmp	r0, #0
 800c216:	d0cb      	beq.n	800c1b0 <__swbuf_r+0x28>
 800c218:	f04f 37ff 	mov.w	r7, #4294967295
 800c21c:	e7ea      	b.n	800c1f4 <__swbuf_r+0x6c>
 800c21e:	bf00      	nop
 800c220:	0800df94 	.word	0x0800df94
 800c224:	0800dfb4 	.word	0x0800dfb4
 800c228:	0800df74 	.word	0x0800df74

0800c22c <__ascii_wctomb>:
 800c22c:	b149      	cbz	r1, 800c242 <__ascii_wctomb+0x16>
 800c22e:	2aff      	cmp	r2, #255	; 0xff
 800c230:	bf85      	ittet	hi
 800c232:	238a      	movhi	r3, #138	; 0x8a
 800c234:	6003      	strhi	r3, [r0, #0]
 800c236:	700a      	strbls	r2, [r1, #0]
 800c238:	f04f 30ff 	movhi.w	r0, #4294967295
 800c23c:	bf98      	it	ls
 800c23e:	2001      	movls	r0, #1
 800c240:	4770      	bx	lr
 800c242:	4608      	mov	r0, r1
 800c244:	4770      	bx	lr
	...

0800c248 <_write_r>:
 800c248:	b538      	push	{r3, r4, r5, lr}
 800c24a:	4d07      	ldr	r5, [pc, #28]	; (800c268 <_write_r+0x20>)
 800c24c:	4604      	mov	r4, r0
 800c24e:	4608      	mov	r0, r1
 800c250:	4611      	mov	r1, r2
 800c252:	2200      	movs	r2, #0
 800c254:	602a      	str	r2, [r5, #0]
 800c256:	461a      	mov	r2, r3
 800c258:	f7f5 f99a 	bl	8001590 <_write>
 800c25c:	1c43      	adds	r3, r0, #1
 800c25e:	d102      	bne.n	800c266 <_write_r+0x1e>
 800c260:	682b      	ldr	r3, [r5, #0]
 800c262:	b103      	cbz	r3, 800c266 <_write_r+0x1e>
 800c264:	6023      	str	r3, [r4, #0]
 800c266:	bd38      	pop	{r3, r4, r5, pc}
 800c268:	20000888 	.word	0x20000888

0800c26c <__swsetup_r>:
 800c26c:	4b32      	ldr	r3, [pc, #200]	; (800c338 <__swsetup_r+0xcc>)
 800c26e:	b570      	push	{r4, r5, r6, lr}
 800c270:	681d      	ldr	r5, [r3, #0]
 800c272:	4606      	mov	r6, r0
 800c274:	460c      	mov	r4, r1
 800c276:	b125      	cbz	r5, 800c282 <__swsetup_r+0x16>
 800c278:	69ab      	ldr	r3, [r5, #24]
 800c27a:	b913      	cbnz	r3, 800c282 <__swsetup_r+0x16>
 800c27c:	4628      	mov	r0, r5
 800c27e:	f7fe fa69 	bl	800a754 <__sinit>
 800c282:	4b2e      	ldr	r3, [pc, #184]	; (800c33c <__swsetup_r+0xd0>)
 800c284:	429c      	cmp	r4, r3
 800c286:	d10f      	bne.n	800c2a8 <__swsetup_r+0x3c>
 800c288:	686c      	ldr	r4, [r5, #4]
 800c28a:	89a3      	ldrh	r3, [r4, #12]
 800c28c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c290:	0719      	lsls	r1, r3, #28
 800c292:	d42c      	bmi.n	800c2ee <__swsetup_r+0x82>
 800c294:	06dd      	lsls	r5, r3, #27
 800c296:	d411      	bmi.n	800c2bc <__swsetup_r+0x50>
 800c298:	2309      	movs	r3, #9
 800c29a:	6033      	str	r3, [r6, #0]
 800c29c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c2a0:	81a3      	strh	r3, [r4, #12]
 800c2a2:	f04f 30ff 	mov.w	r0, #4294967295
 800c2a6:	e03e      	b.n	800c326 <__swsetup_r+0xba>
 800c2a8:	4b25      	ldr	r3, [pc, #148]	; (800c340 <__swsetup_r+0xd4>)
 800c2aa:	429c      	cmp	r4, r3
 800c2ac:	d101      	bne.n	800c2b2 <__swsetup_r+0x46>
 800c2ae:	68ac      	ldr	r4, [r5, #8]
 800c2b0:	e7eb      	b.n	800c28a <__swsetup_r+0x1e>
 800c2b2:	4b24      	ldr	r3, [pc, #144]	; (800c344 <__swsetup_r+0xd8>)
 800c2b4:	429c      	cmp	r4, r3
 800c2b6:	bf08      	it	eq
 800c2b8:	68ec      	ldreq	r4, [r5, #12]
 800c2ba:	e7e6      	b.n	800c28a <__swsetup_r+0x1e>
 800c2bc:	0758      	lsls	r0, r3, #29
 800c2be:	d512      	bpl.n	800c2e6 <__swsetup_r+0x7a>
 800c2c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c2c2:	b141      	cbz	r1, 800c2d6 <__swsetup_r+0x6a>
 800c2c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c2c8:	4299      	cmp	r1, r3
 800c2ca:	d002      	beq.n	800c2d2 <__swsetup_r+0x66>
 800c2cc:	4630      	mov	r0, r6
 800c2ce:	f7ff fb55 	bl	800b97c <_free_r>
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	6363      	str	r3, [r4, #52]	; 0x34
 800c2d6:	89a3      	ldrh	r3, [r4, #12]
 800c2d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c2dc:	81a3      	strh	r3, [r4, #12]
 800c2de:	2300      	movs	r3, #0
 800c2e0:	6063      	str	r3, [r4, #4]
 800c2e2:	6923      	ldr	r3, [r4, #16]
 800c2e4:	6023      	str	r3, [r4, #0]
 800c2e6:	89a3      	ldrh	r3, [r4, #12]
 800c2e8:	f043 0308 	orr.w	r3, r3, #8
 800c2ec:	81a3      	strh	r3, [r4, #12]
 800c2ee:	6923      	ldr	r3, [r4, #16]
 800c2f0:	b94b      	cbnz	r3, 800c306 <__swsetup_r+0x9a>
 800c2f2:	89a3      	ldrh	r3, [r4, #12]
 800c2f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c2f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c2fc:	d003      	beq.n	800c306 <__swsetup_r+0x9a>
 800c2fe:	4621      	mov	r1, r4
 800c300:	4630      	mov	r0, r6
 800c302:	f000 f95b 	bl	800c5bc <__smakebuf_r>
 800c306:	89a0      	ldrh	r0, [r4, #12]
 800c308:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c30c:	f010 0301 	ands.w	r3, r0, #1
 800c310:	d00a      	beq.n	800c328 <__swsetup_r+0xbc>
 800c312:	2300      	movs	r3, #0
 800c314:	60a3      	str	r3, [r4, #8]
 800c316:	6963      	ldr	r3, [r4, #20]
 800c318:	425b      	negs	r3, r3
 800c31a:	61a3      	str	r3, [r4, #24]
 800c31c:	6923      	ldr	r3, [r4, #16]
 800c31e:	b943      	cbnz	r3, 800c332 <__swsetup_r+0xc6>
 800c320:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c324:	d1ba      	bne.n	800c29c <__swsetup_r+0x30>
 800c326:	bd70      	pop	{r4, r5, r6, pc}
 800c328:	0781      	lsls	r1, r0, #30
 800c32a:	bf58      	it	pl
 800c32c:	6963      	ldrpl	r3, [r4, #20]
 800c32e:	60a3      	str	r3, [r4, #8]
 800c330:	e7f4      	b.n	800c31c <__swsetup_r+0xb0>
 800c332:	2000      	movs	r0, #0
 800c334:	e7f7      	b.n	800c326 <__swsetup_r+0xba>
 800c336:	bf00      	nop
 800c338:	2000001c 	.word	0x2000001c
 800c33c:	0800df94 	.word	0x0800df94
 800c340:	0800dfb4 	.word	0x0800dfb4
 800c344:	0800df74 	.word	0x0800df74

0800c348 <__assert_func>:
 800c348:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c34a:	4614      	mov	r4, r2
 800c34c:	461a      	mov	r2, r3
 800c34e:	4b09      	ldr	r3, [pc, #36]	; (800c374 <__assert_func+0x2c>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	4605      	mov	r5, r0
 800c354:	68d8      	ldr	r0, [r3, #12]
 800c356:	b14c      	cbz	r4, 800c36c <__assert_func+0x24>
 800c358:	4b07      	ldr	r3, [pc, #28]	; (800c378 <__assert_func+0x30>)
 800c35a:	9100      	str	r1, [sp, #0]
 800c35c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c360:	4906      	ldr	r1, [pc, #24]	; (800c37c <__assert_func+0x34>)
 800c362:	462b      	mov	r3, r5
 800c364:	f000 f8e0 	bl	800c528 <fiprintf>
 800c368:	f000 f9d0 	bl	800c70c <abort>
 800c36c:	4b04      	ldr	r3, [pc, #16]	; (800c380 <__assert_func+0x38>)
 800c36e:	461c      	mov	r4, r3
 800c370:	e7f3      	b.n	800c35a <__assert_func+0x12>
 800c372:	bf00      	nop
 800c374:	2000001c 	.word	0x2000001c
 800c378:	0800e1bd 	.word	0x0800e1bd
 800c37c:	0800e1ca 	.word	0x0800e1ca
 800c380:	0800e1f8 	.word	0x0800e1f8

0800c384 <_close_r>:
 800c384:	b538      	push	{r3, r4, r5, lr}
 800c386:	4d06      	ldr	r5, [pc, #24]	; (800c3a0 <_close_r+0x1c>)
 800c388:	2300      	movs	r3, #0
 800c38a:	4604      	mov	r4, r0
 800c38c:	4608      	mov	r0, r1
 800c38e:	602b      	str	r3, [r5, #0]
 800c390:	f7f5 fd9b 	bl	8001eca <_close>
 800c394:	1c43      	adds	r3, r0, #1
 800c396:	d102      	bne.n	800c39e <_close_r+0x1a>
 800c398:	682b      	ldr	r3, [r5, #0]
 800c39a:	b103      	cbz	r3, 800c39e <_close_r+0x1a>
 800c39c:	6023      	str	r3, [r4, #0]
 800c39e:	bd38      	pop	{r3, r4, r5, pc}
 800c3a0:	20000888 	.word	0x20000888

0800c3a4 <__sflush_r>:
 800c3a4:	898a      	ldrh	r2, [r1, #12]
 800c3a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3aa:	4605      	mov	r5, r0
 800c3ac:	0710      	lsls	r0, r2, #28
 800c3ae:	460c      	mov	r4, r1
 800c3b0:	d458      	bmi.n	800c464 <__sflush_r+0xc0>
 800c3b2:	684b      	ldr	r3, [r1, #4]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	dc05      	bgt.n	800c3c4 <__sflush_r+0x20>
 800c3b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	dc02      	bgt.n	800c3c4 <__sflush_r+0x20>
 800c3be:	2000      	movs	r0, #0
 800c3c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3c6:	2e00      	cmp	r6, #0
 800c3c8:	d0f9      	beq.n	800c3be <__sflush_r+0x1a>
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c3d0:	682f      	ldr	r7, [r5, #0]
 800c3d2:	602b      	str	r3, [r5, #0]
 800c3d4:	d032      	beq.n	800c43c <__sflush_r+0x98>
 800c3d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c3d8:	89a3      	ldrh	r3, [r4, #12]
 800c3da:	075a      	lsls	r2, r3, #29
 800c3dc:	d505      	bpl.n	800c3ea <__sflush_r+0x46>
 800c3de:	6863      	ldr	r3, [r4, #4]
 800c3e0:	1ac0      	subs	r0, r0, r3
 800c3e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c3e4:	b10b      	cbz	r3, 800c3ea <__sflush_r+0x46>
 800c3e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c3e8:	1ac0      	subs	r0, r0, r3
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	4602      	mov	r2, r0
 800c3ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3f0:	6a21      	ldr	r1, [r4, #32]
 800c3f2:	4628      	mov	r0, r5
 800c3f4:	47b0      	blx	r6
 800c3f6:	1c43      	adds	r3, r0, #1
 800c3f8:	89a3      	ldrh	r3, [r4, #12]
 800c3fa:	d106      	bne.n	800c40a <__sflush_r+0x66>
 800c3fc:	6829      	ldr	r1, [r5, #0]
 800c3fe:	291d      	cmp	r1, #29
 800c400:	d82c      	bhi.n	800c45c <__sflush_r+0xb8>
 800c402:	4a2a      	ldr	r2, [pc, #168]	; (800c4ac <__sflush_r+0x108>)
 800c404:	40ca      	lsrs	r2, r1
 800c406:	07d6      	lsls	r6, r2, #31
 800c408:	d528      	bpl.n	800c45c <__sflush_r+0xb8>
 800c40a:	2200      	movs	r2, #0
 800c40c:	6062      	str	r2, [r4, #4]
 800c40e:	04d9      	lsls	r1, r3, #19
 800c410:	6922      	ldr	r2, [r4, #16]
 800c412:	6022      	str	r2, [r4, #0]
 800c414:	d504      	bpl.n	800c420 <__sflush_r+0x7c>
 800c416:	1c42      	adds	r2, r0, #1
 800c418:	d101      	bne.n	800c41e <__sflush_r+0x7a>
 800c41a:	682b      	ldr	r3, [r5, #0]
 800c41c:	b903      	cbnz	r3, 800c420 <__sflush_r+0x7c>
 800c41e:	6560      	str	r0, [r4, #84]	; 0x54
 800c420:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c422:	602f      	str	r7, [r5, #0]
 800c424:	2900      	cmp	r1, #0
 800c426:	d0ca      	beq.n	800c3be <__sflush_r+0x1a>
 800c428:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c42c:	4299      	cmp	r1, r3
 800c42e:	d002      	beq.n	800c436 <__sflush_r+0x92>
 800c430:	4628      	mov	r0, r5
 800c432:	f7ff faa3 	bl	800b97c <_free_r>
 800c436:	2000      	movs	r0, #0
 800c438:	6360      	str	r0, [r4, #52]	; 0x34
 800c43a:	e7c1      	b.n	800c3c0 <__sflush_r+0x1c>
 800c43c:	6a21      	ldr	r1, [r4, #32]
 800c43e:	2301      	movs	r3, #1
 800c440:	4628      	mov	r0, r5
 800c442:	47b0      	blx	r6
 800c444:	1c41      	adds	r1, r0, #1
 800c446:	d1c7      	bne.n	800c3d8 <__sflush_r+0x34>
 800c448:	682b      	ldr	r3, [r5, #0]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d0c4      	beq.n	800c3d8 <__sflush_r+0x34>
 800c44e:	2b1d      	cmp	r3, #29
 800c450:	d001      	beq.n	800c456 <__sflush_r+0xb2>
 800c452:	2b16      	cmp	r3, #22
 800c454:	d101      	bne.n	800c45a <__sflush_r+0xb6>
 800c456:	602f      	str	r7, [r5, #0]
 800c458:	e7b1      	b.n	800c3be <__sflush_r+0x1a>
 800c45a:	89a3      	ldrh	r3, [r4, #12]
 800c45c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c460:	81a3      	strh	r3, [r4, #12]
 800c462:	e7ad      	b.n	800c3c0 <__sflush_r+0x1c>
 800c464:	690f      	ldr	r7, [r1, #16]
 800c466:	2f00      	cmp	r7, #0
 800c468:	d0a9      	beq.n	800c3be <__sflush_r+0x1a>
 800c46a:	0793      	lsls	r3, r2, #30
 800c46c:	680e      	ldr	r6, [r1, #0]
 800c46e:	bf08      	it	eq
 800c470:	694b      	ldreq	r3, [r1, #20]
 800c472:	600f      	str	r7, [r1, #0]
 800c474:	bf18      	it	ne
 800c476:	2300      	movne	r3, #0
 800c478:	eba6 0807 	sub.w	r8, r6, r7
 800c47c:	608b      	str	r3, [r1, #8]
 800c47e:	f1b8 0f00 	cmp.w	r8, #0
 800c482:	dd9c      	ble.n	800c3be <__sflush_r+0x1a>
 800c484:	6a21      	ldr	r1, [r4, #32]
 800c486:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c488:	4643      	mov	r3, r8
 800c48a:	463a      	mov	r2, r7
 800c48c:	4628      	mov	r0, r5
 800c48e:	47b0      	blx	r6
 800c490:	2800      	cmp	r0, #0
 800c492:	dc06      	bgt.n	800c4a2 <__sflush_r+0xfe>
 800c494:	89a3      	ldrh	r3, [r4, #12]
 800c496:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c49a:	81a3      	strh	r3, [r4, #12]
 800c49c:	f04f 30ff 	mov.w	r0, #4294967295
 800c4a0:	e78e      	b.n	800c3c0 <__sflush_r+0x1c>
 800c4a2:	4407      	add	r7, r0
 800c4a4:	eba8 0800 	sub.w	r8, r8, r0
 800c4a8:	e7e9      	b.n	800c47e <__sflush_r+0xda>
 800c4aa:	bf00      	nop
 800c4ac:	20400001 	.word	0x20400001

0800c4b0 <_fflush_r>:
 800c4b0:	b538      	push	{r3, r4, r5, lr}
 800c4b2:	690b      	ldr	r3, [r1, #16]
 800c4b4:	4605      	mov	r5, r0
 800c4b6:	460c      	mov	r4, r1
 800c4b8:	b913      	cbnz	r3, 800c4c0 <_fflush_r+0x10>
 800c4ba:	2500      	movs	r5, #0
 800c4bc:	4628      	mov	r0, r5
 800c4be:	bd38      	pop	{r3, r4, r5, pc}
 800c4c0:	b118      	cbz	r0, 800c4ca <_fflush_r+0x1a>
 800c4c2:	6983      	ldr	r3, [r0, #24]
 800c4c4:	b90b      	cbnz	r3, 800c4ca <_fflush_r+0x1a>
 800c4c6:	f7fe f945 	bl	800a754 <__sinit>
 800c4ca:	4b14      	ldr	r3, [pc, #80]	; (800c51c <_fflush_r+0x6c>)
 800c4cc:	429c      	cmp	r4, r3
 800c4ce:	d11b      	bne.n	800c508 <_fflush_r+0x58>
 800c4d0:	686c      	ldr	r4, [r5, #4]
 800c4d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d0ef      	beq.n	800c4ba <_fflush_r+0xa>
 800c4da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c4dc:	07d0      	lsls	r0, r2, #31
 800c4de:	d404      	bmi.n	800c4ea <_fflush_r+0x3a>
 800c4e0:	0599      	lsls	r1, r3, #22
 800c4e2:	d402      	bmi.n	800c4ea <_fflush_r+0x3a>
 800c4e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4e6:	f7fe fd46 	bl	800af76 <__retarget_lock_acquire_recursive>
 800c4ea:	4628      	mov	r0, r5
 800c4ec:	4621      	mov	r1, r4
 800c4ee:	f7ff ff59 	bl	800c3a4 <__sflush_r>
 800c4f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c4f4:	07da      	lsls	r2, r3, #31
 800c4f6:	4605      	mov	r5, r0
 800c4f8:	d4e0      	bmi.n	800c4bc <_fflush_r+0xc>
 800c4fa:	89a3      	ldrh	r3, [r4, #12]
 800c4fc:	059b      	lsls	r3, r3, #22
 800c4fe:	d4dd      	bmi.n	800c4bc <_fflush_r+0xc>
 800c500:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c502:	f7fe fd39 	bl	800af78 <__retarget_lock_release_recursive>
 800c506:	e7d9      	b.n	800c4bc <_fflush_r+0xc>
 800c508:	4b05      	ldr	r3, [pc, #20]	; (800c520 <_fflush_r+0x70>)
 800c50a:	429c      	cmp	r4, r3
 800c50c:	d101      	bne.n	800c512 <_fflush_r+0x62>
 800c50e:	68ac      	ldr	r4, [r5, #8]
 800c510:	e7df      	b.n	800c4d2 <_fflush_r+0x22>
 800c512:	4b04      	ldr	r3, [pc, #16]	; (800c524 <_fflush_r+0x74>)
 800c514:	429c      	cmp	r4, r3
 800c516:	bf08      	it	eq
 800c518:	68ec      	ldreq	r4, [r5, #12]
 800c51a:	e7da      	b.n	800c4d2 <_fflush_r+0x22>
 800c51c:	0800df94 	.word	0x0800df94
 800c520:	0800dfb4 	.word	0x0800dfb4
 800c524:	0800df74 	.word	0x0800df74

0800c528 <fiprintf>:
 800c528:	b40e      	push	{r1, r2, r3}
 800c52a:	b503      	push	{r0, r1, lr}
 800c52c:	4601      	mov	r1, r0
 800c52e:	ab03      	add	r3, sp, #12
 800c530:	4805      	ldr	r0, [pc, #20]	; (800c548 <fiprintf+0x20>)
 800c532:	f853 2b04 	ldr.w	r2, [r3], #4
 800c536:	6800      	ldr	r0, [r0, #0]
 800c538:	9301      	str	r3, [sp, #4]
 800c53a:	f7ff fc85 	bl	800be48 <_vfiprintf_r>
 800c53e:	b002      	add	sp, #8
 800c540:	f85d eb04 	ldr.w	lr, [sp], #4
 800c544:	b003      	add	sp, #12
 800c546:	4770      	bx	lr
 800c548:	2000001c 	.word	0x2000001c

0800c54c <_lseek_r>:
 800c54c:	b538      	push	{r3, r4, r5, lr}
 800c54e:	4d07      	ldr	r5, [pc, #28]	; (800c56c <_lseek_r+0x20>)
 800c550:	4604      	mov	r4, r0
 800c552:	4608      	mov	r0, r1
 800c554:	4611      	mov	r1, r2
 800c556:	2200      	movs	r2, #0
 800c558:	602a      	str	r2, [r5, #0]
 800c55a:	461a      	mov	r2, r3
 800c55c:	f7f5 fcdc 	bl	8001f18 <_lseek>
 800c560:	1c43      	adds	r3, r0, #1
 800c562:	d102      	bne.n	800c56a <_lseek_r+0x1e>
 800c564:	682b      	ldr	r3, [r5, #0]
 800c566:	b103      	cbz	r3, 800c56a <_lseek_r+0x1e>
 800c568:	6023      	str	r3, [r4, #0]
 800c56a:	bd38      	pop	{r3, r4, r5, pc}
 800c56c:	20000888 	.word	0x20000888

0800c570 <__swhatbuf_r>:
 800c570:	b570      	push	{r4, r5, r6, lr}
 800c572:	460e      	mov	r6, r1
 800c574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c578:	2900      	cmp	r1, #0
 800c57a:	b096      	sub	sp, #88	; 0x58
 800c57c:	4614      	mov	r4, r2
 800c57e:	461d      	mov	r5, r3
 800c580:	da08      	bge.n	800c594 <__swhatbuf_r+0x24>
 800c582:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c586:	2200      	movs	r2, #0
 800c588:	602a      	str	r2, [r5, #0]
 800c58a:	061a      	lsls	r2, r3, #24
 800c58c:	d410      	bmi.n	800c5b0 <__swhatbuf_r+0x40>
 800c58e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c592:	e00e      	b.n	800c5b2 <__swhatbuf_r+0x42>
 800c594:	466a      	mov	r2, sp
 800c596:	f000 f8c1 	bl	800c71c <_fstat_r>
 800c59a:	2800      	cmp	r0, #0
 800c59c:	dbf1      	blt.n	800c582 <__swhatbuf_r+0x12>
 800c59e:	9a01      	ldr	r2, [sp, #4]
 800c5a0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c5a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c5a8:	425a      	negs	r2, r3
 800c5aa:	415a      	adcs	r2, r3
 800c5ac:	602a      	str	r2, [r5, #0]
 800c5ae:	e7ee      	b.n	800c58e <__swhatbuf_r+0x1e>
 800c5b0:	2340      	movs	r3, #64	; 0x40
 800c5b2:	2000      	movs	r0, #0
 800c5b4:	6023      	str	r3, [r4, #0]
 800c5b6:	b016      	add	sp, #88	; 0x58
 800c5b8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c5bc <__smakebuf_r>:
 800c5bc:	898b      	ldrh	r3, [r1, #12]
 800c5be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c5c0:	079d      	lsls	r5, r3, #30
 800c5c2:	4606      	mov	r6, r0
 800c5c4:	460c      	mov	r4, r1
 800c5c6:	d507      	bpl.n	800c5d8 <__smakebuf_r+0x1c>
 800c5c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c5cc:	6023      	str	r3, [r4, #0]
 800c5ce:	6123      	str	r3, [r4, #16]
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	6163      	str	r3, [r4, #20]
 800c5d4:	b002      	add	sp, #8
 800c5d6:	bd70      	pop	{r4, r5, r6, pc}
 800c5d8:	ab01      	add	r3, sp, #4
 800c5da:	466a      	mov	r2, sp
 800c5dc:	f7ff ffc8 	bl	800c570 <__swhatbuf_r>
 800c5e0:	9900      	ldr	r1, [sp, #0]
 800c5e2:	4605      	mov	r5, r0
 800c5e4:	4630      	mov	r0, r6
 800c5e6:	f7ff fa35 	bl	800ba54 <_malloc_r>
 800c5ea:	b948      	cbnz	r0, 800c600 <__smakebuf_r+0x44>
 800c5ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5f0:	059a      	lsls	r2, r3, #22
 800c5f2:	d4ef      	bmi.n	800c5d4 <__smakebuf_r+0x18>
 800c5f4:	f023 0303 	bic.w	r3, r3, #3
 800c5f8:	f043 0302 	orr.w	r3, r3, #2
 800c5fc:	81a3      	strh	r3, [r4, #12]
 800c5fe:	e7e3      	b.n	800c5c8 <__smakebuf_r+0xc>
 800c600:	4b0d      	ldr	r3, [pc, #52]	; (800c638 <__smakebuf_r+0x7c>)
 800c602:	62b3      	str	r3, [r6, #40]	; 0x28
 800c604:	89a3      	ldrh	r3, [r4, #12]
 800c606:	6020      	str	r0, [r4, #0]
 800c608:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c60c:	81a3      	strh	r3, [r4, #12]
 800c60e:	9b00      	ldr	r3, [sp, #0]
 800c610:	6163      	str	r3, [r4, #20]
 800c612:	9b01      	ldr	r3, [sp, #4]
 800c614:	6120      	str	r0, [r4, #16]
 800c616:	b15b      	cbz	r3, 800c630 <__smakebuf_r+0x74>
 800c618:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c61c:	4630      	mov	r0, r6
 800c61e:	f000 f88f 	bl	800c740 <_isatty_r>
 800c622:	b128      	cbz	r0, 800c630 <__smakebuf_r+0x74>
 800c624:	89a3      	ldrh	r3, [r4, #12]
 800c626:	f023 0303 	bic.w	r3, r3, #3
 800c62a:	f043 0301 	orr.w	r3, r3, #1
 800c62e:	81a3      	strh	r3, [r4, #12]
 800c630:	89a0      	ldrh	r0, [r4, #12]
 800c632:	4305      	orrs	r5, r0
 800c634:	81a5      	strh	r5, [r4, #12]
 800c636:	e7cd      	b.n	800c5d4 <__smakebuf_r+0x18>
 800c638:	0800a6ed 	.word	0x0800a6ed

0800c63c <memmove>:
 800c63c:	4288      	cmp	r0, r1
 800c63e:	b510      	push	{r4, lr}
 800c640:	eb01 0402 	add.w	r4, r1, r2
 800c644:	d902      	bls.n	800c64c <memmove+0x10>
 800c646:	4284      	cmp	r4, r0
 800c648:	4623      	mov	r3, r4
 800c64a:	d807      	bhi.n	800c65c <memmove+0x20>
 800c64c:	1e43      	subs	r3, r0, #1
 800c64e:	42a1      	cmp	r1, r4
 800c650:	d008      	beq.n	800c664 <memmove+0x28>
 800c652:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c656:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c65a:	e7f8      	b.n	800c64e <memmove+0x12>
 800c65c:	4402      	add	r2, r0
 800c65e:	4601      	mov	r1, r0
 800c660:	428a      	cmp	r2, r1
 800c662:	d100      	bne.n	800c666 <memmove+0x2a>
 800c664:	bd10      	pop	{r4, pc}
 800c666:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c66a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c66e:	e7f7      	b.n	800c660 <memmove+0x24>

0800c670 <__malloc_lock>:
 800c670:	4801      	ldr	r0, [pc, #4]	; (800c678 <__malloc_lock+0x8>)
 800c672:	f7fe bc80 	b.w	800af76 <__retarget_lock_acquire_recursive>
 800c676:	bf00      	nop
 800c678:	2000087c 	.word	0x2000087c

0800c67c <__malloc_unlock>:
 800c67c:	4801      	ldr	r0, [pc, #4]	; (800c684 <__malloc_unlock+0x8>)
 800c67e:	f7fe bc7b 	b.w	800af78 <__retarget_lock_release_recursive>
 800c682:	bf00      	nop
 800c684:	2000087c 	.word	0x2000087c

0800c688 <_realloc_r>:
 800c688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c68c:	4680      	mov	r8, r0
 800c68e:	4614      	mov	r4, r2
 800c690:	460e      	mov	r6, r1
 800c692:	b921      	cbnz	r1, 800c69e <_realloc_r+0x16>
 800c694:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c698:	4611      	mov	r1, r2
 800c69a:	f7ff b9db 	b.w	800ba54 <_malloc_r>
 800c69e:	b92a      	cbnz	r2, 800c6ac <_realloc_r+0x24>
 800c6a0:	f7ff f96c 	bl	800b97c <_free_r>
 800c6a4:	4625      	mov	r5, r4
 800c6a6:	4628      	mov	r0, r5
 800c6a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6ac:	f000 f858 	bl	800c760 <_malloc_usable_size_r>
 800c6b0:	4284      	cmp	r4, r0
 800c6b2:	4607      	mov	r7, r0
 800c6b4:	d802      	bhi.n	800c6bc <_realloc_r+0x34>
 800c6b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c6ba:	d812      	bhi.n	800c6e2 <_realloc_r+0x5a>
 800c6bc:	4621      	mov	r1, r4
 800c6be:	4640      	mov	r0, r8
 800c6c0:	f7ff f9c8 	bl	800ba54 <_malloc_r>
 800c6c4:	4605      	mov	r5, r0
 800c6c6:	2800      	cmp	r0, #0
 800c6c8:	d0ed      	beq.n	800c6a6 <_realloc_r+0x1e>
 800c6ca:	42bc      	cmp	r4, r7
 800c6cc:	4622      	mov	r2, r4
 800c6ce:	4631      	mov	r1, r6
 800c6d0:	bf28      	it	cs
 800c6d2:	463a      	movcs	r2, r7
 800c6d4:	f7fe fc6c 	bl	800afb0 <memcpy>
 800c6d8:	4631      	mov	r1, r6
 800c6da:	4640      	mov	r0, r8
 800c6dc:	f7ff f94e 	bl	800b97c <_free_r>
 800c6e0:	e7e1      	b.n	800c6a6 <_realloc_r+0x1e>
 800c6e2:	4635      	mov	r5, r6
 800c6e4:	e7df      	b.n	800c6a6 <_realloc_r+0x1e>
	...

0800c6e8 <_read_r>:
 800c6e8:	b538      	push	{r3, r4, r5, lr}
 800c6ea:	4d07      	ldr	r5, [pc, #28]	; (800c708 <_read_r+0x20>)
 800c6ec:	4604      	mov	r4, r0
 800c6ee:	4608      	mov	r0, r1
 800c6f0:	4611      	mov	r1, r2
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	602a      	str	r2, [r5, #0]
 800c6f6:	461a      	mov	r2, r3
 800c6f8:	f7f5 fbca 	bl	8001e90 <_read>
 800c6fc:	1c43      	adds	r3, r0, #1
 800c6fe:	d102      	bne.n	800c706 <_read_r+0x1e>
 800c700:	682b      	ldr	r3, [r5, #0]
 800c702:	b103      	cbz	r3, 800c706 <_read_r+0x1e>
 800c704:	6023      	str	r3, [r4, #0]
 800c706:	bd38      	pop	{r3, r4, r5, pc}
 800c708:	20000888 	.word	0x20000888

0800c70c <abort>:
 800c70c:	b508      	push	{r3, lr}
 800c70e:	2006      	movs	r0, #6
 800c710:	f000 f856 	bl	800c7c0 <raise>
 800c714:	2001      	movs	r0, #1
 800c716:	f7f5 fbb1 	bl	8001e7c <_exit>
	...

0800c71c <_fstat_r>:
 800c71c:	b538      	push	{r3, r4, r5, lr}
 800c71e:	4d07      	ldr	r5, [pc, #28]	; (800c73c <_fstat_r+0x20>)
 800c720:	2300      	movs	r3, #0
 800c722:	4604      	mov	r4, r0
 800c724:	4608      	mov	r0, r1
 800c726:	4611      	mov	r1, r2
 800c728:	602b      	str	r3, [r5, #0]
 800c72a:	f7f5 fbda 	bl	8001ee2 <_fstat>
 800c72e:	1c43      	adds	r3, r0, #1
 800c730:	d102      	bne.n	800c738 <_fstat_r+0x1c>
 800c732:	682b      	ldr	r3, [r5, #0]
 800c734:	b103      	cbz	r3, 800c738 <_fstat_r+0x1c>
 800c736:	6023      	str	r3, [r4, #0]
 800c738:	bd38      	pop	{r3, r4, r5, pc}
 800c73a:	bf00      	nop
 800c73c:	20000888 	.word	0x20000888

0800c740 <_isatty_r>:
 800c740:	b538      	push	{r3, r4, r5, lr}
 800c742:	4d06      	ldr	r5, [pc, #24]	; (800c75c <_isatty_r+0x1c>)
 800c744:	2300      	movs	r3, #0
 800c746:	4604      	mov	r4, r0
 800c748:	4608      	mov	r0, r1
 800c74a:	602b      	str	r3, [r5, #0]
 800c74c:	f7f5 fbd9 	bl	8001f02 <_isatty>
 800c750:	1c43      	adds	r3, r0, #1
 800c752:	d102      	bne.n	800c75a <_isatty_r+0x1a>
 800c754:	682b      	ldr	r3, [r5, #0]
 800c756:	b103      	cbz	r3, 800c75a <_isatty_r+0x1a>
 800c758:	6023      	str	r3, [r4, #0]
 800c75a:	bd38      	pop	{r3, r4, r5, pc}
 800c75c:	20000888 	.word	0x20000888

0800c760 <_malloc_usable_size_r>:
 800c760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c764:	1f18      	subs	r0, r3, #4
 800c766:	2b00      	cmp	r3, #0
 800c768:	bfbc      	itt	lt
 800c76a:	580b      	ldrlt	r3, [r1, r0]
 800c76c:	18c0      	addlt	r0, r0, r3
 800c76e:	4770      	bx	lr

0800c770 <_raise_r>:
 800c770:	291f      	cmp	r1, #31
 800c772:	b538      	push	{r3, r4, r5, lr}
 800c774:	4604      	mov	r4, r0
 800c776:	460d      	mov	r5, r1
 800c778:	d904      	bls.n	800c784 <_raise_r+0x14>
 800c77a:	2316      	movs	r3, #22
 800c77c:	6003      	str	r3, [r0, #0]
 800c77e:	f04f 30ff 	mov.w	r0, #4294967295
 800c782:	bd38      	pop	{r3, r4, r5, pc}
 800c784:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c786:	b112      	cbz	r2, 800c78e <_raise_r+0x1e>
 800c788:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c78c:	b94b      	cbnz	r3, 800c7a2 <_raise_r+0x32>
 800c78e:	4620      	mov	r0, r4
 800c790:	f000 f830 	bl	800c7f4 <_getpid_r>
 800c794:	462a      	mov	r2, r5
 800c796:	4601      	mov	r1, r0
 800c798:	4620      	mov	r0, r4
 800c79a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c79e:	f000 b817 	b.w	800c7d0 <_kill_r>
 800c7a2:	2b01      	cmp	r3, #1
 800c7a4:	d00a      	beq.n	800c7bc <_raise_r+0x4c>
 800c7a6:	1c59      	adds	r1, r3, #1
 800c7a8:	d103      	bne.n	800c7b2 <_raise_r+0x42>
 800c7aa:	2316      	movs	r3, #22
 800c7ac:	6003      	str	r3, [r0, #0]
 800c7ae:	2001      	movs	r0, #1
 800c7b0:	e7e7      	b.n	800c782 <_raise_r+0x12>
 800c7b2:	2400      	movs	r4, #0
 800c7b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c7b8:	4628      	mov	r0, r5
 800c7ba:	4798      	blx	r3
 800c7bc:	2000      	movs	r0, #0
 800c7be:	e7e0      	b.n	800c782 <_raise_r+0x12>

0800c7c0 <raise>:
 800c7c0:	4b02      	ldr	r3, [pc, #8]	; (800c7cc <raise+0xc>)
 800c7c2:	4601      	mov	r1, r0
 800c7c4:	6818      	ldr	r0, [r3, #0]
 800c7c6:	f7ff bfd3 	b.w	800c770 <_raise_r>
 800c7ca:	bf00      	nop
 800c7cc:	2000001c 	.word	0x2000001c

0800c7d0 <_kill_r>:
 800c7d0:	b538      	push	{r3, r4, r5, lr}
 800c7d2:	4d07      	ldr	r5, [pc, #28]	; (800c7f0 <_kill_r+0x20>)
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	4604      	mov	r4, r0
 800c7d8:	4608      	mov	r0, r1
 800c7da:	4611      	mov	r1, r2
 800c7dc:	602b      	str	r3, [r5, #0]
 800c7de:	f7f5 fb3d 	bl	8001e5c <_kill>
 800c7e2:	1c43      	adds	r3, r0, #1
 800c7e4:	d102      	bne.n	800c7ec <_kill_r+0x1c>
 800c7e6:	682b      	ldr	r3, [r5, #0]
 800c7e8:	b103      	cbz	r3, 800c7ec <_kill_r+0x1c>
 800c7ea:	6023      	str	r3, [r4, #0]
 800c7ec:	bd38      	pop	{r3, r4, r5, pc}
 800c7ee:	bf00      	nop
 800c7f0:	20000888 	.word	0x20000888

0800c7f4 <_getpid_r>:
 800c7f4:	f7f5 bb2a 	b.w	8001e4c <_getpid>

0800c7f8 <_init>:
 800c7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7fa:	bf00      	nop
 800c7fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7fe:	bc08      	pop	{r3}
 800c800:	469e      	mov	lr, r3
 800c802:	4770      	bx	lr

0800c804 <_fini>:
 800c804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c806:	bf00      	nop
 800c808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c80a:	bc08      	pop	{r3}
 800c80c:	469e      	mov	lr, r3
 800c80e:	4770      	bx	lr
