<profile>

<section name = "Vitis HLS Report for 'convolution1_fix_Pipeline_VITIS_LOOP_67_1'" level="0">
<item name = "Date">Tue Jul 26 16:15:09 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">Testing</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.40 ns, 6.952 ns, 2.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 9, 93.600 ns, 93.600 ns, 9, 9, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_67_1">7, 7, 3, 1, 1, 6, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 451, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 715, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 297, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_164_12_1_1_U1">mux_164_12_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_12_1_1_U2">mux_164_12_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_12_1_1_U3">mux_164_12_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_12_1_1_U4">mux_164_12_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_12_1_1_U5">mux_164_12_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_12_1_1_U6">mux_164_12_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_12_1_1_U7">mux_164_12_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_12_1_1_U8">mux_164_12_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_12_1_1_U9">mux_164_12_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_12_1_1_U10">mux_164_12_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_12_1_1_U11">mux_164_12_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln67_fu_402_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln68_fu_414_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln69_fu_445_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln72_1_fu_1053_p2">+, 0, 0, 9, 9, 9</column>
<column name="add_ln72_fu_541_p2">+, 0, 0, 13, 4, 3</column>
<column name="sub_ln69_fu_477_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln72_fu_1044_p2">-, 0, 0, 9, 9, 9</column>
<column name="ap_condition_818">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln67_fu_396_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln68_fu_408_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln69_fu_428_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln71_1_fu_1102_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln71_2_fu_1107_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln71_3_fu_1112_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln71_4_fu_1117_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln71_fu_1097_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="or_ln71_1_fu_1128_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln71_2_fu_1142_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln71_fu_1122_p2">or, 0, 0, 2, 1, 1</column>
<column name="j_fu_420_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln69_fu_491_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln71_1_fu_1148_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln71_2_fu_1156_p3">select, 0, 0, 12, 1, 4</column>
<column name="select_ln71_3_fu_1164_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln71_4_fu_1172_p3">select, 0, 0, 12, 1, 4</column>
<column name="select_ln71_5_fu_1180_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln71_6_fu_1188_p3">select, 0, 0, 12, 1, 4</column>
<column name="select_ln71_7_fu_1196_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln71_8_fu_1204_p3">select, 0, 0, 12, 1, 4</column>
<column name="select_ln71_fu_1134_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln72_2_fu_1232_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln72_4_fu_1248_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln72_8_fu_1280_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln72_9_fu_1288_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln72_fu_1216_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp1_V_11_15_fu_1240_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp1_V_11_16_fu_1256_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp1_V_11_17_fu_1264_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp1_V_11_18_fu_1272_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp1_V_11_19_fu_1296_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp1_V_11_20_fu_1304_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp1_V_11_fu_1224_p3">select, 0, 0, 12, 1, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln69_fu_463_p2">xor, 0, 0, 7, 7, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_r_2">9, 2, 3, 6</column>
<column name="i_fu_208">9, 2, 16, 32</column>
<column name="r_fu_116">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_208">16, 0, 16, 0</column>
<column name="icmp_ln67_reg_1633">1, 0, 1, 0</column>
<column name="j_reg_1637">2, 0, 2, 0</column>
<column name="r_2_reg_1624">3, 0, 3, 0</column>
<column name="r_2_reg_1624_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="r_fu_116">3, 0, 3, 0</column>
<column name="tmp1_V_0_0_fu_172">12, 0, 12, 0</column>
<column name="tmp1_V_11_11_fu_200">12, 0, 12, 0</column>
<column name="tmp1_V_11_13_fu_204">12, 0, 12, 0</column>
<column name="tmp1_V_11_2_fu_164">12, 0, 12, 0</column>
<column name="tmp1_V_11_4_fu_196">12, 0, 12, 0</column>
<column name="tmp1_V_11_6_fu_192">12, 0, 12, 0</column>
<column name="tmp1_V_11_9_fu_168">12, 0, 12, 0</column>
<column name="tmp1_V_1_0_fu_176">12, 0, 12, 0</column>
<column name="tmp1_V_2_0_fu_180">12, 0, 12, 0</column>
<column name="tmp1_V_4_0_fu_184">12, 0, 12, 0</column>
<column name="tmp1_V_5_0_fu_188">12, 0, 12, 0</column>
<column name="tmp2_V_0_0_fu_120">12, 0, 12, 0</column>
<column name="tmp2_V_10_0_fu_156">12, 0, 12, 0</column>
<column name="tmp2_V_11_0_fu_160">12, 0, 12, 0</column>
<column name="tmp2_V_1_0_fu_124">12, 0, 12, 0</column>
<column name="tmp2_V_2_0_fu_128">12, 0, 12, 0</column>
<column name="tmp2_V_3_0_fu_132">12, 0, 12, 0</column>
<column name="tmp2_V_5_0_fu_136">12, 0, 12, 0</column>
<column name="tmp2_V_6_0_fu_140">12, 0, 12, 0</column>
<column name="tmp2_V_7_0_fu_144">12, 0, 12, 0</column>
<column name="tmp2_V_8_0_fu_148">12, 0, 12, 0</column>
<column name="tmp2_V_9_0_fu_152">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convolution1_fix_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convolution1_fix_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convolution1_fix_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convolution1_fix_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convolution1_fix_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convolution1_fix_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="input_r_address0">out, 9, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="tmp1_V_11_0_out">out, 12, ap_vld, tmp1_V_11_0_out, pointer</column>
<column name="tmp1_V_11_0_out_ap_vld">out, 1, ap_vld, tmp1_V_11_0_out, pointer</column>
<column name="tmp1_V_10_0_out">out, 12, ap_vld, tmp1_V_10_0_out, pointer</column>
<column name="tmp1_V_10_0_out_ap_vld">out, 1, ap_vld, tmp1_V_10_0_out, pointer</column>
<column name="tmp1_V_11_4_out">out, 12, ap_vld, tmp1_V_11_4_out, pointer</column>
<column name="tmp1_V_11_4_out_ap_vld">out, 1, ap_vld, tmp1_V_11_4_out, pointer</column>
<column name="tmp1_V_11_6_out">out, 12, ap_vld, tmp1_V_11_6_out, pointer</column>
<column name="tmp1_V_11_6_out_ap_vld">out, 1, ap_vld, tmp1_V_11_6_out, pointer</column>
<column name="tmp1_V_5_0_out">out, 12, ap_vld, tmp1_V_5_0_out, pointer</column>
<column name="tmp1_V_5_0_out_ap_vld">out, 1, ap_vld, tmp1_V_5_0_out, pointer</column>
<column name="tmp1_V_4_0_out">out, 12, ap_vld, tmp1_V_4_0_out, pointer</column>
<column name="tmp1_V_4_0_out_ap_vld">out, 1, ap_vld, tmp1_V_4_0_out, pointer</column>
<column name="tmp1_V_2_0_out">out, 12, ap_vld, tmp1_V_2_0_out, pointer</column>
<column name="tmp1_V_2_0_out_ap_vld">out, 1, ap_vld, tmp1_V_2_0_out, pointer</column>
<column name="tmp1_V_1_0_out">out, 12, ap_vld, tmp1_V_1_0_out, pointer</column>
<column name="tmp1_V_1_0_out_ap_vld">out, 1, ap_vld, tmp1_V_1_0_out, pointer</column>
<column name="tmp1_V_0_0_out">out, 12, ap_vld, tmp1_V_0_0_out, pointer</column>
<column name="tmp1_V_0_0_out_ap_vld">out, 1, ap_vld, tmp1_V_0_0_out, pointer</column>
<column name="tmp1_V_11_9_out">out, 12, ap_vld, tmp1_V_11_9_out, pointer</column>
<column name="tmp1_V_11_9_out_ap_vld">out, 1, ap_vld, tmp1_V_11_9_out, pointer</column>
<column name="tmp1_V_11_11_out">out, 12, ap_vld, tmp1_V_11_11_out, pointer</column>
<column name="tmp1_V_11_11_out_ap_vld">out, 1, ap_vld, tmp1_V_11_11_out, pointer</column>
<column name="tmp2_V_11_0_out">out, 12, ap_vld, tmp2_V_11_0_out, pointer</column>
<column name="tmp2_V_11_0_out_ap_vld">out, 1, ap_vld, tmp2_V_11_0_out, pointer</column>
<column name="tmp2_V_10_0_out">out, 12, ap_vld, tmp2_V_10_0_out, pointer</column>
<column name="tmp2_V_10_0_out_ap_vld">out, 1, ap_vld, tmp2_V_10_0_out, pointer</column>
<column name="tmp2_V_9_0_out">out, 12, ap_vld, tmp2_V_9_0_out, pointer</column>
<column name="tmp2_V_9_0_out_ap_vld">out, 1, ap_vld, tmp2_V_9_0_out, pointer</column>
<column name="tmp2_V_8_0_out">out, 12, ap_vld, tmp2_V_8_0_out, pointer</column>
<column name="tmp2_V_8_0_out_ap_vld">out, 1, ap_vld, tmp2_V_8_0_out, pointer</column>
<column name="tmp2_V_7_0_out">out, 12, ap_vld, tmp2_V_7_0_out, pointer</column>
<column name="tmp2_V_7_0_out_ap_vld">out, 1, ap_vld, tmp2_V_7_0_out, pointer</column>
<column name="tmp2_V_6_0_out">out, 12, ap_vld, tmp2_V_6_0_out, pointer</column>
<column name="tmp2_V_6_0_out_ap_vld">out, 1, ap_vld, tmp2_V_6_0_out, pointer</column>
<column name="tmp2_V_5_0_out">out, 12, ap_vld, tmp2_V_5_0_out, pointer</column>
<column name="tmp2_V_5_0_out_ap_vld">out, 1, ap_vld, tmp2_V_5_0_out, pointer</column>
<column name="tmp2_V_3_0_out">out, 12, ap_vld, tmp2_V_3_0_out, pointer</column>
<column name="tmp2_V_3_0_out_ap_vld">out, 1, ap_vld, tmp2_V_3_0_out, pointer</column>
<column name="tmp2_V_2_0_out">out, 12, ap_vld, tmp2_V_2_0_out, pointer</column>
<column name="tmp2_V_2_0_out_ap_vld">out, 1, ap_vld, tmp2_V_2_0_out, pointer</column>
<column name="tmp2_V_1_0_out">out, 12, ap_vld, tmp2_V_1_0_out, pointer</column>
<column name="tmp2_V_1_0_out_ap_vld">out, 1, ap_vld, tmp2_V_1_0_out, pointer</column>
<column name="tmp2_V_0_0_out">out, 12, ap_vld, tmp2_V_0_0_out, pointer</column>
<column name="tmp2_V_0_0_out_ap_vld">out, 1, ap_vld, tmp2_V_0_0_out, pointer</column>
</table>
</item>
</section>
</profile>
