verilog work "main.v"
vhdl work "encoder.vhf"
