Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  9 18:18:59 2020
| Host         : Archimedes running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.327        0.000                      0                  635        0.232        0.000                      0                  635        3.750        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               1.327        0.000                      0                  635        0.232        0.000                      0                  635        3.750        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        1.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 u_program_memory/ram_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/sampling_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - clock fall@5.000ns)
  Data Path Delay:        3.463ns  (logic 0.969ns (27.978%)  route 2.494ns (72.022%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns = ( 9.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555     9.561    u_program_memory/i_clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  u_program_memory/ram_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.422     9.983 f  u_program_memory/ram_data_reg[1]/Q
                         net (fo=67, routed)          1.096    11.079    u_program_memory/Q[1]
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.299    11.378 r  u_program_memory/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.407    11.785    u_program_memory/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.909 r  u_program_memory/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=4, routed)           0.472    12.381    u_tx_uart/FSM_sequential_state_reg_reg[1]_1
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.505 r  u_tx_uart/sampling_counter[3]_i_1/O
                         net (fo=4, routed)           0.519    13.024    u_tx_uart/next_sampling_counter
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.506    14.270    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[0]/C
                         clock pessimism              0.322    14.592    
                         clock uncertainty           -0.035    14.557    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.352    u_tx_uart/sampling_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 u_program_memory/ram_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/sampling_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - clock fall@5.000ns)
  Data Path Delay:        3.463ns  (logic 0.969ns (27.978%)  route 2.494ns (72.022%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns = ( 9.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555     9.561    u_program_memory/i_clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  u_program_memory/ram_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.422     9.983 f  u_program_memory/ram_data_reg[1]/Q
                         net (fo=67, routed)          1.096    11.079    u_program_memory/Q[1]
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.299    11.378 r  u_program_memory/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.407    11.785    u_program_memory/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.909 r  u_program_memory/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=4, routed)           0.472    12.381    u_tx_uart/FSM_sequential_state_reg_reg[1]_1
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.505 r  u_tx_uart/sampling_counter[3]_i_1/O
                         net (fo=4, routed)           0.519    13.024    u_tx_uart/next_sampling_counter
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.506    14.270    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[1]/C
                         clock pessimism              0.322    14.592    
                         clock uncertainty           -0.035    14.557    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.352    u_tx_uart/sampling_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 u_program_memory/ram_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/sampling_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - clock fall@5.000ns)
  Data Path Delay:        3.463ns  (logic 0.969ns (27.978%)  route 2.494ns (72.022%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns = ( 9.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555     9.561    u_program_memory/i_clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  u_program_memory/ram_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.422     9.983 f  u_program_memory/ram_data_reg[1]/Q
                         net (fo=67, routed)          1.096    11.079    u_program_memory/Q[1]
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.299    11.378 r  u_program_memory/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.407    11.785    u_program_memory/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.909 r  u_program_memory/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=4, routed)           0.472    12.381    u_tx_uart/FSM_sequential_state_reg_reg[1]_1
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.505 r  u_tx_uart/sampling_counter[3]_i_1/O
                         net (fo=4, routed)           0.519    13.024    u_tx_uart/next_sampling_counter
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.506    14.270    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[2]/C
                         clock pessimism              0.322    14.592    
                         clock uncertainty           -0.035    14.557    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.352    u_tx_uart/sampling_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 u_program_memory/ram_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/sampling_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - clock fall@5.000ns)
  Data Path Delay:        3.463ns  (logic 0.969ns (27.978%)  route 2.494ns (72.022%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns = ( 9.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555     9.561    u_program_memory/i_clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  u_program_memory/ram_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.422     9.983 f  u_program_memory/ram_data_reg[1]/Q
                         net (fo=67, routed)          1.096    11.079    u_program_memory/Q[1]
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.299    11.378 r  u_program_memory/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.407    11.785    u_program_memory/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.909 r  u_program_memory/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=4, routed)           0.472    12.381    u_tx_uart/FSM_sequential_state_reg_reg[1]_1
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.505 r  u_tx_uart/sampling_counter[3]_i_1/O
                         net (fo=4, routed)           0.519    13.024    u_tx_uart/next_sampling_counter
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.506    14.270    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[3]/C
                         clock pessimism              0.322    14.592    
                         clock uncertainty           -0.035    14.557    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.352    u_tx_uart/sampling_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 u_program_memory/ram_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/ram_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - clock fall@5.000ns)
  Data Path Delay:        3.701ns  (logic 1.057ns (28.559%)  route 2.644ns (71.441%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns = ( 9.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555     9.561    u_program_memory/i_clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  u_program_memory/ram_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.422     9.983 r  u_program_memory/ram_data_reg[2]/Q
                         net (fo=67, routed)          2.644    12.627    u_data_memory/DRAM_reg_0_255_10_10/A2
    SLICE_X2Y27          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.296    12.923 r  u_data_memory/DRAM_reg_0_255_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.923    u_data_memory/DRAM_reg_0_255_10_10/OD
    SLICE_X2Y27          MUXF7 (Prop_muxf7_I0_O)      0.241    13.164 r  u_data_memory/DRAM_reg_0_255_10_10/F7.B/O
                         net (fo=1, routed)           0.000    13.164    u_data_memory/DRAM_reg_0_255_10_10/O0
    SLICE_X2Y27          MUXF8 (Prop_muxf8_I0_O)      0.098    13.262 r  u_data_memory/DRAM_reg_0_255_10_10/F8/O
                         net (fo=1, routed)           0.000    13.262    u_data_memory/ram_data0[10]
    SLICE_X2Y27          FDRE                                         r  u_data_memory/ram_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.505    14.269    u_data_memory/i_clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  u_data_memory/ram_data_reg[10]/C
                         clock pessimism              0.322    14.591    
                         clock uncertainty           -0.035    14.556    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.113    14.669    u_data_memory/ram_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -13.262    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 u_program_memory/ram_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - clock fall@5.000ns)
  Data Path Delay:        3.290ns  (logic 0.969ns (29.456%)  route 2.321ns (70.544%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns = ( 9.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555     9.561    u_program_memory/i_clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  u_program_memory/ram_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.422     9.983 f  u_program_memory/ram_data_reg[1]/Q
                         net (fo=67, routed)          1.096    11.079    u_program_memory/Q[1]
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.299    11.378 r  u_program_memory/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.407    11.785    u_program_memory/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.909 r  u_program_memory/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=4, routed)           0.173    12.082    u_tx_uart/FSM_sequential_state_reg_reg[1]_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    12.206 r  u_tx_uart/buffer[15]_i_1/O
                         net (fo=16, routed)          0.645    12.851    u_tx_uart/next_buffer_0
    SLICE_X7Y26          FDRE                                         r  u_tx_uart/buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.502    14.266    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  u_tx_uart/buffer_reg[5]/C
                         clock pessimism              0.322    14.588    
                         clock uncertainty           -0.035    14.553    
    SLICE_X7Y26          FDRE (Setup_fdre_C_CE)      -0.205    14.348    u_tx_uart/buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 u_program_memory/ram_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - clock fall@5.000ns)
  Data Path Delay:        3.290ns  (logic 0.969ns (29.456%)  route 2.321ns (70.544%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns = ( 9.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555     9.561    u_program_memory/i_clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  u_program_memory/ram_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.422     9.983 f  u_program_memory/ram_data_reg[1]/Q
                         net (fo=67, routed)          1.096    11.079    u_program_memory/Q[1]
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.299    11.378 r  u_program_memory/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.407    11.785    u_program_memory/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.909 r  u_program_memory/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=4, routed)           0.173    12.082    u_tx_uart/FSM_sequential_state_reg_reg[1]_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    12.206 r  u_tx_uart/buffer[15]_i_1/O
                         net (fo=16, routed)          0.645    12.851    u_tx_uart/next_buffer_0
    SLICE_X7Y26          FDRE                                         r  u_tx_uart/buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.502    14.266    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  u_tx_uart/buffer_reg[6]/C
                         clock pessimism              0.322    14.588    
                         clock uncertainty           -0.035    14.553    
    SLICE_X7Y26          FDRE (Setup_fdre_C_CE)      -0.205    14.348    u_tx_uart/buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 u_program_memory/ram_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - clock fall@5.000ns)
  Data Path Delay:        3.290ns  (logic 0.969ns (29.456%)  route 2.321ns (70.544%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns = ( 9.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555     9.561    u_program_memory/i_clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  u_program_memory/ram_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.422     9.983 f  u_program_memory/ram_data_reg[1]/Q
                         net (fo=67, routed)          1.096    11.079    u_program_memory/Q[1]
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.299    11.378 r  u_program_memory/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.407    11.785    u_program_memory/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.909 r  u_program_memory/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=4, routed)           0.173    12.082    u_tx_uart/FSM_sequential_state_reg_reg[1]_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    12.206 r  u_tx_uart/buffer[15]_i_1/O
                         net (fo=16, routed)          0.645    12.851    u_tx_uart/next_buffer_0
    SLICE_X7Y26          FDRE                                         r  u_tx_uart/buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.502    14.266    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  u_tx_uart/buffer_reg[7]/C
                         clock pessimism              0.322    14.588    
                         clock uncertainty           -0.035    14.553    
    SLICE_X7Y26          FDRE (Setup_fdre_C_CE)      -0.205    14.348    u_tx_uart/buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 u_program_memory/ram_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - clock fall@5.000ns)
  Data Path Delay:        3.290ns  (logic 0.969ns (29.456%)  route 2.321ns (70.544%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns = ( 9.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555     9.561    u_program_memory/i_clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  u_program_memory/ram_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.422     9.983 f  u_program_memory/ram_data_reg[1]/Q
                         net (fo=67, routed)          1.096    11.079    u_program_memory/Q[1]
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.299    11.378 r  u_program_memory/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.407    11.785    u_program_memory/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.909 r  u_program_memory/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=4, routed)           0.173    12.082    u_tx_uart/FSM_sequential_state_reg_reg[1]_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124    12.206 r  u_tx_uart/buffer[15]_i_1/O
                         net (fo=16, routed)          0.645    12.851    u_tx_uart/next_buffer_0
    SLICE_X7Y26          FDRE                                         r  u_tx_uart/buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.502    14.266    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  u_tx_uart/buffer_reg[8]/C
                         clock pessimism              0.322    14.588    
                         clock uncertainty           -0.035    14.553    
    SLICE_X7Y26          FDRE (Setup_fdre_C_CE)      -0.205    14.348    u_tx_uart/buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 u_program_memory/ram_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/ram_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@10.000ns - clock fall@5.000ns)
  Data Path Delay:        3.585ns  (logic 1.057ns (29.482%)  route 2.528ns (70.518%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.561ns = ( 9.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555     9.561    u_program_memory/i_clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  u_program_memory/ram_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.422     9.983 r  u_program_memory/ram_data_reg[2]/Q
                         net (fo=67, routed)          2.528    12.511    u_data_memory/DRAM_reg_0_255_0_0/A2
    SLICE_X2Y24          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.296    12.807 r  u_data_memory/DRAM_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.807    u_data_memory/DRAM_reg_0_255_0_0/OD
    SLICE_X2Y24          MUXF7 (Prop_muxf7_I0_O)      0.241    13.048 r  u_data_memory/DRAM_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    13.048    u_data_memory/DRAM_reg_0_255_0_0/O0
    SLICE_X2Y24          MUXF8 (Prop_muxf8_I0_O)      0.098    13.146 r  u_data_memory/DRAM_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.000    13.146    u_data_memory/ram_data0[0]
    SLICE_X2Y24          FDRE                                         r  u_data_memory/ram_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.502    14.266    u_data_memory/i_clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  u_data_memory/ram_data_reg[0]/C
                         clock pessimism              0.322    14.588    
                         clock uncertainty           -0.035    14.553    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)        0.113    14.666    u_data_memory/ram_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                  1.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_tx_uart/buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.583     1.410    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  u_tx_uart/buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  u_tx_uart/buffer_reg[10]/Q
                         net (fo=1, routed)           0.156     1.707    u_tx_uart/buffer_reg_n_0_[10]
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.042     1.749 r  u_tx_uart/buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     1.749    u_tx_uart/next_buffer[9]
    SLICE_X7Y27          FDRE                                         r  u_tx_uart/buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.851     1.924    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  u_tx_uart/buffer_reg[9]/C
                         clock pessimism             -0.514     1.410    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.107     1.517    u_tx_uart/buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_tx_uart/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/sampling_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.322%)  route 0.176ns (48.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.586     1.413    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  u_tx_uart/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  u_tx_uart/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=13, routed)          0.176     1.730    u_tx_uart/state_reg[0]
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.775 r  u_tx_uart/sampling_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.775    u_tx_uart/sampling_counter[0]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.853     1.926    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[0]/C
                         clock pessimism             -0.480     1.446    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.092     1.538    u_tx_uart/sampling_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_tx_uart/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/sampling_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.900%)  route 0.179ns (49.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.586     1.413    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  u_tx_uart/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  u_tx_uart/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=13, routed)          0.179     1.733    u_tx_uart/state_reg[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.778 r  u_tx_uart/sampling_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.778    u_tx_uart/sampling_counter[3]_i_2_n_0
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.853     1.926    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  u_tx_uart/sampling_counter_reg[3]/C
                         clock pessimism             -0.480     1.446    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.092     1.538    u_tx_uart/sampling_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_tx_uart/bits_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/bits_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.583     1.410    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  u_tx_uart/bits_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  u_tx_uart/bits_counter_reg[1]/Q
                         net (fo=4, routed)           0.170     1.721    u_tx_uart/sel0[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.043     1.764 r  u_tx_uart/bits_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.764    u_tx_uart/bits_counter[3]_i_2_n_0
    SLICE_X5Y28          FDRE                                         r  u_tx_uart/bits_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.852     1.925    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  u_tx_uart/bits_counter_reg[3]/C
                         clock pessimism             -0.515     1.410    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.107     1.517    u_tx_uart/bits_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_tx_uart/bits_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/bits_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.583     1.410    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  u_tx_uart/bits_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  u_tx_uart/bits_counter_reg[1]/Q
                         net (fo=4, routed)           0.170     1.721    u_tx_uart/sel0[1]
    SLICE_X5Y28          LUT4 (Prop_lut4_I1_O)        0.045     1.766 r  u_tx_uart/bits_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    u_tx_uart/bits_counter[2]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  u_tx_uart/bits_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.852     1.925    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  u_tx_uart/bits_counter_reg[2]/C
                         clock pessimism             -0.515     1.410    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.092     1.502    u_tx_uart/bits_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_tx_uart/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.481%)  route 0.202ns (52.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.581     1.408    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  u_tx_uart/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.549 r  u_tx_uart/buffer_reg[5]/Q
                         net (fo=1, routed)           0.202     1.751    u_tx_uart/buffer_reg_n_0_[5]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.042     1.793 r  u_tx_uart/buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    u_tx_uart/next_buffer[4]
    SLICE_X5Y26          FDRE                                         r  u_tx_uart/buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.849     1.922    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  u_tx_uart/buffer_reg[4]/C
                         clock pessimism             -0.501     1.421    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.107     1.528    u_tx_uart/buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u_bip_i/u_control_blk/pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip_i/u_control_blk/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.207ns (49.937%)  route 0.208ns (50.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.556     1.383    u_bip_i/u_control_blk/i_clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  u_bip_i/u_control_blk/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.547 r  u_bip_i/u_control_blk/pc_reg[1]/Q
                         net (fo=9, routed)           0.208     1.754    u_bip_i/u_control_blk/program_addr[1]
    SLICE_X8Y28          LUT5 (Prop_lut5_I3_O)        0.043     1.797 r  u_bip_i/u_control_blk/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    u_bip_i/u_control_blk/pc[2]_i_1_n_0
    SLICE_X8Y28          FDRE                                         r  u_bip_i/u_control_blk/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.824     1.897    u_bip_i/u_control_blk/i_clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  u_bip_i/u_control_blk/pc_reg[2]/C
                         clock pessimism             -0.514     1.383    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.131     1.514    u_bip_i/u_control_blk/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u_tx_uart/buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.583     1.410    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  u_tx_uart/buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  u_tx_uart/buffer_reg[13]/Q
                         net (fo=1, routed)           0.215     1.766    u_tx_uart/buffer_reg_n_0_[13]
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.043     1.809 r  u_tx_uart/buffer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.809    u_tx_uart/next_buffer[12]
    SLICE_X7Y27          FDRE                                         r  u_tx_uart/buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.851     1.924    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  u_tx_uart/buffer_reg[12]/C
                         clock pessimism             -0.514     1.410    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.107     1.517    u_tx_uart/buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u_tx_uart/buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx_uart/buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.581     1.408    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  u_tx_uart/buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.549 r  u_tx_uart/buffer_reg[3]/Q
                         net (fo=1, routed)           0.215     1.764    u_tx_uart/buffer_reg_n_0_[3]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.043     1.807 r  u_tx_uart/buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    u_tx_uart/next_buffer[2]
    SLICE_X5Y26          FDRE                                         r  u_tx_uart/buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.849     1.922    u_tx_uart/i_clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  u_tx_uart/buffer_reg[2]/C
                         clock pessimism             -0.514     1.408    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.107     1.515    u_tx_uart/buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 u_bip_i/u_control_blk/pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip_i/u_control_blk/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.178%)  route 0.208ns (49.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.556     1.383    u_bip_i/u_control_blk/i_clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  u_bip_i/u_control_blk/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.547 r  u_bip_i/u_control_blk/pc_reg[1]/Q
                         net (fo=9, routed)           0.208     1.754    u_bip_i/u_control_blk/program_addr[1]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.045     1.799 r  u_bip_i/u_control_blk/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    u_bip_i/u_control_blk/pc[1]_i_1_n_0
    SLICE_X8Y28          FDRE                                         r  u_bip_i/u_control_blk/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.824     1.897    u_bip_i/u_control_blk/i_clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  u_bip_i/u_control_blk/pc_reg[1]/C
                         clock pessimism             -0.514     1.383    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.120     1.503    u_bip_i/u_control_blk/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y24    u_bd_generator/contador_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y24    u_bd_generator/contador_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y24    u_bd_generator/contador_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y20    u_bd_generator/contador_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y25    u_bd_generator/contador_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y25    u_bd_generator/contador_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y25    u_bd_generator/contador_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y25    u_bd_generator/contador_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y26    u_bd_generator/contador_reg[24]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   u_data_memory/DRAM_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   u_data_memory/DRAM_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   u_data_memory/DRAM_reg_0_255_11_11/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   u_data_memory/DRAM_reg_0_255_11_11/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   u_data_memory/DRAM_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   u_data_memory/DRAM_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   u_data_memory/DRAM_reg_0_255_11_11/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   u_data_memory/DRAM_reg_0_255_11_11/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   u_data_memory/DRAM_reg_0_255_14_14/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   u_data_memory/DRAM_reg_0_255_14_14/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y27    u_data_memory/DRAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y28    u_data_memory/DRAM_reg_0_255_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y28    u_data_memory/DRAM_reg_0_255_12_12/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25   u_data_memory/DRAM_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25   u_data_memory/DRAM_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    u_data_memory/DRAM_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    u_data_memory/DRAM_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    u_data_memory/DRAM_reg_0_255_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    u_data_memory/DRAM_reg_0_255_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y27    u_data_memory/DRAM_reg_0_255_10_10/RAMS64E_B/CLK



