
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx1/Vivado/2017.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx1/Vivado/2017.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ad2039' on host 'ad2039' (Linux_x86_64 version 5.4.0-65-generic) on Sat Jul 24 19:11:47 CDT 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_v_gamma_lut_0_1_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_v_gamma_lut_0_1_synth_1/design_1_v_gamma_lut_0_1'.
INFO: [HLS 200-10] Adding design file '/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/src/v_gamma_lut_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/src/v_gamma_lut.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/src/v_gamma_lut.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_v_gamma_lut_0_1_synth_1/design_1_v_gamma_lut_0_1/prj'.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.334ns.
INFO: [XFORM 203-102] Enabled automatic array partitioning for throughput optimization.
INFO: [HLS 200-10] Analyzing design file '/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/src/v_gamma_lut.cpp' ... 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 360.438 ; gain = 13.375 ; free physical = 6950 ; free virtual = 50908
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 360.438 ; gain = 13.375 ; free physical = 6775 ; free virtual = 50738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >.1' into 'hls::AXIGetBitFields<48, ap_uint<8> >' (/tools/Xilinx1/Vivado/2017.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/src/v_gamma_lut.cpp:139).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 488.434 ; gain = 141.371 ; free physical = 6199 ; free virtual = 50167
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/src/v_gamma_lut.cpp:212: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 488.434 ; gain = 141.371 ; free physical = 5788 ; free virtual = 49757
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' in function 'Gamma' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' in function 'Gamma' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' in function 'Gamma' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-102] Automatically partitioning array 'lut_1.V' based on pipelining constraints.
INFO: [XFORM 203-102] Automatically partitioning array 'lut_2.V' based on pipelining constraints.
INFO: [XFORM 203-102] Automatically partitioning array 'lut_0.V' based on pipelining constraints.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgRgb.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgGamma.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_gamma_lut', detected/extracted 3 process function(s): 
	 'AXIvideo2MultiPixStream'
	 'Gamma'
	 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 488.434 ; gain = 141.371 ; free physical = 5354 ; free virtual = 49326
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' into MultiPixStream2AXIvi.
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' into AXIvideo2MultiPixStr.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 552.434 ; gain = 205.371 ; free physical = 4981 ; free virtual = 48953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_gamma_lut' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.03 seconds; current allocated memory: 141.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 142.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 142.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 143.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gamma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 143.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 144.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 144.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 144.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_gamma_lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 144.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 145.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 145.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 146.708 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gamma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gamma'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 147.451 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 148.472 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_gamma_lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/HwReg_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/HwReg_gamma_lut_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/HwReg_gamma_lut_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/HwReg_gamma_lut_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_gamma_lut/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_gamma_lut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_video_format', 'HwReg_gamma_lut_0', 'HwReg_gamma_lut_1', 'HwReg_gamma_lut_2' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_gamma_lut'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 149.308 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-278] Implementing memory 'design_1_v_gamma_lut_0_1_Gamma_lut_0_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 552.434 ; gain = 205.371 ; free physical = 4064 ; free virtual = 48046
INFO: [SYSC 207-301] Generating SystemC RTL for v_gamma_lut with prefix design_1_v_gamma_lut_0_1_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_gamma_lut with prefix design_1_v_gamma_lut_0_1_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_gamma_lut with prefix design_1_v_gamma_lut_0_1_.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx1/Vivado/2017.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jul 24 19:12:31 2021...
INFO: [HLS 200-112] Total elapsed time: 62.71 seconds; peak allocated memory: 149.308 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jul 24 19:12:49 2021...
