--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock DebugMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    2.039(R)|    0.801(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock IncrementPC
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    1.473(R)|    1.510(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ProgramMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    1.893(R)|    0.984(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------+------------------+--------+

Clock DebugMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   10.765(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   10.547(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   10.884(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   10.761(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   10.133(R)|XLXI_123/XLXN_39  |   0.000|
q0          |   13.488(R)|XLXN_27           |   0.000|
------------+------------+------------------+--------+

Clock DebugStep to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
q0          |   11.701(R)|XLXN_27           |   0.000|
------------+------------+------------------+--------+

Clock HzMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
q0          |   11.888(R)|XLXN_27           |   0.000|
------------+------------+------------------+--------+

Clock IncrementPC to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   11.474(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   11.256(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   11.593(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   11.470(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   10.842(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------------+--------+

Clock ProgramMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   10.948(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   10.730(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   11.067(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   10.944(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   10.316(R)|XLXI_123/XLXN_39  |   0.000|
q0          |   13.585(R)|XLXN_27           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock B8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
B8             |   11.817|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebugMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.693|    1.896|         |         |
DebugStep      |    1.458|         |         |         |
HzMode         |    1.458|         |         |         |
IncrementPC    |    3.693|         |         |         |
ProgramMode    |    3.693|    1.665|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebugStep
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    1.458|         |         |         |
DebugStep      |    1.458|         |         |         |
HzMode         |    1.458|         |         |         |
ProgramMode    |    1.458|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock HzMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    1.458|         |         |         |
DebugStep      |    1.458|         |         |         |
HzMode         |    1.458|         |         |         |
ProgramMode    |    1.458|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IncrementPC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.693|    1.330|         |         |
IncrementPC    |    3.693|         |         |         |
ProgramMode    |    3.693|    1.099|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ProgramMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.693|    1.750|         |         |
DebugStep      |    1.458|         |         |         |
HzMode         |    1.458|         |         |         |
IncrementPC    |    3.693|         |         |         |
ProgramMode    |    3.693|    1.519|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
AddrMode       |AddrLEDs<0>    |    9.133|
AddrMode       |AddrLEDs<1>    |    9.509|
AddrMode       |AddrLEDs<2>    |    9.236|
AddrMode       |AddrLEDs<3>    |    9.306|
AddrMode       |AddrLEDs<4>    |    9.349|
DebugMode      |AddrLEDs<0>    |    8.990|
DebugMode      |AddrLEDs<1>    |    9.366|
DebugMode      |AddrLEDs<2>    |    9.093|
DebugMode      |AddrLEDs<3>    |    9.163|
DebugMode      |AddrLEDs<4>    |    9.206|
ProgramMode    |AddrLEDs<0>    |    8.759|
ProgramMode    |AddrLEDs<1>    |    9.135|
ProgramMode    |AddrLEDs<2>    |    8.862|
ProgramMode    |AddrLEDs<3>    |    8.932|
ProgramMode    |AddrLEDs<4>    |    8.975|
---------------+---------------+---------+


Analysis completed Sun May 07 18:32:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



