// Seed: 2852539358
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    id_45,
    output wand id_3,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    input tri id_7,
    output wor id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri id_13,
    output uwire id_14,
    output tri0 id_15,
    input wor id_16,
    input wire id_17,
    input supply0 id_18,
    input wor id_19,
    input tri0 id_20,
    input tri1 id_21,
    input tri0 id_22,
    input wire id_23,
    input supply0 id_24,
    id_46 = -1,
    input tri1 id_25,
    input wand id_26,
    id_47,
    input supply1 id_27,
    output tri1 id_28,
    output wor id_29,
    output supply1 id_30,
    output supply0 id_31,
    input tri0 id_32,
    input supply1 id_33,
    input uwire id_34,
    input tri id_35,
    input tri0 id_36,
    input tri id_37,
    input wire id_38,
    output tri0 id_39,
    input tri1 id_40,
    input wire id_41,
    input wand id_42,
    input tri id_43
);
  logic [7:0] id_48;
  tri id_49 = 1'b0;
  id_50(
      .id_0(1), .id_1(id_49)
  );
  wire id_51;
  assign id_2 = -1;
  wire id_52;
endmodule
program module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output logic id_2,
    output uwire id_3,
    input logic id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.type_8 = 0;
  always id_2 <= id_4;
  logic id_6;
  assign id_2 = id_1 ? -1'b0 : id_6;
  wire id_7;
  assign id_2 = -1;
  id_8(
      1
  );
endmodule
