// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pipe2_data_handler,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.605000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=927,HLS_SYN_LUT=716}" *)

module pipe2_data_handler (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        rd_reqs_pipe2_read_V_sector_off_dout,
        rd_reqs_pipe2_read_V_sector_off_empty_n,
        rd_reqs_pipe2_read_V_sector_off_read,
        rd_reqs_pipe2_read_V_sector_num_dout,
        rd_reqs_pipe2_read_V_sector_num_empty_n,
        rd_reqs_pipe2_read_V_sector_num_read,
        rd_reqs_pipe2_read_V_tag_dout,
        rd_reqs_pipe2_read_V_tag_empty_n,
        rd_reqs_pipe2_read_V_tag_read,
        rd_reqs_pipe2_read_V_rw_dout,
        rd_reqs_pipe2_read_V_rw_empty_n,
        rd_reqs_pipe2_read_V_rw_read,
        wr_reqs_pipe2_read_V_sector_off_dout,
        wr_reqs_pipe2_read_V_sector_off_empty_n,
        wr_reqs_pipe2_read_V_sector_off_read,
        wr_reqs_pipe2_read_V_sector_num_dout,
        wr_reqs_pipe2_read_V_sector_num_empty_n,
        wr_reqs_pipe2_read_V_sector_num_read,
        wr_reqs_pipe2_read_V_tag_dout,
        wr_reqs_pipe2_read_V_tag_empty_n,
        wr_reqs_pipe2_read_V_tag_read,
        wr_reqs_pipe2_read_V_rw_dout,
        wr_reqs_pipe2_read_V_rw_empty_n,
        wr_reqs_pipe2_read_V_rw_read,
        rd_data_valid_pipe2_read_V_dout,
        rd_data_valid_pipe2_read_V_empty_n,
        rd_data_valid_pipe2_read_V_read,
        wr_data_valid_pipe2_read_V_dout,
        wr_data_valid_pipe2_read_V_empty_n,
        wr_data_valid_pipe2_read_V_read,
        rd_kbuf_addr_pipe2_read_V_dout,
        rd_kbuf_addr_pipe2_read_V_empty_n,
        rd_kbuf_addr_pipe2_read_V_read,
        wr_kbuf_addr_pipe2_read_V_dout,
        wr_kbuf_addr_pipe2_read_V_empty_n,
        wr_kbuf_addr_pipe2_read_V_read,
        data_pipe2_V_last_dout,
        data_pipe2_V_last_empty_n,
        data_pipe2_V_last_read,
        data_pipe2_V_data_V_dout,
        data_pipe2_V_data_V_empty_n,
        data_pipe2_V_data_V_read,
        host_data_pcie_write_req_apply_V_num_din,
        host_data_pcie_write_req_apply_V_num_full_n,
        host_data_pcie_write_req_apply_V_num_write,
        host_data_pcie_write_req_apply_V_addr_din,
        host_data_pcie_write_req_apply_V_addr_full_n,
        host_data_pcie_write_req_apply_V_addr_write,
        host_data_pcie_write_req_data_V_last_din,
        host_data_pcie_write_req_data_V_last_full_n,
        host_data_pcie_write_req_data_V_last_write,
        host_data_pcie_write_req_data_V_data_V_din,
        host_data_pcie_write_req_data_V_data_V_full_n,
        host_data_pcie_write_req_data_V_data_V_write,
        host_rdcmd_fin_pcie_write_req_apply_V_num_din,
        host_rdcmd_fin_pcie_write_req_apply_V_num_full_n,
        host_rdcmd_fin_pcie_write_req_apply_V_num_write,
        host_rdcmd_fin_pcie_write_req_apply_V_addr_din,
        host_rdcmd_fin_pcie_write_req_apply_V_addr_full_n,
        host_rdcmd_fin_pcie_write_req_apply_V_addr_write,
        host_rdcmd_fin_pcie_write_req_data_V_last_din,
        host_rdcmd_fin_pcie_write_req_data_V_last_full_n,
        host_rdcmd_fin_pcie_write_req_data_V_last_write,
        host_rdcmd_fin_pcie_write_req_data_V_data_V_din,
        host_rdcmd_fin_pcie_write_req_data_V_data_V_full_n,
        host_rdcmd_fin_pcie_write_req_data_V_data_V_write,
        host_dram_write_req_apply_V_num_din,
        host_dram_write_req_apply_V_num_full_n,
        host_dram_write_req_apply_V_num_write,
        host_dram_write_req_apply_V_addr_din,
        host_dram_write_req_apply_V_addr_full_n,
        host_dram_write_req_apply_V_addr_write,
        wrcmd_kbuf_addrs_V_din,
        wrcmd_kbuf_addrs_V_full_n,
        wrcmd_kbuf_addrs_V_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] rd_reqs_pipe2_read_V_sector_off_dout;
input   rd_reqs_pipe2_read_V_sector_off_empty_n;
output   rd_reqs_pipe2_read_V_sector_off_read;
input  [31:0] rd_reqs_pipe2_read_V_sector_num_dout;
input   rd_reqs_pipe2_read_V_sector_num_empty_n;
output   rd_reqs_pipe2_read_V_sector_num_read;
input  [31:0] rd_reqs_pipe2_read_V_tag_dout;
input   rd_reqs_pipe2_read_V_tag_empty_n;
output   rd_reqs_pipe2_read_V_tag_read;
input   rd_reqs_pipe2_read_V_rw_dout;
input   rd_reqs_pipe2_read_V_rw_empty_n;
output   rd_reqs_pipe2_read_V_rw_read;
input  [31:0] wr_reqs_pipe2_read_V_sector_off_dout;
input   wr_reqs_pipe2_read_V_sector_off_empty_n;
output   wr_reqs_pipe2_read_V_sector_off_read;
input  [31:0] wr_reqs_pipe2_read_V_sector_num_dout;
input   wr_reqs_pipe2_read_V_sector_num_empty_n;
output   wr_reqs_pipe2_read_V_sector_num_read;
input  [31:0] wr_reqs_pipe2_read_V_tag_dout;
input   wr_reqs_pipe2_read_V_tag_empty_n;
output   wr_reqs_pipe2_read_V_tag_read;
input   wr_reqs_pipe2_read_V_rw_dout;
input   wr_reqs_pipe2_read_V_rw_empty_n;
output   wr_reqs_pipe2_read_V_rw_read;
input   rd_data_valid_pipe2_read_V_dout;
input   rd_data_valid_pipe2_read_V_empty_n;
output   rd_data_valid_pipe2_read_V_read;
input   wr_data_valid_pipe2_read_V_dout;
input   wr_data_valid_pipe2_read_V_empty_n;
output   wr_data_valid_pipe2_read_V_read;
input  [63:0] rd_kbuf_addr_pipe2_read_V_dout;
input   rd_kbuf_addr_pipe2_read_V_empty_n;
output   rd_kbuf_addr_pipe2_read_V_read;
input  [63:0] wr_kbuf_addr_pipe2_read_V_dout;
input   wr_kbuf_addr_pipe2_read_V_empty_n;
output   wr_kbuf_addr_pipe2_read_V_read;
input   data_pipe2_V_last_dout;
input   data_pipe2_V_last_empty_n;
output   data_pipe2_V_last_read;
input  [511:0] data_pipe2_V_data_V_dout;
input   data_pipe2_V_data_V_empty_n;
output   data_pipe2_V_data_V_read;
output  [7:0] host_data_pcie_write_req_apply_V_num_din;
input   host_data_pcie_write_req_apply_V_num_full_n;
output   host_data_pcie_write_req_apply_V_num_write;
output  [63:0] host_data_pcie_write_req_apply_V_addr_din;
input   host_data_pcie_write_req_apply_V_addr_full_n;
output   host_data_pcie_write_req_apply_V_addr_write;
output   host_data_pcie_write_req_data_V_last_din;
input   host_data_pcie_write_req_data_V_last_full_n;
output   host_data_pcie_write_req_data_V_last_write;
output  [511:0] host_data_pcie_write_req_data_V_data_V_din;
input   host_data_pcie_write_req_data_V_data_V_full_n;
output   host_data_pcie_write_req_data_V_data_V_write;
output  [7:0] host_rdcmd_fin_pcie_write_req_apply_V_num_din;
input   host_rdcmd_fin_pcie_write_req_apply_V_num_full_n;
output   host_rdcmd_fin_pcie_write_req_apply_V_num_write;
output  [63:0] host_rdcmd_fin_pcie_write_req_apply_V_addr_din;
input   host_rdcmd_fin_pcie_write_req_apply_V_addr_full_n;
output   host_rdcmd_fin_pcie_write_req_apply_V_addr_write;
output   host_rdcmd_fin_pcie_write_req_data_V_last_din;
input   host_rdcmd_fin_pcie_write_req_data_V_last_full_n;
output   host_rdcmd_fin_pcie_write_req_data_V_last_write;
output  [511:0] host_rdcmd_fin_pcie_write_req_data_V_data_V_din;
input   host_rdcmd_fin_pcie_write_req_data_V_data_V_full_n;
output   host_rdcmd_fin_pcie_write_req_data_V_data_V_write;
output  [7:0] host_dram_write_req_apply_V_num_din;
input   host_dram_write_req_apply_V_num_full_n;
output   host_dram_write_req_apply_V_num_write;
output  [63:0] host_dram_write_req_apply_V_addr_din;
input   host_dram_write_req_apply_V_addr_full_n;
output   host_dram_write_req_apply_V_addr_write;
output  [63:0] wrcmd_kbuf_addrs_V_din;
input   wrcmd_kbuf_addrs_V_full_n;
output   wrcmd_kbuf_addrs_V_write;

reg ap_idle;
reg rd_data_valid_pipe2_read_V_read;
reg wr_data_valid_pipe2_read_V_read;
reg rd_kbuf_addr_pipe2_read_V_read;
reg wr_kbuf_addr_pipe2_read_V_read;
reg wrcmd_kbuf_addrs_V_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    host_data_pcie_write_req_apply_V_num_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] brmerge63_demorgan_reg_1185;
reg   [0:0] empty_n_8_reg_1189;
reg   [0:0] p_rd_first_reg_1181;
reg    host_data_pcie_write_req_apply_V_addr_blk_n;
reg    host_data_pcie_write_req_data_V_last_blk_n;
reg    host_data_pcie_write_req_data_V_data_V_blk_n;
reg    host_rdcmd_fin_pcie_write_req_apply_V_num_blk_n;
reg   [0:0] tmp_last_reg_1193;
reg    host_rdcmd_fin_pcie_write_req_apply_V_addr_blk_n;
reg    host_rdcmd_fin_pcie_write_req_data_V_last_blk_n;
reg    host_rdcmd_fin_pcie_write_req_data_V_data_V_blk_n;
reg    host_dram_write_req_apply_V_num_blk_n;
reg   [0:0] brmerge65_demorgan_reg_1208;
reg    host_dram_write_req_apply_V_addr_blk_n;
reg    wrcmd_kbuf_addrs_V_blk_n;
reg   [0:0] rd_reset_reg_578;
reg   [0:0] wr_reset_reg_590;
wire   [0:0] p_rd_has_kbu_fu_734_p2;
reg   [0:0] p_rd_has_kbu_reg_1156;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    host_data_pcie_write_req_apply_V_num1_status;
reg    ap_predicate_op209_write_state4;
wire    host_data_pcie_write_req_data_V_last1_status;
reg    ap_predicate_op211_write_state4;
wire    host_rdcmd_fin_pcie_write_req_apply_V_num1_status;
reg    ap_predicate_op214_write_state4;
wire    host_rdcmd_fin_pcie_write_req_data_V_last1_status;
wire    host_dram_write_req_apply_V_num1_status;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] brmerge1_fu_792_p2;
reg   [0:0] brmerge1_reg_1169;
reg   [63:0] tmp_6_reg_1173;
wire   [0:0] p_rd_first_fu_925_p2;
wire   [0:0] brmerge63_demorgan_fu_951_p2;
wire   [0:0] empty_n_8_fu_957_p1;
wire   [0:0] tmp_last_fu_961_p1;
reg   [511:0] tmp_data_V_reg_1198;
wire   [4:0] tmp_3_fu_972_p1;
reg   [4:0] tmp_3_reg_1203;
wire   [0:0] brmerge65_demorgan_fu_996_p2;
reg   [63:0] p_034_load_reg_1212;
reg   [31:0] tmp_sector_off_load_reg_1217;
wire   [4:0] tmp_5_fu_1011_p1;
reg   [4:0] tmp_5_reg_1222;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_rd_reset_phi_fu_582_p4;
reg   [0:0] ap_phi_mux_rd_reset_4_phi_fu_605_p8;
reg   [0:0] ap_phi_mux_wr_reset_phi_fu_594_p4;
reg   [0:0] ap_phi_mux_wr_reset_2_phi_fu_624_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_rd_reset_4_reg_601;
wire   [0:0] ap_phi_reg_pp0_iter1_wr_reset_2_reg_620;
reg    rd_reqs_pipe2_read_V_rw0_update;
wire   [0:0] p_rd_has_reqs_fu_720_p2;
reg    ap_condition_293;
wire   [0:0] empty_n_7_nbread_fu_462_p5_0;
wire   [0:0] p_rd_has_data_valid_fu_727_p2;
reg    wr_reqs_pipe2_read_V_rw0_update;
wire   [0:0] brmerge3_fu_862_p2;
wire   [0:0] p_wr_has_reqs_fu_747_p2;
reg    ap_condition_326;
wire   [0:0] empty_n_10_nbread_fu_486_p5_0;
wire   [0:0] p_wr_has_data_valid_fu_754_p2;
wire   [0:0] p_wr_has_kbu_fu_761_p2;
reg    data_pipe2_V_last0_update;
wire   [0:0] empty_n_nbread_fu_510_p3_0;
reg    host_data_pcie_write_req_apply_V_num1_update;
reg    ap_block_pp0_stage0_01001;
reg    host_data_pcie_write_req_data_V_last1_update;
reg    host_rdcmd_fin_pcie_write_req_apply_V_num1_update;
reg    host_rdcmd_fin_pcie_write_req_data_V_last1_update;
reg    host_dram_write_req_apply_V_num1_update;
reg   [0:0] wr_has_kbuf_addr_fu_414;
reg   [0:0] wr_has_data_valid_fu_418;
reg   [0:0] wr_has_reqs_fu_422;
reg   [0:0] rd_has_kbuf_addr_fu_426;
reg   [0:0] rd_has_data_valid_fu_430;
reg   [0:0] rd_has_reqs_fu_434;
reg   [0:0] rd_first_fu_438;
reg   [63:0] tmp_addr_fu_442;
reg   [63:0] tmp_fu_446;
reg   [31:0] tmp_sector_num_fu_450;
reg   [31:0] tmp_sector_off_fu_454;
reg   [31:0] tmp_sector_num_1_fu_458;
wire   [0:0] not_rd_reset_fu_714_p2;
wire   [0:0] not_wr_reset_fu_741_p2;
wire   [0:0] rd_has_reqs_0_not_fu_768_p2;
wire   [0:0] tmp2_demorgan_fu_780_p2;
wire   [0:0] tmp1_fu_774_p2;
wire   [0:0] tmp2_fu_786_p2;
wire   [0:0] wr_has_reqs_0_not_fu_838_p2;
wire   [0:0] tmp4_demorgan_fu_850_p2;
wire   [0:0] tmp3_fu_844_p2;
wire   [0:0] tmp4_fu_856_p2;
wire   [0:0] tmp5_fu_945_p2;
wire   [0:0] tmp6_fu_990_p2;
wire   [40:0] write_apply_addr_fu_1037_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_254;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_8_fu_957_p1 == 1'd1) & (brmerge63_demorgan_fu_951_p2 == 1'd1) & (p_rd_first_fu_925_p2 == 1'd1))) begin
        rd_first_fu_438 <= 1'd0;
    end else if ((((brmerge63_demorgan_fu_951_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((empty_n_8_fu_957_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge63_demorgan_fu_951_p2 == 1'd1)) | ((p_rd_first_fu_925_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_8_fu_957_p1 == 1'd1) & (brmerge63_demorgan_fu_951_p2 == 1'd1)))) begin
        rd_first_fu_438 <= p_rd_first_fu_925_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rd_first_fu_438 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_rd_has_data_valid_fu_727_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge1_fu_792_p2 == 1'd1))) begin
        rd_has_data_valid_fu_430 <= rd_data_valid_pipe2_read_V_empty_n;
    end else if ((((brmerge1_fu_792_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_rd_has_data_valid_fu_727_p2 == 1'd1) & (brmerge1_fu_792_p2 == 1'd1)))) begin
        rd_has_data_valid_fu_430 <= p_rd_has_data_valid_fu_727_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rd_has_data_valid_fu_430 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_rd_has_kbu_fu_734_p2 == 1'd0) & (brmerge1_fu_792_p2 == 1'd1))) begin
        rd_has_kbuf_addr_fu_426 <= rd_kbuf_addr_pipe2_read_V_empty_n;
    end else if ((((brmerge1_fu_792_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge1_fu_792_p2 == 1'd1) & (p_rd_has_kbu_fu_734_p2 == 1'd1)))) begin
        rd_has_kbuf_addr_fu_426 <= p_rd_has_kbu_fu_734_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rd_has_kbuf_addr_fu_426 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_rd_has_reqs_fu_720_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge1_fu_792_p2 == 1'd1))) begin
        rd_has_reqs_fu_434 <= empty_n_7_nbread_fu_462_p5_0;
    end else if ((((brmerge1_fu_792_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_rd_has_reqs_fu_720_p2 == 1'd1) & (brmerge1_fu_792_p2 == 1'd1)))) begin
        rd_has_reqs_fu_434 <= p_rd_has_reqs_fu_720_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rd_has_reqs_fu_434 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rd_reset_reg_578 <= ap_phi_mux_rd_reset_4_phi_fu_605_p8;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rd_reset_reg_578 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_wr_has_data_valid_fu_754_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge3_fu_862_p2 == 1'd1))) begin
        wr_has_data_valid_fu_418 <= wr_data_valid_pipe2_read_V_empty_n;
    end else if ((((brmerge3_fu_862_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_wr_has_data_valid_fu_754_p2 == 1'd1) & (brmerge3_fu_862_p2 == 1'd1)))) begin
        wr_has_data_valid_fu_418 <= p_wr_has_data_valid_fu_754_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        wr_has_data_valid_fu_418 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_wr_has_kbu_fu_761_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge3_fu_862_p2 == 1'd1))) begin
        wr_has_kbuf_addr_fu_414 <= wr_kbuf_addr_pipe2_read_V_empty_n;
    end else if ((((brmerge3_fu_862_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_wr_has_kbu_fu_761_p2 == 1'd1) & (brmerge3_fu_862_p2 == 1'd1)))) begin
        wr_has_kbuf_addr_fu_414 <= p_wr_has_kbu_fu_761_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        wr_has_kbuf_addr_fu_414 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_wr_has_reqs_fu_747_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge3_fu_862_p2 == 1'd1))) begin
        wr_has_reqs_fu_422 <= empty_n_10_nbread_fu_486_p5_0;
    end else if ((((brmerge3_fu_862_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_wr_has_reqs_fu_747_p2 == 1'd1) & (brmerge3_fu_862_p2 == 1'd1)))) begin
        wr_has_reqs_fu_422 <= p_wr_has_reqs_fu_747_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        wr_has_reqs_fu_422 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wr_reset_reg_590 <= ap_phi_mux_wr_reset_2_phi_fu_624_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        wr_reset_reg_590 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        brmerge1_reg_1169 <= brmerge1_fu_792_p2;
        brmerge63_demorgan_reg_1185 <= brmerge63_demorgan_fu_951_p2;
        brmerge65_demorgan_reg_1208 <= brmerge65_demorgan_fu_996_p2;
        p_rd_first_reg_1181 <= p_rd_first_fu_925_p2;
        p_rd_has_kbu_reg_1156 <= p_rd_has_kbu_fu_734_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge63_demorgan_fu_951_p2 == 1'd1))) begin
        empty_n_8_reg_1189 <= empty_n_nbread_fu_510_p3_0;
        tmp_data_V_reg_1198 <= data_pipe2_V_data_V_dout;
        tmp_last_reg_1193 <= data_pipe2_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge65_demorgan_fu_996_p2 == 1'd1))) begin
        p_034_load_reg_1212 <= tmp_fu_446;
        tmp_5_reg_1222 <= tmp_5_fu_1011_p1;
        tmp_sector_off_load_reg_1217 <= tmp_sector_off_fu_454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_8_fu_957_p1 == 1'd1) & (brmerge63_demorgan_fu_951_p2 == 1'd1) & (p_rd_first_fu_925_p2 == 1'd1))) begin
        tmp_3_reg_1203 <= tmp_3_fu_972_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_rd_has_kbu_fu_734_p2 == 1'd0) & (brmerge1_fu_792_p2 == 1'd1))) begin
        tmp_6_reg_1173 <= rd_kbuf_addr_pipe2_read_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_rd_has_kbu_reg_1156 == 1'd0) & (brmerge1_reg_1169 == 1'd1))) begin
        tmp_addr_fu_442 <= tmp_6_reg_1173;
    end
end

always @ (posedge ap_clk) begin
    if (((p_wr_has_kbu_fu_761_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge3_fu_862_p2 == 1'd1))) begin
        tmp_fu_446 <= wr_kbuf_addr_pipe2_read_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((p_rd_has_reqs_fu_720_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge1_fu_792_p2 == 1'd1))) begin
        tmp_sector_num_1_fu_458 <= rd_reqs_pipe2_read_V_sector_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((p_wr_has_reqs_fu_747_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge3_fu_862_p2 == 1'd1))) begin
        tmp_sector_num_fu_450 <= wr_reqs_pipe2_read_V_sector_num_dout;
        tmp_sector_off_fu_454 <= wr_reqs_pipe2_read_V_sector_off_dout;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((brmerge63_demorgan_fu_951_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_8_fu_957_p1 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge63_demorgan_fu_951_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_last_fu_961_p1 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_8_fu_957_p1 == 1'd1) & (brmerge63_demorgan_fu_951_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_rd_reset_4_phi_fu_605_p8 = 1'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_fu_961_p1 == 1'd1) & (empty_n_8_fu_957_p1 == 1'd1) & (brmerge63_demorgan_fu_951_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_rd_reset_4_phi_fu_605_p8 = 1'd1;
    end else begin
        ap_phi_mux_rd_reset_4_phi_fu_605_p8 = ap_phi_reg_pp0_iter1_rd_reset_4_reg_601;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_rd_reset_phi_fu_582_p4 = ap_phi_mux_rd_reset_4_phi_fu_605_p8;
    end else begin
        ap_phi_mux_rd_reset_phi_fu_582_p4 = rd_reset_reg_578;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_254)) begin
        if ((brmerge65_demorgan_fu_996_p2 == 1'd0)) begin
            ap_phi_mux_wr_reset_2_phi_fu_624_p4 = 1'd0;
        end else if ((brmerge65_demorgan_fu_996_p2 == 1'd1)) begin
            ap_phi_mux_wr_reset_2_phi_fu_624_p4 = 1'd1;
        end else begin
            ap_phi_mux_wr_reset_2_phi_fu_624_p4 = ap_phi_reg_pp0_iter1_wr_reset_2_reg_620;
        end
    end else begin
        ap_phi_mux_wr_reset_2_phi_fu_624_p4 = ap_phi_reg_pp0_iter1_wr_reset_2_reg_620;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_wr_reset_phi_fu_594_p4 = ap_phi_mux_wr_reset_2_phi_fu_624_p4;
    end else begin
        ap_phi_mux_wr_reset_phi_fu_594_p4 = wr_reset_reg_590;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((data_pipe2_V_last_empty_n & data_pipe2_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge63_demorgan_fu_951_p2 == 1'd1))) begin
        data_pipe2_V_last0_update = 1'b1;
    end else begin
        data_pipe2_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_rd_first_reg_1181 == 1'd1) & (empty_n_8_reg_1189 == 1'd1) & (brmerge63_demorgan_reg_1185 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_data_pcie_write_req_apply_V_addr_blk_n = host_data_pcie_write_req_apply_V_addr_full_n;
    end else begin
        host_data_pcie_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op209_write_state4 == 1'b1))) begin
        host_data_pcie_write_req_apply_V_num1_update = 1'b1;
    end else begin
        host_data_pcie_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (p_rd_first_reg_1181 == 1'd1) & (empty_n_8_reg_1189 == 1'd1) & (brmerge63_demorgan_reg_1185 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_data_pcie_write_req_apply_V_num_blk_n = host_data_pcie_write_req_apply_V_num_full_n;
    end else begin
        host_data_pcie_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (empty_n_8_reg_1189 == 1'd1) & (brmerge63_demorgan_reg_1185 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_data_pcie_write_req_data_V_data_V_blk_n = host_data_pcie_write_req_data_V_data_V_full_n;
    end else begin
        host_data_pcie_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op211_write_state4 == 1'b1))) begin
        host_data_pcie_write_req_data_V_last1_update = 1'b1;
    end else begin
        host_data_pcie_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (empty_n_8_reg_1189 == 1'd1) & (brmerge63_demorgan_reg_1185 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_data_pcie_write_req_data_V_last_blk_n = host_data_pcie_write_req_data_V_last_full_n;
    end else begin
        host_data_pcie_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (brmerge65_demorgan_reg_1208 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_dram_write_req_apply_V_addr_blk_n = host_dram_write_req_apply_V_addr_full_n;
    end else begin
        host_dram_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (brmerge65_demorgan_reg_1208 == 1'd1))) begin
        host_dram_write_req_apply_V_num1_update = 1'b1;
    end else begin
        host_dram_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (brmerge65_demorgan_reg_1208 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_dram_write_req_apply_V_num_blk_n = host_dram_write_req_apply_V_num_full_n;
    end else begin
        host_dram_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_reg_1193 == 1'd1) & (empty_n_8_reg_1189 == 1'd1) & (brmerge63_demorgan_reg_1185 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_rdcmd_fin_pcie_write_req_apply_V_addr_blk_n = host_rdcmd_fin_pcie_write_req_apply_V_addr_full_n;
    end else begin
        host_rdcmd_fin_pcie_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op214_write_state4 == 1'b1))) begin
        host_rdcmd_fin_pcie_write_req_apply_V_num1_update = 1'b1;
    end else begin
        host_rdcmd_fin_pcie_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_reg_1193 == 1'd1) & (empty_n_8_reg_1189 == 1'd1) & (brmerge63_demorgan_reg_1185 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_rdcmd_fin_pcie_write_req_apply_V_num_blk_n = host_rdcmd_fin_pcie_write_req_apply_V_num_full_n;
    end else begin
        host_rdcmd_fin_pcie_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_reg_1193 == 1'd1) & (empty_n_8_reg_1189 == 1'd1) & (brmerge63_demorgan_reg_1185 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_rdcmd_fin_pcie_write_req_data_V_data_V_blk_n = host_rdcmd_fin_pcie_write_req_data_V_data_V_full_n;
    end else begin
        host_rdcmd_fin_pcie_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op214_write_state4 == 1'b1))) begin
        host_rdcmd_fin_pcie_write_req_data_V_last1_update = 1'b1;
    end else begin
        host_rdcmd_fin_pcie_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_last_reg_1193 == 1'd1) & (empty_n_8_reg_1189 == 1'd1) & (brmerge63_demorgan_reg_1185 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_rdcmd_fin_pcie_write_req_data_V_last_blk_n = host_rdcmd_fin_pcie_write_req_data_V_last_full_n;
    end else begin
        host_rdcmd_fin_pcie_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((p_rd_has_data_valid_fu_727_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (rd_data_valid_pipe2_read_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge1_fu_792_p2 == 1'd1))) begin
        rd_data_valid_pipe2_read_V_read = 1'b1;
    end else begin
        rd_data_valid_pipe2_read_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (rd_kbuf_addr_pipe2_read_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_rd_has_kbu_fu_734_p2 == 1'd0) & (brmerge1_fu_792_p2 == 1'd1))) begin
        rd_kbuf_addr_pipe2_read_V_read = 1'b1;
    end else begin
        rd_kbuf_addr_pipe2_read_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_293) & (p_rd_has_reqs_fu_720_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge1_fu_792_p2 == 1'd1))) begin
        rd_reqs_pipe2_read_V_rw0_update = 1'b1;
    end else begin
        rd_reqs_pipe2_read_V_rw0_update = 1'b0;
    end
end

always @ (*) begin
    if (((p_wr_has_data_valid_fu_754_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (wr_data_valid_pipe2_read_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge3_fu_862_p2 == 1'd1))) begin
        wr_data_valid_pipe2_read_V_read = 1'b1;
    end else begin
        wr_data_valid_pipe2_read_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((p_wr_has_kbu_fu_761_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (wr_kbuf_addr_pipe2_read_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge3_fu_862_p2 == 1'd1))) begin
        wr_kbuf_addr_pipe2_read_V_read = 1'b1;
    end else begin
        wr_kbuf_addr_pipe2_read_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_326) & (p_wr_has_reqs_fu_747_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge3_fu_862_p2 == 1'd1))) begin
        wr_reqs_pipe2_read_V_rw0_update = 1'b1;
    end else begin
        wr_reqs_pipe2_read_V_rw0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (brmerge65_demorgan_reg_1208 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        wrcmd_kbuf_addrs_V_blk_n = wrcmd_kbuf_addrs_V_full_n;
    end else begin
        wrcmd_kbuf_addrs_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (brmerge65_demorgan_reg_1208 == 1'd1))) begin
        wrcmd_kbuf_addrs_V_write = 1'b1;
    end else begin
        wrcmd_kbuf_addrs_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((host_rdcmd_fin_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op214_write_state4 == 1'b1)) | ((host_rdcmd_fin_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op214_write_state4 == 1'b1)) | ((host_data_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op211_write_state4 == 1'b1)) | ((host_data_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op209_write_state4 == 1'b1)) | ((host_dram_write_req_apply_V_num1_status == 1'b0) & (brmerge65_demorgan_reg_1208 == 1'd1)) | ((wrcmd_kbuf_addrs_V_full_n == 1'b0) & (brmerge65_demorgan_reg_1208 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((host_rdcmd_fin_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op214_write_state4 == 1'b1)) | ((host_rdcmd_fin_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op214_write_state4 == 1'b1)) | ((host_data_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op211_write_state4 == 1'b1)) | ((host_data_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op209_write_state4 == 1'b1)) | ((host_dram_write_req_apply_V_num1_status == 1'b0) & (brmerge65_demorgan_reg_1208 == 1'd1)) | ((wrcmd_kbuf_addrs_V_full_n == 1'b0) & (brmerge65_demorgan_reg_1208 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((host_rdcmd_fin_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op214_write_state4 == 1'b1)) | ((host_rdcmd_fin_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op214_write_state4 == 1'b1)) | ((host_data_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op211_write_state4 == 1'b1)) | ((host_data_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op209_write_state4 == 1'b1)) | ((host_dram_write_req_apply_V_num1_status == 1'b0) & (brmerge65_demorgan_reg_1208 == 1'd1)) | ((wrcmd_kbuf_addrs_V_full_n == 1'b0) & (brmerge65_demorgan_reg_1208 == 1'd1))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((host_rdcmd_fin_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op214_write_state4 == 1'b1)) | ((host_rdcmd_fin_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op214_write_state4 == 1'b1)) | ((host_data_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op211_write_state4 == 1'b1)) | ((host_data_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op209_write_state4 == 1'b1)) | ((host_dram_write_req_apply_V_num1_status == 1'b0) & (brmerge65_demorgan_reg_1208 == 1'd1)) | ((wrcmd_kbuf_addrs_V_full_n == 1'b0) & (brmerge65_demorgan_reg_1208 == 1'd1)));
end

always @ (*) begin
    ap_condition_254 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_293 = ((rd_reqs_pipe2_read_V_tag_empty_n & rd_reqs_pipe2_read_V_sector_off_empty_n & rd_reqs_pipe2_read_V_sector_num_empty_n & rd_reqs_pipe2_read_V_rw_empty_n) == 1'b1);
end

always @ (*) begin
    ap_condition_326 = ((wr_reqs_pipe2_read_V_tag_empty_n & wr_reqs_pipe2_read_V_sector_off_empty_n & wr_reqs_pipe2_read_V_sector_num_empty_n & wr_reqs_pipe2_read_V_rw_empty_n) == 1'b1);
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_rd_reset_4_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter1_wr_reset_2_reg_620 = 'bx;

always @ (*) begin
    ap_predicate_op209_write_state4 = ((p_rd_first_reg_1181 == 1'd1) & (empty_n_8_reg_1189 == 1'd1) & (brmerge63_demorgan_reg_1185 == 1'd1));
end

always @ (*) begin
    ap_predicate_op211_write_state4 = ((empty_n_8_reg_1189 == 1'd1) & (brmerge63_demorgan_reg_1185 == 1'd1));
end

always @ (*) begin
    ap_predicate_op214_write_state4 = ((tmp_last_reg_1193 == 1'd1) & (empty_n_8_reg_1189 == 1'd1) & (brmerge63_demorgan_reg_1185 == 1'd1));
end

assign ap_ready = 1'b0;

assign brmerge1_fu_792_p2 = (tmp2_fu_786_p2 | tmp1_fu_774_p2);

assign brmerge3_fu_862_p2 = (tmp4_fu_856_p2 | tmp3_fu_844_p2);

assign brmerge63_demorgan_fu_951_p2 = (tmp5_fu_945_p2 & rd_has_reqs_fu_434);

assign brmerge65_demorgan_fu_996_p2 = (wr_has_reqs_fu_422 & tmp6_fu_990_p2);

assign data_pipe2_V_data_V_read = data_pipe2_V_last0_update;

assign data_pipe2_V_last_read = data_pipe2_V_last0_update;

assign empty_n_10_nbread_fu_486_p5_0 = (wr_reqs_pipe2_read_V_tag_empty_n & wr_reqs_pipe2_read_V_sector_off_empty_n & wr_reqs_pipe2_read_V_sector_num_empty_n & wr_reqs_pipe2_read_V_rw_empty_n);

assign empty_n_7_nbread_fu_462_p5_0 = (rd_reqs_pipe2_read_V_tag_empty_n & rd_reqs_pipe2_read_V_sector_off_empty_n & rd_reqs_pipe2_read_V_sector_num_empty_n & rd_reqs_pipe2_read_V_rw_empty_n);

assign empty_n_8_fu_957_p1 = empty_n_nbread_fu_510_p3_0;

assign empty_n_nbread_fu_510_p3_0 = (data_pipe2_V_last_empty_n & data_pipe2_V_data_V_empty_n);

assign host_data_pcie_write_req_apply_V_addr_din = tmp_addr_fu_442;

assign host_data_pcie_write_req_apply_V_addr_write = host_data_pcie_write_req_apply_V_num1_update;

assign host_data_pcie_write_req_apply_V_num1_status = (host_data_pcie_write_req_apply_V_num_full_n & host_data_pcie_write_req_apply_V_addr_full_n);

assign host_data_pcie_write_req_apply_V_num_din = {{tmp_3_reg_1203}, {3'd0}};

assign host_data_pcie_write_req_apply_V_num_write = host_data_pcie_write_req_apply_V_num1_update;

assign host_data_pcie_write_req_data_V_data_V_din = tmp_data_V_reg_1198;

assign host_data_pcie_write_req_data_V_data_V_write = host_data_pcie_write_req_data_V_last1_update;

assign host_data_pcie_write_req_data_V_last1_status = (host_data_pcie_write_req_data_V_last_full_n & host_data_pcie_write_req_data_V_data_V_full_n);

assign host_data_pcie_write_req_data_V_last_din = tmp_last_reg_1193;

assign host_data_pcie_write_req_data_V_last_write = host_data_pcie_write_req_data_V_last1_update;

assign host_dram_write_req_apply_V_addr_din = write_apply_addr_fu_1037_p3;

assign host_dram_write_req_apply_V_addr_write = host_dram_write_req_apply_V_num1_update;

assign host_dram_write_req_apply_V_num1_status = (host_dram_write_req_apply_V_num_full_n & host_dram_write_req_apply_V_addr_full_n);

assign host_dram_write_req_apply_V_num_din = {{tmp_5_reg_1222}, {3'd0}};

assign host_dram_write_req_apply_V_num_write = host_dram_write_req_apply_V_num1_update;

assign host_rdcmd_fin_pcie_write_req_apply_V_addr_din = (tmp_addr_fu_442 + 64'd4096);

assign host_rdcmd_fin_pcie_write_req_apply_V_addr_write = host_rdcmd_fin_pcie_write_req_apply_V_num1_update;

assign host_rdcmd_fin_pcie_write_req_apply_V_num1_status = (host_rdcmd_fin_pcie_write_req_apply_V_num_full_n & host_rdcmd_fin_pcie_write_req_apply_V_addr_full_n);

assign host_rdcmd_fin_pcie_write_req_apply_V_num_din = 8'd1;

assign host_rdcmd_fin_pcie_write_req_apply_V_num_write = host_rdcmd_fin_pcie_write_req_apply_V_num1_update;

assign host_rdcmd_fin_pcie_write_req_data_V_data_V_din = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095;

assign host_rdcmd_fin_pcie_write_req_data_V_data_V_write = host_rdcmd_fin_pcie_write_req_data_V_last1_update;

assign host_rdcmd_fin_pcie_write_req_data_V_last1_status = (host_rdcmd_fin_pcie_write_req_data_V_last_full_n & host_rdcmd_fin_pcie_write_req_data_V_data_V_full_n);

assign host_rdcmd_fin_pcie_write_req_data_V_last_din = 1'd1;

assign host_rdcmd_fin_pcie_write_req_data_V_last_write = host_rdcmd_fin_pcie_write_req_data_V_last1_update;

assign not_rd_reset_fu_714_p2 = (ap_phi_mux_rd_reset_phi_fu_582_p4 ^ 1'd1);

assign not_wr_reset_fu_741_p2 = (ap_phi_mux_wr_reset_phi_fu_594_p4 ^ 1'd1);

assign p_rd_first_fu_925_p2 = (rd_reset_reg_578 | rd_first_fu_438);

assign p_rd_has_data_valid_fu_727_p2 = (rd_has_data_valid_fu_430 & not_rd_reset_fu_714_p2);

assign p_rd_has_kbu_fu_734_p2 = (rd_has_kbuf_addr_fu_426 & not_rd_reset_fu_714_p2);

assign p_rd_has_reqs_fu_720_p2 = (rd_has_reqs_fu_434 & not_rd_reset_fu_714_p2);

assign p_wr_has_data_valid_fu_754_p2 = (wr_has_data_valid_fu_418 & not_wr_reset_fu_741_p2);

assign p_wr_has_kbu_fu_761_p2 = (wr_has_kbuf_addr_fu_414 & not_wr_reset_fu_741_p2);

assign p_wr_has_reqs_fu_747_p2 = (wr_has_reqs_fu_422 & not_wr_reset_fu_741_p2);

assign rd_has_reqs_0_not_fu_768_p2 = (rd_has_reqs_fu_434 ^ 1'd1);

assign rd_reqs_pipe2_read_V_rw_read = rd_reqs_pipe2_read_V_rw0_update;

assign rd_reqs_pipe2_read_V_sector_num_read = rd_reqs_pipe2_read_V_rw0_update;

assign rd_reqs_pipe2_read_V_sector_off_read = rd_reqs_pipe2_read_V_rw0_update;

assign rd_reqs_pipe2_read_V_tag_read = rd_reqs_pipe2_read_V_rw0_update;

assign tmp1_fu_774_p2 = (rd_has_reqs_0_not_fu_768_p2 | ap_phi_mux_rd_reset_phi_fu_582_p4);

assign tmp2_demorgan_fu_780_p2 = (rd_has_kbuf_addr_fu_426 & rd_has_data_valid_fu_430);

assign tmp2_fu_786_p2 = (tmp2_demorgan_fu_780_p2 ^ 1'd1);

assign tmp3_fu_844_p2 = (wr_has_reqs_0_not_fu_838_p2 | ap_phi_mux_wr_reset_phi_fu_594_p4);

assign tmp4_demorgan_fu_850_p2 = (wr_has_kbuf_addr_fu_414 & wr_has_data_valid_fu_418);

assign tmp4_fu_856_p2 = (tmp4_demorgan_fu_850_p2 ^ 1'd1);

assign tmp5_fu_945_p2 = (rd_has_kbuf_addr_fu_426 & rd_has_data_valid_fu_430);

assign tmp6_fu_990_p2 = (wr_has_kbuf_addr_fu_414 & wr_has_data_valid_fu_418);

assign tmp_3_fu_972_p1 = tmp_sector_num_1_fu_458[4:0];

assign tmp_5_fu_1011_p1 = tmp_sector_num_fu_450[4:0];

assign tmp_last_fu_961_p1 = data_pipe2_V_last_dout;

assign wr_has_reqs_0_not_fu_838_p2 = (wr_has_reqs_fu_422 ^ 1'd1);

assign wr_reqs_pipe2_read_V_rw_read = wr_reqs_pipe2_read_V_rw0_update;

assign wr_reqs_pipe2_read_V_sector_num_read = wr_reqs_pipe2_read_V_rw0_update;

assign wr_reqs_pipe2_read_V_sector_off_read = wr_reqs_pipe2_read_V_rw0_update;

assign wr_reqs_pipe2_read_V_tag_read = wr_reqs_pipe2_read_V_rw0_update;

assign wrcmd_kbuf_addrs_V_din = p_034_load_reg_1212;

assign write_apply_addr_fu_1037_p3 = {{tmp_sector_off_load_reg_1217}, {9'd0}};

endmodule //pipe2_data_handler
