Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Mon Apr 03 23:54:48 2017
| Host             : DESKTOP-B1QME94 running 64-bit major release  (build 9200)
| Command          : report_power -file myDAC_power_routed.rpt -pb myDAC_power_summary_routed.pb -rpx myDAC_power_routed.rpx
| Design           : myDAC
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.377 |
| Dynamic (W)              | 0.302 |
| Device Static (W)        | 0.075 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 83.1  |
| Junction Temperature (C) | 26.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        3 |       --- |             --- |
| Slice Logic             |     0.140 |    30331 |       --- |             --- |
|   LUT as Logic          |     0.122 |    19901 |     20800 |           95.68 |
|   CARRY4                |     0.017 |     4524 |      8150 |           55.51 |
|   Register              |    <0.001 |     1215 |     41600 |            2.92 |
|   F7/F8 Muxes           |    <0.001 |       80 |     32600 |            0.25 |
|   BUFG                  |    <0.001 |        4 |        32 |           12.50 |
|   LUT as Shift Register |    <0.001 |        6 |      9600 |            0.06 |
|   Others                |     0.000 |      195 |       --- |             --- |
| Signals                 |     0.134 |    22118 |       --- |             --- |
| Block RAM               |     0.002 |       45 |        50 |           90.00 |
| DSPs                    |     0.012 |       24 |        90 |           26.67 |
| I/O                     |     0.010 |       67 |       106 |           63.21 |
| Static Power            |     0.075 |          |           |                 |
| Total                   |     0.377 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.303 |       0.292 |      0.011 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| myDAC                                                        |     0.302 |
|   PS2Clk_IOBUF_inst                                          |     0.000 |
|   PS2Data_IOBUF_inst                                         |     0.000 |
|   arbmod                                                     |     0.072 |
|     ddsram1                                                  |     0.002 |
|       U0                                                     |     0.002 |
|         inst_blk_mem_gen                                     |     0.002 |
|           gnbram.gnativebmg.native_blk_mem_gen               |     0.002 |
|             valid.cstr                                       |     0.002 |
|               bindec_a.bindec_inst_a                         |    <0.001 |
|               bindec_b.bindec_inst_b                         |    <0.001 |
|               has_mux_b.B                                    |    <0.001 |
|               ramloop[0].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[10].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[11].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[12].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[13].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[14].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[15].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[16].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[17].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[18].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[1].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[2].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[3].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[4].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[5].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[6].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[7].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[8].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[9].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|     ddsram2                                                  |     0.003 |
|       U0                                                     |     0.003 |
|         inst_blk_mem_gen                                     |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen               |     0.003 |
|             valid.cstr                                       |     0.003 |
|               bindec_a.bindec_inst_a                         |    <0.001 |
|               bindec_b.bindec_inst_b                         |    <0.001 |
|               has_mux_b.B                                    |     0.001 |
|               ramloop[0].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[10].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[11].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[12].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[13].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[14].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[15].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[16].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[17].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[18].ram.r                              |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[1].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[2].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[3].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[4].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[5].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[6].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[7].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[8].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|               ramloop[9].ram.r                               |    <0.001 |
|                 prim_init.ram                                |    <0.001 |
|     uart                                                     |    <0.001 |
|       tickgen                                                |    <0.001 |
|   dac                                                        |     0.002 |
|   dbc                                                        |     0.000 |
|   dbd                                                        |     0.000 |
|   dbl                                                        |     0.000 |
|   dbr                                                        |     0.000 |
|   dbu                                                        |     0.000 |
|   ms                                                         |     0.005 |
|     Inst_Ps2Interface                                        |     0.002 |
|   mysineA                                                    |     0.007 |
|     sine_dds                                                 |    <0.001 |
|       U0                                                     |    <0.001 |
|         i_synth                                              |    <0.001 |
|           i_dds                                              |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_accum          |    <0.001 |
|               i_fabric.i_common.i_phase_acc                  |    <0.001 |
|               i_fabric.i_one_channel.i_accum                 |    <0.001 |
|             I_SINCOS.i_std_rom.i_rom                         |     0.000 |
|               i_rtl.i_quarter_table.i_addr_reg_c             |     0.000 |
|               i_rtl.i_quarter_table.i_rom_reg_a              |     0.000 |
|               i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a |     0.000 |
|           i_has_nd_rdy_pipe.valid_phase_read_del             |     0.000 |
|   mysineB                                                    |     0.007 |
|     sine_dds                                                 |    <0.001 |
|       U0                                                     |    <0.001 |
|         i_synth                                              |    <0.001 |
|           i_dds                                              |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_accum          |    <0.001 |
|               i_fabric.i_common.i_phase_acc                  |    <0.001 |
|               i_fabric.i_one_channel.i_accum                 |    <0.001 |
|             I_SINCOS.i_std_rom.i_rom                         |     0.000 |
|               i_rtl.i_quarter_table.i_addr_reg_c             |     0.000 |
|               i_rtl.i_quarter_table.i_rom_reg_a              |     0.000 |
|               i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a |     0.000 |
|           i_has_nd_rdy_pipe.valid_phase_read_del             |     0.000 |
|   num7                                                       |    <0.001 |
|     a6                                                       |    <0.001 |
|   segd                                                       |     0.014 |
|   sqmodA                                                     |     0.014 |
|   sqmodB                                                     |     0.014 |
|   trimodA                                                    |     0.060 |
|   trimodB                                                    |     0.061 |
|   vcdeb                                                      |    <0.001 |
|   vcsamp                                                     |    <0.001 |
|   vcseg                                                      |    <0.001 |
|   vct                                                        |     0.015 |
+--------------------------------------------------------------+-----------+


