---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

<span class='anchor' id='about-me'></span>

I am a fist-year PhD student at **[University of Edinburgh(UoE)](https://eng.ed.ac.uk/centre-electronics-frontiers)**, UK. I got my Master degree from **[Eindhoven University of Technology(TU/e)](https://www.tue.nl/en/)**, Netherlands and my bachelor degree from **[Hefei University of Technology(HFUT)](https://www.hfut.edu.cn/)**, China. My research focuses on designing digital hardware acceleration systems for large-scale AI models using novel architectures, aiming to overcome memory and computational bottlenecks. My current focus is on advancing hardware accelerators for LLMs, VLMs, and generative AI to enable next-generation intelligent computing.

<!--I am interested in **VLSI/ASIC/SoC Design, NoC, Neuromorphic Hardware and Efficient AI Hardware Accelerator**.-->

Here is my [CV](https://BoChen-Ye.github.io/files/CV.pdf), and I am looking for possible research collaboration. If you are interested in me, please feel free to contact me at any time.


#  News
<div style="height:300px;overflow-y:auto"> 
<p></p><ul>
<li>[2025.07] <b style="color:#3EA055;">[Paper]</b>  Our work "LinkBo: a Single-Wire, Low-Latency, and Robust Protocol for Variable-Distance Chip-to-Chip Communications"  accepted to <strong>SOCC 2025</strong>.</li>
<li>[2025.01] &nbsp; I started my PhD study in <strong>University of Edinburgh</strong>, supervised by <a href="https://edwebprofiles.ed.ac.uk/profile/shadyagwa">Dr. Shady Agwa</a> and <a href="https://www.eng.ed.ac.uk/about/people/professor-themis-prodromakis">Professor Themis Prodromakis</a>.</li>
<li>[2024.11] &nbsp; I finished my internship at NXP Semiconductors and successfully defenced my Master Thesis with 8.5/10 at TU/e. Committee member: <a href="https://www.tue.nl/en/research/researchers/marc-geilen">Marc Geilen</a>, <a href="https://www.tue.nl/en/research/researchers/manil-dev-gomony">Manil Dev Gomony</a> and <a href="https://www.tue.nl/en/research/researchers/chengmin-li">Chengmin Li</a>.</li>
<li>[2024.09] &nbsp; I got a conditional <strong>PhD offer</strong> at <strong>the University of Edinburgh</strong>.</li>
<li>[2024.03] &nbsp; Congratulations <a href="https://www.intrinsic-id.com/">Intrinsic ID</a> is acquired by <a href="https://www.synopsys.com/">Synopsys</a>.</li>
<li>[2024.03] &nbsp; I change my master thesis to <a href="https://www.nxp.com/">NXP Semiconductors</a> in Nijmegen, supervised by <a href="https://www.linkedin.com/in/kimmosalo/">Kimmo Salo</a>(NXP), <a href="https://www.linkedin.com/in/gustavo-naspolini-b866287/">Gustavo Naspolini</a>(NXP).</li>
<li>[2023.11] &nbsp; I started working as a Oversea VC Intern(Remote) at <a href="https://www.linear.vc/">Linear Capital</a>.</li>
<li>[2023.10] &nbsp; I finished my internship at Intrinsic ID and got 8.5 of internship. I also start my research on Neuromorphic at TU/e.</li>
<li>[2023.07] &nbsp; I will be an intern at <a href="https://www.intrinsic-id.com/">Intrinsic ID</a> for 3.5 months, supervised by <a href="https://www.linkedin.com/in/rui-wang-a4499611b/">Rui Wang</a>(Intrinsic ID), <a href="https://www.linkedin.com/in/roel-maes-37ba4a4/">Roel Maes</a>(Intrinsic ID) and <a href="https://www.tue.nl/en/research/researchers/manil-dev-gomony">Manil Dev Gomony</a>(TU/e & Nokia Bell Labs).</li>
<li>[2022.09] &nbsp; I started my master's study at <strong>Eindhoven University of Technology (TU/e), The Netherlands</strong>.</li>
<li>[2022.07] &nbsp; I am graduated from <strong>Hefei University of Technology</strong> with a bachelor degree, supervised by <a href="https://wdzxy.hfut.edu.cn/2020/1231/c11547a249635/page.htm">Zhenmin Li</a>. </li>
</ul> 
</div>

#  Publications 

<div class='paper-box'><div class='paper-box-image'><div><div class="badge">SOCC 2025</div><img src='images/linkbo.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

<b> **LinkBo: a Single-Wire, Low-Latency, and Robust Protocol for Variable-Distance Chip-to-Chip Communications** </b>

**Bochen Ye** (TU/e & NXP), Gustavo Naspolini (NXP), Kimmo Salo (NXP), Manil Dev Gomony (TU/e)

IEEE International System-on-Chip Conference (**SOCC**), 2025

<b style="color:#FF2400;">Selected as Oral Presentation</b>

[Paper]/[Slides](https://BoChen-Ye.github.io/files/SOCC_LinkBo.pdf)/[ArXiv(Full Version)]()

We propose LinkBo, a single-wire communication protocol with dedicated hardware architecture, designed to achieve low latency (50.4 碌s), high throughput (up to 7.5 Mbps @ 11 cm and 300 kbps @ 15 m), and robust priority-aware delivery.
</div>
</div>

#  Educations
## 2025.01-Now, University of Edinburgh, United Kingdom
- **PhD student of Engneering**
- **Advisors:**  [Professor Themis Prodromakis](https://www.eng.ed.ac.uk/about/people/professor-themis-prodromakis) and [Dr. Shady Agwa](https://edwebprofiles.ed.ac.uk/profile/shadyagwa)
- **Research interest:** Digital Hardware Accelerator for Generative AI.

## 2022.09-2024.11, Eindhoven University of Technology, The Netherlands
- **Msc.Eletrical Engneering**(track:Electronic System) 
- **GPA:** [7.8/10](https://BoChen-Ye.github.io/files/transcript_Master.pdf)
- **Relevant Course:** Digital integrated circuit design, Embedded computer architecture, Electronic design automation,
					Applied combinatorial algorithms, Intelligent architectures(focus on DNN/Hardware co-design), 
					Systems on silicon(focus on SoC backend), Neuro computation(focus on Neuromorphic computing).
- **Thesis:** LinkBo: A Robust Low-Latency 1-Wire Protocol for Chip-to-Chip Communications (8.5/10)

## 2018.09 - 2022.07, Hefei University of Technology, China
- **Bachelor** in Integrated Circuit Design and Integrated Systems 
- **GPA:** [83.1/100](https://BoChen-Ye.github.io/files/transcript_bsc.pdf) (TOP 22%)
- **Relevant Class:** Analysis and Design of Integrated Digital Circuit, Microprocessor architecture and design,
					Introduction to SoC design, Verilog HDL and FPGA implementation and so on.
- **Thesis:** [The Research and Implementation of Router for Packet-Connect-Circuit Network-on-chip](https://BoChen-Ye.github.io/files/Bsc_thesis.pdf)

#  Internships
## 2024.03 - 2024.10, NXP Semidocutors, Nijmegen NL
-  **Digital Design Intern**

	I am working in AA-APS, this thesis project supervised by Kimmo Salo(NXP), Gustavo Naspolini(NXP), and Manil Dev Gomony(Bell Lab & TU/e).
	My work as follow:
	- Define a custom 1-wire digital communication protocol between two ICs.
	- Develope high-level model in **Simulink** and test the channel model with parasitic parameter.
	- Develop and verify an IP module implementing the new communication protocol using **SystemVerilog**.
	- Use **Cadence Xcelium** to simulate, **Cadence SimVision** to see the wave, **Cadence Conformal Lint** to lint and **DesignSync** to verision control. 
	- Build a prototype demonstrator with 2 FPGAs.

## 2023.11 - 2024.06, Linear Capital, China (Remote Part-time)
- **Oversea VC Intern**

	During my internship at Linear Capital, my responsibilities included:
	- Mapping overseas talent in the academic and industrial sectors, providing vital insights for project recruitment and business collaborations.
	- Conducting assessments for the commercialization and implementation of potential projects, analyzing market opportunities and risks to support investment decisions.
	- Participating in the planning and execution of early-stage investments, collaborating with startups to drive project success.
	
## 2023.07 - 2023.10, Intrinsic ID(Now acquired by Synopsys), Eindhoven NL
-  **IP Modeling and Digital IC Design Intern**

	I worked in Research and Security Department(now SoC Security of Synopsys). This internship supervised by Manil Dev Gomony(Bell Lab & TU/e) and Rui Wang & Roel Maes(Intrinsic ID).
	My work as follow:
	- Study on a trellis-based Reed-Muller codec.(Algorithm) 
	- Use **Python** modeling it as a digital IP module.(software)
	- Design the architecture of codec and implementation by **VHDL**.(harware)
	- Verify on **Arty-z7 FPGA**(zynq) with vivado and vitis.(Embeded System)
	- Under the 50MHz condition, after several improvements, the hardware resource consumption decreased from 938 LUTs to 843 LUTs. Meanwhile, the decoding latency reduced to 6 clock cycles, and continuous decoding became possible.

#  Research Experience
## 2024.11 - 2024.12, Research Assistant of 3D point cloud hardware (Remote)
- Collaborate with [Dr.Changchun Zhou](https://changchun-zhou.github.io/)(PhD@PKU & postdoc@DUKE)

	- Design hardware acceleration units for 3D point cloud applications, include Farthest Point Sampling(FPS), AXI interface(Master/Slave).
	- An energy-efficient acceleration chip supporting transformer-based networks and Fabricated in TSMC 28-nm HPC technology with an expected area of 2 mm3 mm.

## 2023.10 - 2024.02, Neuromorphic Research Student
- Eindhoven University of Technology, Netherlands

	- I have completed the [literature review on Neuromorphic Hardware Accelerator and Neuromorphic NoC](https://github.com/BoChen-Ye/SpkingNN-on-Chip). 
	- I have started architectural simulation using [OpenSoC](https://github.com/BoChen-Ye/OpenSoCFabric) for the baseline NoC.
	- Work in Eletronic System group with Prof. [Manil Dev Gomony](https://www.tue.nl/en/research/researchers/manil-dev-gomony), Prof. [Federico Corradi](https://www.tue.nl/en/research/researchers/federico-corradi), and Prof. [Henk Corporaal](https://www.tue.nl/en/research/researchers/henk-corporaal).

## 2021.10 - 2022.05, NoC Research Student 
- Institute of VLSI Design of HFUT, China
	
	- Study the knowledge of [Network-on-Chip(NoC) Router Based on Packet Connected Circuit(PCC)](https://github.com/BoChen-Ye/Network-on-Chip-Router-Based-on-Packet-Connected-Circuit).
	- Implement the router and routing algorithm of PCC-NoC by using VerilogHDL.
	- Verify it on FPGA and use UART(with FIFO) to communicate with PC.
	- Use Python to verify result automatically.
	- This project as my bachelor graduation project got A and advised by Zhenmin Li(HFUT).

#  Skill
- **Professional:** Verilog/SystemVerilog/VHDL 路 FPGA 路 Lint 路 Linux 路 Cadence Tool(Xcelium,SimVision,Conformal Lint,Virtuoso,Genus,Innovus)
- **Miscellaneous:** Python 路 C/C++ 路 SystemC 路 MATLAB/Simulink 路 LaTex 路 CUDA 路 Pytorch 路 Perl/TCL/Shell 路 Git
- **Language:** Mandarian(Native), TOEFL(iBT) 92, IELTS 6.5

<!--# ヰ Project
## 2024.06 - 2024.09, [Tiny SoC based on Rsic-V processor and Tiny LeViT accelerator(hobby project)](https://github.com/BoChen-Ye/Tiny_SoC)
- Designed the SoC (System on Chip) architecture, incorporating an RISC-V core, memory, Levit accelerator, and AHB/APB buses with connected peripherals. Utilized previous project designs for the RISC-V core and Levit accelerator.
- Developed a Python program to convert assembly code to binary, enabling rapid generation of binary instruction files to meet SoC requirements.
- Constructed a warpper for the accelerator with input and output buffers, ensuring synchronized data input when all required data was present.
- Implemented AHB-compatible interfaces for the CPU, memory, and accelerator using SystemVerilog.

## 2024.04 - 2024.06, [Tiny LeViT Hardware Accelerator(hobby project)](https://github.com/BoChen-Ye/Tiny_LeViT_Hardware_Accelerator)
- Use **System Verilog** to design hardware accelerator for accelerate LeViT Network which contain Convolutional layer, Attention layer and Average pooling layer.
- Use row stationary (RS) and systolic array to get max parallel computing. The delay is only 3 cycle from input data to first output data. Also, it has specific core to accelerate the convolutional layer when stride=2 and padding=1.
- Use Tanh instead of softmax and use ReLU instead of Hardswish to simplify that difficulty of hardware calculation in attention layer.

## 2023.05 - 2023.06, Low power design and synthesis of SOC based on MIPS and AES
- Used Verilog to design a SoC which include five-stage pipelined mMIPS processor core, AES encryption module, and AMBA bus and Used **Cadence Incisive** to simulation and functional verification.
- Used **Cadence Genus** for logic synthesis with low power strategies which is reduce 3% power consumption under 125MHz.
- Used **Cadence Innovus** for place and route with two power domain which is reduce 8% power consumption under 200MHz.

## 2023.02 - 2023.04, Inference acceleration of deep neural network based on TCU accelerator
- Train [a multilayer perceptron for handwritten digit classification(MNIST)](https://github.com/BoChen-Ye/MNIST-handwritten-digit-classification) using the **PyTorch** framework.
- Optimize a VGG5 for image classification using various quantization and pruning techniques. Explore the impact of these techniques on both accuracy and compute cost.
- Use open source [Tensil AI](https://www.tensil.ai/) for generating tensor computing units(TCU), compiling and accelerating ResNet20 by systolic array on PYNQ . 

## 2023.02 - 2023.03, [Five-stage pipelined RISC-V processor with full hazard handling(hobby project)](https://github.com/BoChen-Ye/RISC-V-five-stage-CPU)
- I have implemented a **RISC-V five-stage pipeline processor** with full hazard handling. The RTL level design using **Verilog** and simulated in Modelsim for simulation. 
- The processor can run the basic RV32i instructions, solves data conflicts, structure conflicts, and control conflicts, and supports stalling, flushing and forwarding.

## 2022.11 - 2023.01, Full Custom 16-bit Brent-Kung Adder Design
- Completed CMOS circuit design and layout design for a 45nm full custom 16-bit Brent-Kung adder. Circuit design and layout design via **Cadence Virtuoso**, DRC and LVS verification of the layout using **Calibre**. The circuit design can be functionally verified by simulation at 500MHz, 90C with an output rise and fall time of less than 100ps, and the layout results can be functionally verified at a post-simulation of 500MHz.

## 2022.12 - 2023.01, Implementation of image processing kernels on CUDA
- Mapping Grayscale processing and convolution 2D kernels from C to **CUDA** and optimaize the loop, then running on the Nvidia GPU.
- The result is that the processing time of 13 images is accelerated from 4872ms to 27ms.

## 2021.04 - 2021.06, A single-cycle CPU compatible with Microchip PIC16F54 microprocessor	
- The CPU is designed in modules, and each module uses Verilog HDL to design, which is implemented on the Basys3 after being verified by Modelsim pre-imitation. The complex C language load can run, and UART serial communication function controlled by softcore can be realized.

## 2020.12 - 2021.01, Design of Lightweight System Based on SystemC
- Studying the structural design of soc, and use **SystemC** to write Bus and UART serial interface, function processing module, arbiter module, data receiving and sending module to form a lightweight system and verify it. Drive data enters two processing modules, and one of the results is selected by the arbiter in the bus and sent to the receiving module through UART interface and displayed.

## 2020.10 - 2020.11, VLSI Simulation and Synthesis	
- Use VCS to verify the function of Tinycore based on RISC-V on the test platform.
- Use DC compiler to synthesize four different hardware description ALUs, and analyze the comprehensive report to compare and analyze different parameters.



#  Honors and Awards
- *2022,* My bachelor thesis of NoC get A grade.
- *2021/2022,* Unergraduate Scholarship. 

#  Self-Studying
- **[System on Chip (SOC) Architecture: A Practical Approach](https://link.springer.com/book/10.1007/978-3-031-36242-2)**,Veena S. Chakravarthi & Shivananda R. Koteshwar.
	
	- Provides the most up-to-date information on current SOCs and architectural insights for the design of future semiconductor systems
	- Explores concepts such as parallelism, pipelining, data-driven or instruction-driven, and event-driven systems and their respective tradeoffs in SOC architectures
	- Provides a practical approach to defining SOC architecture with real case studies

- **[A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide](https://link.springer.com/book/10.1007/978-3-030-23049-4)**,Veena S. Chakravarthi.

	- A comprehensive practical guide for VLSI designers
	- Covers end-to-end VLSI SoC design flow
	- Includes source code, case studies, and application examples

- **[The Missing Semester of Your CS Education](https://missing.csail.mit.edu/)**, MIT.

	- Content: Shell Tools and Scriptin, Editors (Vim), Data Wrangling, Command-line Environment, Version Control (Git). Debugging and Profiling, Metaprogramming, Security and Cryptography, Potpourri.

- **[How to Start a Startup](https://startupclass.samaltman.com/)**, Sam Altman in Stanford.

	- Current progress: Lecture 3.

- **[TinyML and Efficient Deep Learning Computing](https://efficientml.ai)**, MIT HAN LAB.
	
	- Content: Basics of Deep Learning, Pruning and Sparsity, Quantization, Neural Architecture Search, Knowledge distillation.

- **[涓涓ysyx](https://ysyx.oscc.cc/)**, Institute of Computing technology, CAS.

	- Current progress: Prestudy->Stop.

- **[SoC 101](https://www.youtube.com/playlist?list=PLZU5hLL_713ygweO3b_9KiZUJuEI7I5yK)**, Adam Teman(Bar-Ilan University).
	
	- Focus on SoC architecture.

- **[Digital Design and Computer Architecture](https://safari.ethz.ch/digitaltechnik/doku.php)**, ETH.
	
	- beignner.



#  Activities
## 2019.03 - 2020.07, HFUT Innovation and Entrepreneurship @ Big Data Center
Director, External Relations Department
- Participated in writing the introduction of the center. Led the Computer Science College's party branch in visiting and introducing the Big Data Center and led high school students from Hefei to visit the center.
-  Organized and planned the Innovation and Entrepreneurship Forum at the Big Data Center. Invited teachers from various colleges to give lectures. Attracted active participation from 500 students across the university.
- Participated in editing the WeChat official account of INOW Creators.

## 2019.09 - 2020.07, HFUT Electronics and Science Association
Director, Organizing Department
- Responsible for the Organization Department of the new District's daily work, organized and planned the new district association recruitment activities, thus the association became the largest association at our university.
- Coordinated the students' Union and other departments, carried out targeted basic teaching work, held "no innovation, not young" electronic science and technology exchange lectures and other activities, the association was rated as the annual model association.

## 2019.09 - 2020.07, HFUT National Microelectronics College Student Union
Director, Innovation and Entrepreneurship Department
- Responsible for organizing and promoting the Microelectronics College Innovation and Entrepreneurship Competition and the National College Student Electronics Design Competition training.
- Actively collaborated with the Big Data Center to facilitate the entry of Microelectronics College's innovation teams into the center.
-->

