CAPI=1
[main]

name = ::limesdr-usb_gw:0

backend = quartus

[quartus]
family = "Cyclone IV E"
device = EP4CE40F23C8
sdc_files = FX3_timing.sdc
            lms7_trx_timing.sdc
top_module=lms7_trx_top
tcl_files = pinmap.tcl
#qip_files = 

[fileset qip_files]
files =
 ip/pll_reconfig_module/pll_reconfig_module.qip
 lms_ctr/synthesis/lms_ctr.qip
 ip/ddr2/ddr2.qip
 software/lms_ctr_app/mem_init/meminit.qip
 ip/clkctrl/clkctrl/synthesis/clkctrl.qip
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.qip
 ip/ddo/ddrox1.qip
 ip/pll/pll.qip
 ip/fpga_pll/fpga_pll.qip
 ip/txpll/txpll.qip
file_type=QIP

[fileset misc_files]
files = 
 ip/avfifo/avalon_FIFO_int_hw.tcla
 ip/avfifo/avalon_FIFO_int_hw2.tcla
 ip/avfifo/avfifo.vhd
 ip/clkctrl/clkctrl.BAK.qsys
 ip/clkctrl/clkctrl.qsys
 ip/clkctrl/clkctrl.sopcinfo
 ip/clkctrl/clkctrl/clkctrl.bsf
 ip/clkctrl/clkctrl/clkctrl.ppf
 ip/clkctrl/clkctrl/clkctrl.spd
 ip/clkctrl/clkctrl/clkctrl_bb.v
 ip/clkctrl/clkctrl/clkctrl_inst.v
 ip/clkctrl/clkctrl/clkctrl_inst.vhd
 ip/clkctrl/clkctrl/synthesis/clkctrl.debuginfo
 ip/clkctrl/clkctrl/synthesis/clkctrl.qip
 ip/clkctrl/clkctrl/synthesis/clkctrl.v
 ip/clkctrl/clkctrl/synthesis/clkctrl.vhd
 ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v
 ip/ddo/ddrox1.bsf
 ip/ddo/ddrox1.inc
 ip/ddo/ddrox1.ppf
 ip/ddo/ddrox1.qip
 ip/ddo/ddrox1.vhd
 ip/ddo/ddrox13.bsf
 ip/ddo/ddrox13.inc
 ip/ddo/ddrox13.ppf
 ip/ddo/ddrox13.qip
 ip/ddo/ddrox13.vhd
 ip/ddo/ddrox13_inst.vhd
 ip/ddo/ddrox1_inst.vhd
 ip/ddr2/alt_mem_ddrx_addr_cmd.v
 ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v
 ip/ddr2/alt_mem_ddrx_arbiter.v
 ip/ddr2/alt_mem_ddrx_buffer.v
 ip/ddr2/alt_mem_ddrx_buffer_manager.v
 ip/ddr2/alt_mem_ddrx_burst_gen.v
 ip/ddr2/alt_mem_ddrx_burst_tracking.v
 ip/ddr2/alt_mem_ddrx_cmd_gen.v
 ip/ddr2/alt_mem_ddrx_controller.v
 ip/ddr2/alt_mem_ddrx_controller_st_top.v
 ip/ddr2/alt_mem_ddrx_csr.v
 ip/ddr2/alt_mem_ddrx_dataid_manager.v
 ip/ddr2/alt_mem_ddrx_ddr2_odt_gen.v
 ip/ddr2/alt_mem_ddrx_ddr3_odt_gen.v
 ip/ddr2/alt_mem_ddrx_define.iv
 ip/ddr2/alt_mem_ddrx_ecc_decoder.v
 ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v
 ip/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v
 ip/ddr2/alt_mem_ddrx_ecc_encoder.v
 ip/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v
 ip/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v
 ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
 ip/ddr2/alt_mem_ddrx_fifo.v
 ip/ddr2/alt_mem_ddrx_input_if.v
 ip/ddr2/alt_mem_ddrx_list.v
 ip/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v
 ip/ddr2/alt_mem_ddrx_mm_st_converter.v
 ip/ddr2/alt_mem_ddrx_odt_gen.v
 ip/ddr2/alt_mem_ddrx_rank_timer.v
 ip/ddr2/alt_mem_ddrx_rdata_path.v
 ip/ddr2/alt_mem_ddrx_rdwr_data_tmg.v
 ip/ddr2/alt_mem_ddrx_sideband.v
 ip/ddr2/alt_mem_ddrx_tbp.v
 ip/ddr2/alt_mem_ddrx_timing_param.v
 ip/ddr2/alt_mem_ddrx_wdata_path.v
 ip/ddr2/alt_mem_phy_defines.v
 ip/ddr2/altmemphy-library/auk_ddr_hp_controller.ocp
 ip/ddr2/ddr2.bsf
 ip/ddr2/ddr2.ppf
 ip/ddr2/ddr2.qip
 ip/ddr2/ddr2.vhd
 ip/ddr2/ddr2_advisor.ipa
 ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v
 ip/ddr2/ddr2_controller_phy.vhd
 ip/ddr2/ddr2_ex_lfsr8.vhd
 ip/ddr2/ddr2_example_driver.vhd
 ip/ddr2/ddr2_example_top.sdc
 ip/ddr2/ddr2_example_top.vhd
 ip/ddr2/ddr2_example_top.vhd.tmp2
 ip/ddr2/ddr2_example_top_1.vhd
 ip/ddr2/ddr2_example_top_2.vhd
 ip/ddr2/ddr2_example_top_3.vhd
 ip/ddr2/ddr2_high_performance_controller-library/auk_ddr_hp_controller.ocp
 ip/ddr2/ddr2_phy.bsf
 ip/ddr2/ddr2_phy.qip
 ip/ddr2/ddr2_phy.vhd
 ip/ddr2/ddr2_phy_alt_mem_phy.v
 ip/ddr2/ddr2_phy_alt_mem_phy_pll.qip
 ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd
 ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd
 ip/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v
 ip/ddr2/ddr2_phy_ddr_pins.tcl
 ip/ddr2/ddr2_phy_ddr_timing.sdc
 ip/ddr2/ddr2_phy_ddr_timing.tcl
 ip/ddr2/ddr2_phy_report_timing.tcl
 ip/ddr2/ddr2_phy_report_timing_core.tcl
 ip/ddr2/ddr2_pin_assignments.tcl
 ip/ddr2/testbench/ddr2_example_top_tb.vhd
 ip/ddr2/testbench/ddr2_example_top_tb.vhd.tmp
 ip/ddr2/testbench/ddr2_example_top_tb.vhd.tmp2
 ip/ddr2/testbench/ddr2_example_top_tb_1.vhd
 ip/ddr2/testbench/ddr2_example_top_tb_2.vhd
 ip/ddr2/testbench/ddr2_example_top_tb_3.vhd
 ip/ddr2/testbench/ddr2_full_mem_model.vhd
 ip/ddr2/testbench/ddr2_mem_model.vhd
 ip/ddr2_traffic_gen/ddr2_traffic_gen.BAK.qsys
 ip/ddr2_traffic_gen/ddr2_traffic_gen.qsys
 ip/ddr2_traffic_gen/ddr2_traffic_gen.sopcinfo
 ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen.bsf
 ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen.ppf
 ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen.spd
 ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen_bb.v
 ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen_inst.v
 ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen_inst.vhd
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.debuginfo
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.qip
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/burst_boundary_addr_gen.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_csr.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_definitions.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr_wrapper.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_addr_gen.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_burstcount_gen.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_num_gen.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_seq_addr_gen.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/reset_sync.v
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/seq_addr_gen.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_addr_gen.sv
 ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_stage.sv
 ip/ddri/ddri.bsf
 ip/ddri/ddri.inc
 ip/ddri/ddri.ppf
 ip/ddri/ddri.qip
 ip/ddri/ddri.vhd
 ip/ddri/ddri_inst.vhd
 ip/dec_fifo/decomp_fifo.bsf
 ip/dec_fifo/decomp_fifo.qip
 ip/dec_fifo/decomp_fifo.vhd
 ip/fpga_infifo/fpga_infifo.bsf
 ip/fpga_infifo/fpga_infifo.qip
 ip/fpga_infifo/fpga_infifo.vhd
 ip/fpga_outfifo/fpga_outfifo.bsf
 ip/fpga_outfifo/fpga_outfifo.qip
 ip/fpga_outfifo/fpga_outfifo.vhd
 ip/fpga_pll/fpga_pll.bsf
 ip/fpga_pll/fpga_pll.ppf
 ip/fpga_pll/fpga_pll.qip
 ip/fpga_pll/fpga_pll.vhd
 ip/i2c_opencores_v13/Docs/I2C_tests.c
 ip/i2c_opencores_v13/Docs/i2c_specs.pdf
 ip/i2c_opencores_v13/HAL/inc/i2c_opencores.h
 ip/i2c_opencores_v13/HAL/src/component.mk
 ip/i2c_opencores_v13/HAL/src/i2c_opencores.c
 ip/i2c_opencores_v13/i2c_master_bit_ctrl.v
 ip/i2c_opencores_v13/i2c_master_byte_ctrl.v
 ip/i2c_opencores_v13/i2c_master_defines.v
 ip/i2c_opencores_v13/i2c_master_top.v
 ip/i2c_opencores_v13/i2c_opencores.v
 ip/i2c_opencores_v13/i2c_opencores_hw.tcl
 ip/i2c_opencores_v13/i2c_opencores_hw.tcl~
 ip/i2c_opencores_v13/i2c_opencores_sw.tcl
 ip/i2c_opencores_v13/inc/i2c_opencores_regs.h
 ip/i2c_opencores_v13/timescale.v
 ip/lpm_counter/lpm_cnt.qip
 ip/lpm_counter/lpm_cnt.vhd
 ip/lpm_counter/lpm_cnt_inst.vhd
 ip/lpm_mux/lpm_mux4.qip
 ip/lpm_mux/lpm_mux4.vhd
 ip/lpm_mux/lpm_mux4_inst.vhd
 ip/pct_trnsf_fifo/pct_trnsf_fifo.qip
 ip/pct_trnsf_fifo/pct_trnsf_fifo.vhd
 ip/pll/pll.bsf
 ip/pll/pll.mif
 ip/pll/pll.ppf
 ip/pll/pll.qip
 ip/pll/pll.vhd
 ip/pll_reconfig_module/pll_reconfig_module.bsf
 ip/pll_reconfig_module/pll_reconfig_module.qip
 ip/pll_reconfig_module/pll_reconfig_module.vhd
 ip/sfl/Serial_flash_loader.qsys
 ip/sfl/Serial_flash_loader.sopcinfo
 ip/sfl/Serial_flash_loader/synthesis/Serial_flash_loader.debuginfo
 ip/sfl/Serial_flash_loader/synthesis/Serial_flash_loader.qip
 ip/sfl/Serial_flash_loader/synthesis/Serial_flash_loader.v
 ip/sfl/Serial_flash_loader/synthesis/submodules/altera_serial_flash_loader.v
 ip/smplnr_sync_fifo/smplnr_sync_fifo.qip
 ip/smplnr_sync_fifo/smplnr_sync_fifo.vhd
 ip/tx_outfifo_mimo/tx_outfifo_16_to_32.qip
 ip/tx_outfifo_mimo/tx_outfifo_16_to_32.vhd
 ip/txpll/txpll.bsf
 ip/txpll/txpll.mif
 ip/txpll/txpll.ppf
 ip/txpll/txpll.qip
 ip/txpll/txpll.vhd
 lms_ctr/lms_ctr.bsf
 lms_ctr/lms_ctr_bb.v
 lms_ctr/lms_ctr_inst.v
 lms_ctr/lms_ctr_inst.vhd
 lms_ctr/synthesis/lms_ctr.debuginfo
 lms_ctr/synthesis/lms_ctr.qip
 lms_ctr/synthesis/lms_ctr.regmap
 lms_ctr/synthesis/lms_ctr.vhd
 lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v
 lms_ctr/synthesis/submodules/altera_customins_master_translator.v
 lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv
 lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv
 lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv
 lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv
 lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv
 lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv
 lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv
 lms_ctr/synthesis/submodules/altera_reset_controller.sdc
 lms_ctr/synthesis/submodules/altera_reset_controller.v
 lms_ctr/synthesis/submodules/altera_reset_synchronizer.v
 lms_ctr/synthesis/submodules/avfifo.vhd
 lms_ctr/synthesis/submodules/bitswap_qsys.v
 lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v
 lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v
 lms_ctr/synthesis/submodules/i2c_master_defines.v
 lms_ctr/synthesis/submodules/i2c_master_top.v
 lms_ctr/synthesis/submodules/i2c_opencores.v
 lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv
 lms_ctr/synthesis/submodules/lms_ctr_leds.v
 lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_002.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_003.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_004.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv
 lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv
 lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v
 lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc
 lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v
 lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v
 lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v
 lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v
 lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_ociram_default_contents.mif
 lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_rf_ram_a.mif
 lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_rf_ram_b.mif
 lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v
 lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv
 lms_ctr/synthesis/submodules/lms_ctr_oc_mem.hex
 lms_ctr/synthesis/submodules/lms_ctr_oc_mem.v
 lms_ctr/synthesis/submodules/lms_ctr_spi_1.v
 lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v
 lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF4002.v
 lms_ctr/synthesis/submodules/lms_ctr_spi_1_DAC.v
 lms_ctr/synthesis/submodules/lms_ctr_spi_FPGA_AS.v
 lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v
 lms_ctr/synthesis/submodules/lms_ctr_switch.v
 lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v
 lms_ctr/synthesis/submodules/lms_ctr_uart.v
 lms_ctr/synthesis/submodules/timescale.v
 software/lms_ctr_app.7z
 software/lms_ctr_app/.cproject
 software/lms_ctr_app/.force_relink
 software/lms_ctr_app/.project
 software/lms_ctr_app/.settings/org.eclipse.cdt.codan.core.prefs
 software/lms_ctr_app/LMS64C_protocol.h
 software/lms_ctr_app/Makefile
 software/lms_ctr_app/cyu3error.h
 software/lms_ctr_app/i2c_opencores.c
 software/lms_ctr_app/i2c_opencores.h
 software/lms_ctr_app/i2c_opencores_regs.h
 software/lms_ctr_app/lms_ctr_app.elf
 software/lms_ctr_app/lms_ctr_app.map
 software/lms_ctr_app/lms_ctr_app.objdump
 software/lms_ctr_app/main.c
 software/lms_ctr_app/mem_init/hdl_sim/lms_ctr_oc_mem.sym
 software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex
 software/lms_ctr_app/mem_init/meminit.qip
 software/lms_ctr_app/mem_init/meminit.spd
 software/lms_ctr_app/obj/default/i2c_opencores.d
 software/lms_ctr_app/obj/default/i2c_opencores.o
 software/lms_ctr_app/obj/default/main.d
 software/lms_ctr_app/obj/default/main.o
 software/lms_ctr_app/obj/default/spi_flash_lib.d
 software/lms_ctr_app/obj/default/spi_flash_lib.o
 software/lms_ctr_app/sodera_pcie_brd_v1r0.h
 software/lms_ctr_app/spi_flash_lib.c
 software/lms_ctr_app/spi_flash_lib.h
 software/lms_ctr_bsp/.cproject
 software/lms_ctr_bsp/.force_relink
 software/lms_ctr_bsp/.project
 software/lms_ctr_bsp/HAL/inc/alt_types.h
 software/lms_ctr_bsp/HAL/inc/altera_nios2_gen2_irq.h
 software/lms_ctr_bsp/HAL/inc/io.h
 software/lms_ctr_bsp/HAL/inc/nios2.h
 software/lms_ctr_bsp/HAL/inc/os/alt_flag.h
 software/lms_ctr_bsp/HAL/inc/os/alt_hooks.h
 software/lms_ctr_bsp/HAL/inc/os/alt_sem.h
 software/lms_ctr_bsp/HAL/inc/os/alt_syscall.h
 software/lms_ctr_bsp/HAL/inc/priv/alt_alarm.h
 software/lms_ctr_bsp/HAL/inc/priv/alt_busy_sleep.h
 software/lms_ctr_bsp/HAL/inc/priv/alt_dev_llist.h
 software/lms_ctr_bsp/HAL/inc/priv/alt_exception_handler_registry.h
 software/lms_ctr_bsp/HAL/inc/priv/alt_file.h
 software/lms_ctr_bsp/HAL/inc/priv/alt_iic_isr_register.h
 software/lms_ctr_bsp/HAL/inc/priv/alt_irq_table.h
 software/lms_ctr_bsp/HAL/inc/priv/alt_legacy_irq.h
 software/lms_ctr_bsp/HAL/inc/priv/alt_no_error.h
 software/lms_ctr_bsp/HAL/inc/priv/nios2_gmon_data.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_alarm.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_cache.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_debug.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_dev.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_dma.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_dma_dev.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_driver.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_errno.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_exceptions.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_flash.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_flash_dev.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_flash_types.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_irq.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_irq_entry.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_license_reminder_ucosii.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_llist.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_load.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_log_printf.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_set_args.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_sim.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_stack.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_stdio.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_sys_init.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_sys_wrappers.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_timestamp.h
 software/lms_ctr_bsp/HAL/inc/sys/alt_warning.h
 software/lms_ctr_bsp/HAL/inc/sys/ioctl.h
 software/lms_ctr_bsp/HAL/inc/sys/termios.h
 software/lms_ctr_bsp/HAL/src/alt_alarm_start.c
 software/lms_ctr_bsp/HAL/src/alt_busy_sleep.c
 software/lms_ctr_bsp/HAL/src/alt_close.c
 software/lms_ctr_bsp/HAL/src/alt_dcache_flush.c
 software/lms_ctr_bsp/HAL/src/alt_dcache_flush_all.c
 software/lms_ctr_bsp/HAL/src/alt_dcache_flush_no_writeback.c
 software/lms_ctr_bsp/HAL/src/alt_dev.c
 software/lms_ctr_bsp/HAL/src/alt_dev_llist_insert.c
 software/lms_ctr_bsp/HAL/src/alt_dma_rxchan_open.c
 software/lms_ctr_bsp/HAL/src/alt_dma_txchan_open.c
 software/lms_ctr_bsp/HAL/src/alt_do_ctors.c
 software/lms_ctr_bsp/HAL/src/alt_do_dtors.c
 software/lms_ctr_bsp/HAL/src/alt_ecc_fatal_entry.S
 software/lms_ctr_bsp/HAL/src/alt_ecc_fatal_exception.c
 software/lms_ctr_bsp/HAL/src/alt_env_lock.c
 software/lms_ctr_bsp/HAL/src/alt_environ.c
 software/lms_ctr_bsp/HAL/src/alt_errno.c
 software/lms_ctr_bsp/HAL/src/alt_exception_entry.S
 software/lms_ctr_bsp/HAL/src/alt_exception_muldiv.S
 software/lms_ctr_bsp/HAL/src/alt_exception_trap.S
 software/lms_ctr_bsp/HAL/src/alt_execve.c
 software/lms_ctr_bsp/HAL/src/alt_exit.c
 software/lms_ctr_bsp/HAL/src/alt_fcntl.c
 software/lms_ctr_bsp/HAL/src/alt_fd_lock.c
 software/lms_ctr_bsp/HAL/src/alt_fd_unlock.c
 software/lms_ctr_bsp/HAL/src/alt_find_dev.c
 software/lms_ctr_bsp/HAL/src/alt_find_file.c
 software/lms_ctr_bsp/HAL/src/alt_flash_dev.c
 software/lms_ctr_bsp/HAL/src/alt_fork.c
 software/lms_ctr_bsp/HAL/src/alt_fs_reg.c
 software/lms_ctr_bsp/HAL/src/alt_fstat.c
 software/lms_ctr_bsp/HAL/src/alt_get_fd.c
 software/lms_ctr_bsp/HAL/src/alt_getchar.c
 software/lms_ctr_bsp/HAL/src/alt_getpid.c
 software/lms_ctr_bsp/HAL/src/alt_gettod.c
 software/lms_ctr_bsp/HAL/src/alt_gmon.c
 software/lms_ctr_bsp/HAL/src/alt_icache_flush.c
 software/lms_ctr_bsp/HAL/src/alt_icache_flush_all.c
 software/lms_ctr_bsp/HAL/src/alt_iic.c
 software/lms_ctr_bsp/HAL/src/alt_iic_isr_register.c
 software/lms_ctr_bsp/HAL/src/alt_instruction_exception_entry.c
 software/lms_ctr_bsp/HAL/src/alt_instruction_exception_register.c
 software/lms_ctr_bsp/HAL/src/alt_io_redirect.c
 software/lms_ctr_bsp/HAL/src/alt_ioctl.c
 software/lms_ctr_bsp/HAL/src/alt_irq_entry.S
 software/lms_ctr_bsp/HAL/src/alt_irq_handler.c
 software/lms_ctr_bsp/HAL/src/alt_irq_register.c
 software/lms_ctr_bsp/HAL/src/alt_irq_vars.c
 software/lms_ctr_bsp/HAL/src/alt_isatty.c
 software/lms_ctr_bsp/HAL/src/alt_kill.c
 software/lms_ctr_bsp/HAL/src/alt_link.c
 software/lms_ctr_bsp/HAL/src/alt_load.c
 software/lms_ctr_bsp/HAL/src/alt_log_macro.S
 software/lms_ctr_bsp/HAL/src/alt_log_printf.c
 software/lms_ctr_bsp/HAL/src/alt_lseek.c
 software/lms_ctr_bsp/HAL/src/alt_main.c
 software/lms_ctr_bsp/HAL/src/alt_malloc_lock.c
 software/lms_ctr_bsp/HAL/src/alt_mcount.S
 software/lms_ctr_bsp/HAL/src/alt_open.c
 software/lms_ctr_bsp/HAL/src/alt_printf.c
 software/lms_ctr_bsp/HAL/src/alt_putchar.c
 software/lms_ctr_bsp/HAL/src/alt_putcharbuf.c
 software/lms_ctr_bsp/HAL/src/alt_putstr.c
 software/lms_ctr_bsp/HAL/src/alt_read.c
 software/lms_ctr_bsp/HAL/src/alt_release_fd.c
 software/lms_ctr_bsp/HAL/src/alt_remap_cached.c
 software/lms_ctr_bsp/HAL/src/alt_remap_uncached.c
 software/lms_ctr_bsp/HAL/src/alt_rename.c
 software/lms_ctr_bsp/HAL/src/alt_sbrk.c
 software/lms_ctr_bsp/HAL/src/alt_settod.c
 software/lms_ctr_bsp/HAL/src/alt_software_exception.S
 software/lms_ctr_bsp/HAL/src/alt_stat.c
 software/lms_ctr_bsp/HAL/src/alt_tick.c
 software/lms_ctr_bsp/HAL/src/alt_times.c
 software/lms_ctr_bsp/HAL/src/alt_uncached_free.c
 software/lms_ctr_bsp/HAL/src/alt_uncached_malloc.c
 software/lms_ctr_bsp/HAL/src/alt_unlink.c
 software/lms_ctr_bsp/HAL/src/alt_usleep.c
 software/lms_ctr_bsp/HAL/src/alt_wait.c
 software/lms_ctr_bsp/HAL/src/alt_write.c
 software/lms_ctr_bsp/HAL/src/altera_nios2_gen2_irq.c
 software/lms_ctr_bsp/HAL/src/crt0.S
 software/lms_ctr_bsp/Makefile
 software/lms_ctr_bsp/alt_sys_init.c
 software/lms_ctr_bsp/create-this-bsp
 software/lms_ctr_bsp/drivers/inc/altera_avalon_pio_regs.h
 software/lms_ctr_bsp/drivers/inc/altera_avalon_spi.h
 software/lms_ctr_bsp/drivers/inc/altera_avalon_spi_regs.h
 software/lms_ctr_bsp/drivers/inc/altera_avalon_sysid_qsys.h
 software/lms_ctr_bsp/drivers/inc/altera_avalon_sysid_qsys_regs.h
 software/lms_ctr_bsp/drivers/inc/altera_avalon_uart.h
 software/lms_ctr_bsp/drivers/inc/altera_avalon_uart_fd.h
 software/lms_ctr_bsp/drivers/inc/altera_avalon_uart_regs.h
 software/lms_ctr_bsp/drivers/inc/i2c_opencores.h
 software/lms_ctr_bsp/drivers/inc/i2c_opencores_regs.h
 software/lms_ctr_bsp/drivers/src/altera_avalon_spi.c
 software/lms_ctr_bsp/drivers/src/altera_avalon_sysid_qsys.c
 software/lms_ctr_bsp/drivers/src/altera_avalon_uart_fd.c
 software/lms_ctr_bsp/drivers/src/altera_avalon_uart_init.c
 software/lms_ctr_bsp/drivers/src/altera_avalon_uart_ioctl.c
 software/lms_ctr_bsp/drivers/src/altera_avalon_uart_read.c
 software/lms_ctr_bsp/drivers/src/altera_avalon_uart_write.c
 software/lms_ctr_bsp/drivers/src/i2c_opencores.c
 software/lms_ctr_bsp/libhal_bsp.a
 software/lms_ctr_bsp/linker.h
 software/lms_ctr_bsp/linker.x
 software/lms_ctr_bsp/mem_init.mk
 software/lms_ctr_bsp/memory.gdb
 software/lms_ctr_bsp/obj/HAL/src/alt_fstat.o
 software/lms_ctr_bsp/obj/HAL/src/alt_get_fd.d
 software/lms_ctr_bsp/obj/HAL/src/alt_get_fd.o
 software/lms_ctr_bsp/obj/HAL/src/alt_getchar.d
 software/lms_ctr_bsp/obj/HAL/src/alt_getchar.o
 software/lms_ctr_bsp/obj/HAL/src/alt_getpid.d
 software/lms_ctr_bsp/obj/HAL/src/alt_getpid.o
 software/lms_ctr_bsp/obj/HAL/src/alt_gettod.d
 software/lms_ctr_bsp/obj/HAL/src/alt_gettod.o
 software/lms_ctr_bsp/obj/HAL/src/alt_gmon.d
 software/lms_ctr_bsp/obj/HAL/src/alt_gmon.o
 software/lms_ctr_bsp/obj/HAL/src/alt_icache_flush.d
 software/lms_ctr_bsp/obj/HAL/src/alt_icache_flush.o
 software/lms_ctr_bsp/obj/HAL/src/alt_icache_flush_all.d
 software/lms_ctr_bsp/obj/HAL/src/alt_icache_flush_all.o
 software/lms_ctr_bsp/obj/HAL/src/alt_iic.d
 software/lms_ctr_bsp/obj/HAL/src/alt_iic.o
 software/lms_ctr_bsp/obj/HAL/src/alt_iic_isr_register.d
 software/lms_ctr_bsp/obj/HAL/src/alt_iic_isr_register.o
 software/lms_ctr_bsp/obj/HAL/src/alt_instruction_exception_entry.d
 software/lms_ctr_bsp/obj/HAL/src/alt_instruction_exception_entry.o
 software/lms_ctr_bsp/obj/HAL/src/alt_instruction_exception_register.d
 software/lms_ctr_bsp/obj/HAL/src/alt_instruction_exception_register.o
 software/lms_ctr_bsp/obj/HAL/src/alt_io_redirect.d
 software/lms_ctr_bsp/obj/HAL/src/alt_io_redirect.o
 software/lms_ctr_bsp/obj/HAL/src/alt_ioctl.d
 software/lms_ctr_bsp/obj/HAL/src/alt_ioctl.o
 software/lms_ctr_bsp/obj/HAL/src/alt_irq_entry.d
 software/lms_ctr_bsp/obj/HAL/src/alt_irq_entry.o
 software/lms_ctr_bsp/obj/HAL/src/alt_irq_handler.d
 software/lms_ctr_bsp/obj/HAL/src/alt_irq_handler.o
 software/lms_ctr_bsp/obj/HAL/src/alt_irq_register.d
 software/lms_ctr_bsp/obj/HAL/src/alt_irq_register.o
 software/lms_ctr_bsp/obj/HAL/src/alt_irq_vars.d
 software/lms_ctr_bsp/obj/HAL/src/alt_irq_vars.o
 software/lms_ctr_bsp/obj/HAL/src/alt_isatty.d
 software/lms_ctr_bsp/obj/HAL/src/alt_isatty.o
 software/lms_ctr_bsp/obj/HAL/src/alt_kill.d
 software/lms_ctr_bsp/obj/HAL/src/alt_kill.o
 software/lms_ctr_bsp/obj/HAL/src/alt_link.d
 software/lms_ctr_bsp/obj/HAL/src/alt_link.o
 software/lms_ctr_bsp/obj/HAL/src/alt_load.d
 software/lms_ctr_bsp/obj/HAL/src/alt_load.o
 software/lms_ctr_bsp/obj/HAL/src/alt_log_macro.d
 software/lms_ctr_bsp/obj/HAL/src/alt_log_macro.o
 software/lms_ctr_bsp/obj/HAL/src/alt_log_printf.d
 software/lms_ctr_bsp/obj/HAL/src/alt_log_printf.o
 software/lms_ctr_bsp/obj/HAL/src/alt_lseek.d
 software/lms_ctr_bsp/obj/HAL/src/alt_lseek.o
 software/lms_ctr_bsp/obj/HAL/src/alt_main.d
 software/lms_ctr_bsp/obj/HAL/src/alt_main.o
 software/lms_ctr_bsp/obj/HAL/src/alt_malloc_lock.d
 software/lms_ctr_bsp/obj/HAL/src/alt_malloc_lock.o
 software/lms_ctr_bsp/obj/HAL/src/alt_mcount.d
 software/lms_ctr_bsp/obj/HAL/src/alt_mcount.o
 software/lms_ctr_bsp/obj/HAL/src/alt_open.d
 software/lms_ctr_bsp/obj/HAL/src/alt_open.o
 software/lms_ctr_bsp/obj/HAL/src/alt_printf.d
 software/lms_ctr_bsp/obj/HAL/src/alt_printf.o
 software/lms_ctr_bsp/obj/HAL/src/alt_putchar.d
 software/lms_ctr_bsp/obj/HAL/src/alt_putchar.o
 software/lms_ctr_bsp/obj/HAL/src/alt_putcharbuf.d
 software/lms_ctr_bsp/obj/HAL/src/alt_putcharbuf.o
 software/lms_ctr_bsp/obj/HAL/src/alt_putstr.d
 software/lms_ctr_bsp/obj/HAL/src/alt_putstr.o
 software/lms_ctr_bsp/obj/HAL/src/alt_read.d
 software/lms_ctr_bsp/obj/HAL/src/alt_read.o
 software/lms_ctr_bsp/obj/HAL/src/alt_release_fd.d
 software/lms_ctr_bsp/obj/HAL/src/alt_release_fd.o
 software/lms_ctr_bsp/obj/HAL/src/alt_remap_cached.d
 software/lms_ctr_bsp/obj/HAL/src/alt_remap_cached.o
 software/lms_ctr_bsp/obj/HAL/src/alt_remap_uncached.d
 software/lms_ctr_bsp/obj/HAL/src/alt_remap_uncached.o
 software/lms_ctr_bsp/obj/HAL/src/alt_rename.d
 software/lms_ctr_bsp/obj/HAL/src/alt_rename.o
 software/lms_ctr_bsp/obj/HAL/src/alt_sbrk.d
 software/lms_ctr_bsp/obj/HAL/src/alt_sbrk.o
 software/lms_ctr_bsp/obj/HAL/src/alt_settod.d
 software/lms_ctr_bsp/obj/HAL/src/alt_settod.o
 software/lms_ctr_bsp/obj/HAL/src/alt_software_exception.d
 software/lms_ctr_bsp/obj/HAL/src/alt_software_exception.o
 software/lms_ctr_bsp/obj/HAL/src/alt_stat.d
 software/lms_ctr_bsp/obj/HAL/src/alt_stat.o
 software/lms_ctr_bsp/obj/HAL/src/alt_tick.d
 software/lms_ctr_bsp/obj/HAL/src/alt_tick.o
 software/lms_ctr_bsp/obj/HAL/src/alt_times.d
 software/lms_ctr_bsp/obj/HAL/src/alt_times.o
 software/lms_ctr_bsp/obj/HAL/src/alt_uncached_free.d
 software/lms_ctr_bsp/obj/HAL/src/alt_uncached_free.o
 software/lms_ctr_bsp/obj/HAL/src/alt_uncached_malloc.d
 software/lms_ctr_bsp/obj/HAL/src/alt_uncached_malloc.o
 software/lms_ctr_bsp/obj/HAL/src/alt_unlink.d
 software/lms_ctr_bsp/obj/HAL/src/alt_unlink.o
 software/lms_ctr_bsp/obj/HAL/src/alt_usleep.d
 software/lms_ctr_bsp/obj/HAL/src/alt_usleep.o
 software/lms_ctr_bsp/obj/HAL/src/alt_wait.d
 software/lms_ctr_bsp/obj/HAL/src/alt_wait.o
 software/lms_ctr_bsp/obj/HAL/src/alt_write.d
 software/lms_ctr_bsp/obj/HAL/src/alt_write.o
 software/lms_ctr_bsp/obj/HAL/src/altera_nios2_gen2_irq.d
 software/lms_ctr_bsp/obj/HAL/src/altera_nios2_gen2_irq.o
 software/lms_ctr_bsp/obj/HAL/src/crt0.d
 software/lms_ctr_bsp/obj/HAL/src/crt0.o
 software/lms_ctr_bsp/obj/HAL/src/alt_alarm_start.d
 software/lms_ctr_bsp/obj/HAL/src/alt_alarm_start.o
 software/lms_ctr_bsp/obj/HAL/src/alt_busy_sleep.d
 software/lms_ctr_bsp/obj/HAL/src/alt_busy_sleep.o
 software/lms_ctr_bsp/obj/HAL/src/alt_close.d
 software/lms_ctr_bsp/obj/HAL/src/alt_close.o
 software/lms_ctr_bsp/obj/HAL/src/alt_dcache_flush.d
 software/lms_ctr_bsp/obj/HAL/src/alt_dcache_flush.o
 software/lms_ctr_bsp/obj/HAL/src/alt_dcache_flush_all.d
 software/lms_ctr_bsp/obj/HAL/src/alt_dcache_flush_all.o
 software/lms_ctr_bsp/obj/HAL/src/alt_dcache_flush_no_writeback.d
 software/lms_ctr_bsp/obj/HAL/src/alt_dcache_flush_no_writeback.o
 software/lms_ctr_bsp/obj/HAL/src/alt_dev.d
 software/lms_ctr_bsp/obj/HAL/src/alt_dev.o
 software/lms_ctr_bsp/obj/HAL/src/alt_dev_llist_insert.d
 software/lms_ctr_bsp/obj/HAL/src/alt_dev_llist_insert.o
 software/lms_ctr_bsp/obj/HAL/src/alt_dma_rxchan_open.d
 software/lms_ctr_bsp/obj/HAL/src/alt_dma_rxchan_open.o
 software/lms_ctr_bsp/obj/HAL/src/alt_dma_txchan_open.d
 software/lms_ctr_bsp/obj/HAL/src/alt_dma_txchan_open.o
 software/lms_ctr_bsp/obj/HAL/src/alt_do_ctors.d
 software/lms_ctr_bsp/obj/HAL/src/alt_do_ctors.o
 software/lms_ctr_bsp/obj/HAL/src/alt_do_dtors.d
 software/lms_ctr_bsp/obj/HAL/src/alt_do_dtors.o
 software/lms_ctr_bsp/obj/HAL/src/alt_ecc_fatal_entry.d
 software/lms_ctr_bsp/obj/HAL/src/alt_ecc_fatal_entry.o
 software/lms_ctr_bsp/obj/HAL/src/alt_ecc_fatal_exception.d
 software/lms_ctr_bsp/obj/HAL/src/alt_ecc_fatal_exception.o
 software/lms_ctr_bsp/obj/HAL/src/alt_env_lock.d
 software/lms_ctr_bsp/obj/HAL/src/alt_env_lock.o
 software/lms_ctr_bsp/obj/HAL/src/alt_environ.d
 software/lms_ctr_bsp/obj/HAL/src/alt_environ.o
 software/lms_ctr_bsp/obj/HAL/src/alt_errno.d
 software/lms_ctr_bsp/obj/HAL/src/alt_errno.o
 software/lms_ctr_bsp/obj/HAL/src/alt_exception_entry.d
 software/lms_ctr_bsp/obj/HAL/src/alt_exception_entry.o
 software/lms_ctr_bsp/obj/HAL/src/alt_exception_muldiv.d
 software/lms_ctr_bsp/obj/HAL/src/alt_exception_muldiv.o
 software/lms_ctr_bsp/obj/HAL/src/alt_exception_trap.d
 software/lms_ctr_bsp/obj/HAL/src/alt_exception_trap.o
 software/lms_ctr_bsp/obj/HAL/src/alt_execve.d
 software/lms_ctr_bsp/obj/HAL/src/alt_execve.o
 software/lms_ctr_bsp/obj/HAL/src/alt_exit.d
 software/lms_ctr_bsp/obj/HAL/src/alt_exit.o
 software/lms_ctr_bsp/obj/HAL/src/alt_fcntl.d
 software/lms_ctr_bsp/obj/HAL/src/alt_fcntl.o
 software/lms_ctr_bsp/obj/HAL/src/alt_fd_lock.d
 software/lms_ctr_bsp/obj/HAL/src/alt_fd_lock.o
 software/lms_ctr_bsp/obj/HAL/src/alt_fd_unlock.d
 software/lms_ctr_bsp/obj/HAL/src/alt_fd_unlock.o
 software/lms_ctr_bsp/obj/HAL/src/alt_find_dev.d
 software/lms_ctr_bsp/obj/HAL/src/alt_find_dev.o
 software/lms_ctr_bsp/obj/HAL/src/alt_find_file.d
 software/lms_ctr_bsp/obj/HAL/src/alt_find_file.o
 software/lms_ctr_bsp/obj/HAL/src/alt_flash_dev.d
 software/lms_ctr_bsp/obj/HAL/src/alt_flash_dev.o
 software/lms_ctr_bsp/obj/HAL/src/alt_fork.d
 software/lms_ctr_bsp/obj/HAL/src/alt_fork.o
 software/lms_ctr_bsp/obj/HAL/src/alt_fs_reg.d
 software/lms_ctr_bsp/obj/HAL/src/alt_fs_reg.o
 software/lms_ctr_bsp/obj/HAL/src/alt_fstat.d
 software/lms_ctr_bsp/obj/alt_sys_init.d
 software/lms_ctr_bsp/obj/alt_sys_init.o
 software/lms_ctr_bsp/obj/drivers/src/altera_avalon_spi.d
 software/lms_ctr_bsp/obj/drivers/src/altera_avalon_spi.o
 software/lms_ctr_bsp/obj/drivers/src/altera_avalon_sysid_qsys.d
 software/lms_ctr_bsp/obj/drivers/src/altera_avalon_sysid_qsys.o
 software/lms_ctr_bsp/obj/drivers/src/i2c_opencores.d
 software/lms_ctr_bsp/obj/drivers/src/i2c_opencores.o
 software/lms_ctr_bsp/public.mk
 software/lms_ctr_bsp/settings.bsp
 software/lms_ctr_bsp/system.h
 DDR2_1_pin_assigments_v01.tcl

[fileset rtl_files]
files =
 lms7_trx_top.vhd
 symbols/rx_synchronizers.vhd
 symbols/tx_synchronizers.vhd
 src/general/general_pkg.vhd
 src/tx_path_top/pulse_gen/synth/pulse_gen.vhd
 src/tx_path_top/fifo2diq/synth/txiq_ctrl.vhd
 src/tx_pll_top/synth/tx_pll_top.vhd
 src/rx_pll_top/synth/rx_pll_top.vhd
 src/altera_inst/lms7002_ddout.vhd
 src/tx_path_top/handshake_sync/synth/handshake_sync.vhd
 src/tx_path_top/tx_path/synth/tx_path_top.vhd
 src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd
 src/tx_path_top/packets2data/synth/packets2data_top.vhd
 src/tx_path_top/packets2data/synth/packets2data.vhd
 src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd
 src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd
 src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd
 src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd
 src/tx_path_top/fifo2diq/synth/txiq.vhd
 src/tx_path_top/fifo2diq/synth/fifo2diq.vhd
 src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd
 src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd
 src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd
 src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd
 src/general/bus_sync_reg.vhd
 src/altera_inst/lpm_cnt_inst.vhd
 src/altera_inst/lms7002_ddin.vhd
 src/altera_inst/fifo_inst.vhd
 src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd
 src/rx_path_top/rx_path/synth/rx_path_top.vhd
 src/rx_path_top/diq2fifo/synth/test_data_dd.vhd
 src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd
 src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd
 src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd
 src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd
 src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd
 src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd
 src/rx_path_top/diq2fifo/synth/rxiq.vhd
 src/rx_path_top/diq2fifo/synth/diq2fifo.vhd
 src/rx_path_top/data2packets/synth/data2packets_top.vhd
 src/rx_path_top/data2packets/synth/data2packets_fsm.vhd
 src/rx_path_top/data2packets/synth/data2packets.vhd
 src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd
 src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd
 src/rx_path_top/bit_pack/synth/bit_pack.vhd
 src/general/gpio_ctrl_top.vhd
 src/txiqmux/synth/txiqmux.vhd
 src/txiqmux/synth/txiq_tst_ptrn.vhd
 src/general/busy_delay.vhd
 src/nios_cpu/nios_cpu.vhd
 src/fx3/slaveFIFO5b/slaveFIFO5b.vhd
 src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd
 src/general/FX3_LED_ctrl.vhd
 src/revision/revision.vhd
 src/general/rstn_pulse.vhd
 src/wfm_ram_buffer/wfm_wcmd_fsm.vhd
 src/wfm_ram_buffer/wfm_rcmd_fsm.vhd
 src/wfm_ram_buffer/wfm_player_top.vhd
 src/wfm_ram_buffer/wfm_player.vhd
 src/wfm_ram_buffer/wfm_pct_gen.vhd
 src/wfm_ram_buffer/pct_payload_extrct.vhd
 src/wfm_ram_buffer/ddr2_data_check.vhd
 src/wfm_ram_buffer/LFSR.vhd
 src/wfm_ram_buffer/ddr2_cmdfifo_tst.vhd
 src/wfm_ram_buffer/DDR2_ctrl_top.vhd
 src/wfm_ram_buffer/DDR2_arb.vhd
 src/spi/pllcfg.vhd
 src/testing/pkt_tester.vhd
 src/general/my_busmux.vhd
 src/reg_phase_shift/simple_reg.vhd
 src/reg_phase_shift/phase_shift.vhd
 src/data_manipulation/decompress.vhd
 src/wfm_ram_buffer/sl_ctrl.vhd
 src/dyn_ps/pll_ps_cntrl.vhd
 src/pll_reconfig_ctrl/config_ctrl.vhd
 src/spi/miso_mux.vhd
 src/spi/mem_package.vhd
 src/spi/mcfg32wm_fsm.vhd
 src/spi/mcfg_components.vhd
#src/fx3/slaveFIFO2b_stream.vhd
 src/general/alive.vhd
 src/general/synchronizer.vhd
 src/general/capture_signal.vhd
 src/general/bus_synch.vhd
 src/testing/fx3_fifo_data.vhd
 src/pll_reconfig_ctrl/pll_reconfig_status.vhd
 src/spi/pllcfg_top.vhd
 src/spi/fpgacfg.vhd
 src/general/my_sw.vhd
 src/tx_modules/rd_tx_fifo.vhd
 src/self_test/ddr2_tester.vhd
 src/self_test/tstcfg.vhd
 src/general/FPGA_LED1_cntrl.vhd
 src/general/FPGA_LED2_ctrl.vhd
 src/self_test/clock_test.vhd
 src/self_test/clk_no_ref_test.vhd
 src/self_test/clk_with_ref_test.vhd
 src/self_test/singl_clk_with_ref_test.vhd
 src/self_test/transition_count.vhd
 src/stream/stream_switch.vhd
 src/general/sync_reg.vhd
 src/general/gpio_ctrl.vhd
 src/spi/periphcfg.vhd
 src/soc_wrapper.vhd
file_type=vhdlSource-93







