Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 21 22:59:11 2022
| Host         : DESKTOP-5PCB5FN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: sys_clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.323    -1477.887                    192                 6037        0.052        0.000                      0                 6037        2.867        0.000                       0                  2302  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                       ------------         ----------      --------------
my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_microblaze_clk_wiz_0_0                                           {0.000 5.000}        10.000          100.000         
  clkfbout_microblaze_clk_wiz_0_0                                           {0.000 5.000}        10.000          100.000         
my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
my_vga_clk/inst/clk_in1                                                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_vga                                                      {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_vga                                                      {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_microblaze_clk_wiz_0_0                                                 2.129        0.000                      0                 5031        0.052        0.000                      0                 5031        3.750        0.000                       0                  1910  
  clkfbout_microblaze_clk_wiz_0_0                                                                                                                                                                                             7.845        0.000                       0                     3  
my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.876        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   233  
my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.110        0.000                      0                   46        0.397        0.000                      0                   46       16.166        0.000                       0                    39  
my_vga_clk/inst/clk_in1                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_vga                                                           -3.463     -482.042                    188                  738        0.247        0.000                      0                  738        2.867        0.000                       0                   112  
  clkfbout_clk_wiz_vga                                                                                                                                                                                                       37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_microblaze_clk_wiz_0_0  clk_out1_clk_wiz_vga                  -9.323    -1446.674                    160                  160        0.162        0.000                      0                  160  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_clk_wiz_0_0
  To Clock:  clk_out1_microblaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@10.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 2.539ns (36.299%)  route 4.456ns (63.701%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574     1.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.561     1.561    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y14         FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     2.079 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.428     3.507    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y2          LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     3.631    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.181 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.181    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.295    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.409    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.523    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.637    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.751    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.865    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.199 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.036     6.236    my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329     6.565 r  my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[3]_INST_0/O
                         net (fo=2, routed)           1.992     8.556    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y1          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.455    11.455    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.492    11.492    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.008    11.500    
                         clock uncertainty           -0.074    11.425    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740    10.685    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.685    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@10.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 2.541ns (36.471%)  route 4.426ns (63.529%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574     1.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.561     1.561    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y14         FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     2.079 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.428     3.507    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y2          LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     3.631    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.181 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.181    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.295    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.409    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.523    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.637    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.751    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.865    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.199 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           0.982     6.181    my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.331     6.512 r  my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=2, routed)           2.017     8.529    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y3          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.455    11.455    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.483    11.483    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.008    11.491    
                         clock uncertainty           -0.074    11.416    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740    10.676    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@10.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.949ns (27.848%)  route 5.050ns (72.152%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574     1.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.566     1.566    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X31Y1          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.456     2.022 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.349     3.371    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.153     3.524 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.465     3.990    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.331     4.321 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.625     4.945    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y0          AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     5.830 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           1.064     6.895    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.546     8.565    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y0          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.455    11.455    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.494    11.494    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.008    11.502    
                         clock uncertainty           -0.074    11.427    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.984    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@10.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 0.766ns (10.411%)  route 6.591ns (89.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574     1.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.626     1.626    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X60Y18         FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     2.144 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=670, routed)         6.006     8.151    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.275 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_3/O
                         net (fo=1, routed)           0.585     8.860    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_3_n_0
    SLICE_X32Y0          LUT6 (Prop_lut6_I4_O)        0.124     8.984 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     8.984    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X32Y0          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.455    11.455    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.446    11.446    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y0          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C
                         clock pessimism              0.008    11.454    
                         clock uncertainty           -0.074    11.380    
    SLICE_X32Y0          FDRE (Setup_fdre_C_D)        0.029    11.409    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg
  -------------------------------------------------------------------
                         required time                         11.409    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@10.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.994ns (30.204%)  route 4.608ns (69.796%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574     1.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.563     1.563    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X37Y9          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456     2.019 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.153     3.172    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X36Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.296 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     3.296    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.846 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.846    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.960 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.960    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.074 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.074    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.345 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.166     5.511    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_hold_reg
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.365     5.876 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=9, routed)           2.289     8.165    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y3          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.455    11.455    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.486    11.486    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.008    11.494    
                         clock uncertainty           -0.074    11.419    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.782    10.637    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@10.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.949ns (28.088%)  route 4.990ns (71.912%))
  Logic Levels:           4  (AND2B1L=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574     1.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.566     1.566    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X31Y1          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.456     2.022 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_reg/Q
                         net (fo=8, routed)           1.349     3.371    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.153     3.524 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_i_1/O
                         net (fo=5, routed)           0.465     3.990    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.331     4.321 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.625     4.945    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y0          AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     5.830 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           1.064     6.895    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.487     8.505    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y1          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.455    11.455    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.493    11.493    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.008    11.501    
                         clock uncertainty           -0.074    11.426    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.983    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@10.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 2.487ns (34.261%)  route 4.772ns (65.739%))
  Logic Levels:           12  (CARRY4=9 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574     1.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.570     1.570    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y2          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.518     2.088 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/Q
                         net (fo=90, routed)          2.559     4.647    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/I1
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.771 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     4.771    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/lopt_9
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.172 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.172    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/LOCKSTEP_Out_reg[3035]
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.286    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/LOCKSTEP_Out_reg[3031]
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.400    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/LOCKSTEP_Out_reg[3027]_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.514    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/LOCKSTEP_Out_reg[3023]_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.628    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/LOCKSTEP_Out_reg[3019]
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.742 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.742    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/LOCKSTEP_Out_reg[3015]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.856    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I/LOCKSTEP_Out_reg[3011]
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.970    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I/LO
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.193 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I/Using_FPGA.Native_I2_CARRY4/O[0]
                         net (fo=1, routed)           0.403     6.597    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Out_reg[3007][23]
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.299     6.896 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_New_Reg_Value[0]_INST_0/O
                         net (fo=8, routed)           0.924     7.819    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/EX_Branch_CMP_Op1_reg[0]_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_2__24/O
                         net (fo=2, routed)           0.886     8.829    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[31]
    SLICE_X36Y4          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.455    11.455    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.445    11.445    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y4          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y4          FDRE (Setup_fdre_C_D)       -0.067    11.312    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.312    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@10.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.742ns (25.149%)  route 5.185ns (74.851%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574     1.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.567     1.567    my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X41Y1          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.438     2.462    my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Rdy
    SLICE_X41Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.586 r  my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=3, routed)           1.041     3.627    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X54Y3          LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__25/O
                         net (fo=1, routed)           1.168     4.918    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X35Y0          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.529     5.447 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     5.447    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/E[0]
    SLICE_X35Y0          AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     5.832 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           1.064     6.897    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X29Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.021 r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.473     8.494    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y1          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.455    11.455    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.492    11.492    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.008    11.500    
                         clock uncertainty           -0.074    11.425    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.982    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@10.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.513ns (36.983%)  route 4.282ns (63.017%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574     1.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.561     1.561    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X42Y14         FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     2.079 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.428     3.507    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y2          LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     3.631    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.181 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.181    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.295    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.409    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.523    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.637    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.751    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.865    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.199 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.036     6.236    my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.303     6.539 r  my_microblaze/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0/O
                         net (fo=2, routed)           1.818     8.356    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.455    11.455    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.493    11.493    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.008    11.501    
                         clock uncertainty           -0.074    11.426    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.894    my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@10.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.488ns (34.968%)  route 4.627ns (65.032%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574     1.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.570     1.570    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y2          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.518     2.088 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/Q
                         net (fo=90, routed)          2.559     4.647    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/I1
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.771 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     4.771    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/lopt_9
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.172 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.172    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/LOCKSTEP_Out_reg[3035]
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.286    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/LOCKSTEP_Out_reg[3031]
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.400    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/LOCKSTEP_Out_reg[3027]_1
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.514    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/LOCKSTEP_Out_reg[3023]_1
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.628    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/LOCKSTEP_Out_reg[3019]
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.742 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.742    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/LOCKSTEP_Out_reg[3015]
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.856    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I/LOCKSTEP_Out_reg[3011]
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.190 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=1, routed)           0.407     6.598    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Out_reg[3007][20]
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.303     6.901 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_New_Reg_Value[3]_INST_0/O
                         net (fo=8, routed)           0.465     7.366    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/EX_Branch_CMP_Op1_reg[3]_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.490 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__13/O
                         net (fo=2, routed)           1.195     8.686    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[28]
    SLICE_X36Y4          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.455    11.455    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.445    11.445    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y4          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[3]/C
                         clock pessimism              0.008    11.453    
                         clock uncertainty           -0.074    11.379    
    SLICE_X36Y4          FDRE (Setup_fdre_C_D)       -0.108    11.271    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  2.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.226%)  route 0.207ns (61.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.564     0.564    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X36Y0          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDRE (Prop_fdre_C_Q)         0.128     0.692 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/Q
                         net (fo=2, routed)           0.207     0.898    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sample_synced[7]
    SLICE_X28Y0          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.816     0.816    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.834     0.834    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y0          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[7]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X28Y0          FDRE (Hold_fdre_C_D)         0.018     0.847    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.497%)  route 0.123ns (46.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.563     0.563    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X37Y4          FDSE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDSE (Prop_fdse_C_Q)         0.141     0.704 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/Q
                         net (fo=4, routed)           0.123     0.826    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S37_in
    SLICE_X38Y3          SRL16E                                       r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.816     0.816    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.832     0.832    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y3          SRL16E                                       r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.762    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_LWX_SWX_instr.ex_reservation_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.498%)  route 0.273ns (59.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.562     0.562    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst/Clk
    SLICE_X35Y4          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.273     0.976    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst/ex_is_lwx_instr_s
    SLICE_X39Y1          LUT5 (Prop_lut5_I1_O)        0.045     1.021 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst/Using_LWX_SWX_instr.ex_reservation_i_1/O
                         net (fo=1, routed)           0.000     1.021    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst_n_1
    SLICE_X39Y1          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_LWX_SWX_instr.ex_reservation_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.816     0.816    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.833     0.833    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y1          FDRE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_LWX_SWX_instr.ex_reservation_reg/C
                         clock pessimism             -0.005     0.828    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.091     0.919    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_LWX_SWX_instr.ex_reservation_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.291%)  route 0.177ns (55.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.595     0.595    my_microblaze/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X63Y3          FDRE                                         r  my_microblaze/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  my_microblaze/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.177     0.913    my_microblaze/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X64Y4          SRL16E                                       r  my_microblaze/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.816     0.816    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.866     0.866    my_microblaze/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X64Y4          SRL16E                                       r  my_microblaze/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.255     0.611    
    SLICE_X64Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.794    my_microblaze/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.594     0.594    my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X63Y7          FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     0.790    my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_6
    SLICE_X63Y7          FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.816     0.816    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.865     0.865    my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X63Y7          FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.271     0.594    
    SLICE_X63Y7          FDRE (Hold_fdre_C_D)         0.075     0.669    my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.591     0.591    my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X65Y15         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     0.787    my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_8
    SLICE_X65Y15         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.816     0.816    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.860     0.860    my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X65Y15         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.269     0.591    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.075     0.666    my_microblaze/microblaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.586     0.586    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X65Y20         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     0.782    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_12
    SLICE_X65Y20         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.816     0.816    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.855     0.855    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X65Y20         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.269     0.586    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.075     0.661    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.590     0.590    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X59Y13         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     0.786    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_16
    SLICE_X59Y13         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.816     0.816    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.859     0.859    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X59Y13         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.269     0.590    
    SLICE_X59Y13         FDRE (Hold_fdre_C_D)         0.075     0.665    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.590     0.590    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X61Y13         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     0.786    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_18
    SLICE_X61Y13         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.816     0.816    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.859     0.859    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X61Y13         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.269     0.590    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.075     0.665    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.592     0.592    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X61Y11         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     0.788    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_19
    SLICE_X61Y11         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.816     0.816    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.862     0.862    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X61Y11         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.270     0.592    
    SLICE_X61Y11         FDRE (Hold_fdre_C_D)         0.075     0.667    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblaze_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      my_microblaze/microblaze_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y2      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y2      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y3      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9      my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microblaze_clk_wiz_0_0
  To Clock:  clkfbout_microblaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microblaze_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    my_microblaze/microblaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.876ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.712ns  (logic 0.733ns (19.747%)  route 2.979ns (80.253%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 36.480 - 33.333 ) 
    Source Clock Delay      (SCD):    3.584ns = ( 20.250 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.864    18.531    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.627 f  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.623    20.250    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y21         FDRE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.459    20.709 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.168    21.877    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.001 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.811    23.812    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y3          LUT4 (Prop_lut4_I3_O)        0.150    23.962 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.962    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X57Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.602    34.935    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.026 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.453    36.480    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.347    36.827    
                         clock uncertainty           -0.035    36.791    
    SLICE_X57Y3          FDCE (Setup_fdce_C_D)        0.047    36.838    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.838    
                         arrival time                         -23.962    
  -------------------------------------------------------------------
                         slack                                 12.876    

Slack (MET) :             12.889ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.685ns  (logic 0.707ns (19.187%)  route 2.978ns (80.813%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 36.481 - 33.333 ) 
    Source Clock Delay      (SCD):    3.584ns = ( 20.250 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.864    18.531    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.627 f  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.623    20.250    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y21         FDRE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.459    20.709 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.168    21.877    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.001 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.810    23.811    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y1          LUT3 (Prop_lut3_I2_O)        0.124    23.935 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.935    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X57Y1          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.602    34.935    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.026 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.454    36.481    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y1          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.347    36.828    
                         clock uncertainty           -0.035    36.792    
    SLICE_X57Y1          FDCE (Setup_fdce_C_D)        0.032    36.824    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.824    
                         arrival time                         -23.935    
  -------------------------------------------------------------------
                         slack                                 12.889    

Slack (MET) :             12.917ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.673ns  (logic 0.733ns (19.959%)  route 2.940ns (80.041%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 36.481 - 33.333 ) 
    Source Clock Delay      (SCD):    3.584ns = ( 20.250 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.864    18.531    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.627 f  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.623    20.250    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y21         FDRE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.459    20.709 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.168    21.877    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.001 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.772    23.773    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y2          LUT5 (Prop_lut5_I4_O)        0.150    23.923 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.923    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X57Y2          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.602    34.935    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.026 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.454    36.481    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y2          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.347    36.828    
                         clock uncertainty           -0.035    36.792    
    SLICE_X57Y2          FDCE (Setup_fdce_C_D)        0.047    36.839    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                         -23.923    
  -------------------------------------------------------------------
                         slack                                 12.917    

Slack (MET) :             12.929ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.645ns  (logic 0.707ns (19.399%)  route 2.938ns (80.601%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 36.481 - 33.333 ) 
    Source Clock Delay      (SCD):    3.584ns = ( 20.250 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.864    18.531    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.627 f  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.623    20.250    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y21         FDRE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.459    20.709 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.168    21.877    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.001 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.770    23.771    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y2          LUT6 (Prop_lut6_I5_O)        0.124    23.895 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.895    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X57Y2          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.602    34.935    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.026 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.454    36.481    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y2          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.347    36.828    
                         clock uncertainty           -0.035    36.792    
    SLICE_X57Y2          FDCE (Setup_fdce_C_D)        0.031    36.823    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.823    
                         arrival time                         -23.895    
  -------------------------------------------------------------------
                         slack                                 12.929    

Slack (MET) :             13.010ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.563ns  (logic 0.707ns (19.840%)  route 2.856ns (80.160%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 36.481 - 33.333 ) 
    Source Clock Delay      (SCD):    3.584ns = ( 20.250 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.864    18.531    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.627 f  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.623    20.250    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y21         FDRE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.459    20.709 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.168    21.877    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.001 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.689    23.690    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y2          LUT3 (Prop_lut3_I2_O)        0.124    23.814 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.814    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X57Y2          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.602    34.935    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.026 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.454    36.481    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y2          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.347    36.828    
                         clock uncertainty           -0.035    36.792    
    SLICE_X57Y2          FDCE (Setup_fdce_C_D)        0.031    36.823    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.823    
                         arrival time                         -23.814    
  -------------------------------------------------------------------
                         slack                                 13.010    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.561ns  (logic 0.707ns (19.851%)  route 2.854ns (80.149%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 36.480 - 33.333 ) 
    Source Clock Delay      (SCD):    3.584ns = ( 20.250 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.864    18.531    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.627 f  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.623    20.250    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y21         FDRE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.459    20.709 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.168    21.877    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.001 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.687    23.688    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y3          LUT2 (Prop_lut2_I0_O)        0.124    23.812 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.812    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X57Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.602    34.935    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.026 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.453    36.480    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.347    36.827    
                         clock uncertainty           -0.035    36.791    
    SLICE_X57Y3          FDCE (Setup_fdce_C_D)        0.031    36.822    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.822    
                         arrival time                         -23.812    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.025ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.592ns  (logic 0.736ns (20.487%)  route 2.856ns (79.513%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 36.481 - 33.333 ) 
    Source Clock Delay      (SCD):    3.584ns = ( 20.250 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.864    18.531    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.627 f  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.623    20.250    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y21         FDRE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.459    20.709 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.168    21.877    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.001 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.689    23.690    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y2          LUT4 (Prop_lut4_I3_O)        0.153    23.843 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.843    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X57Y2          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.602    34.935    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.026 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.454    36.481    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y2          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.347    36.828    
                         clock uncertainty           -0.035    36.792    
    SLICE_X57Y2          FDCE (Setup_fdce_C_D)        0.075    36.867    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.867    
                         arrival time                         -23.843    
  -------------------------------------------------------------------
                         slack                                 13.025    

Slack (MET) :             13.027ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.589ns  (logic 0.735ns (20.476%)  route 2.854ns (79.524%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 36.480 - 33.333 ) 
    Source Clock Delay      (SCD):    3.584ns = ( 20.250 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.864    18.531    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.627 f  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.623    20.250    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y21         FDRE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.459    20.709 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.168    21.877    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.001 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.687    23.688    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y3          LUT3 (Prop_lut3_I2_O)        0.152    23.840 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.840    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X57Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.602    34.935    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.026 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.453    36.480    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.347    36.827    
                         clock uncertainty           -0.035    36.791    
    SLICE_X57Y3          FDCE (Setup_fdce_C_D)        0.075    36.866    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.866    
                         arrival time                         -23.840    
  -------------------------------------------------------------------
                         slack                                 13.027    

Slack (MET) :             13.411ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.766ns (25.542%)  route 2.233ns (74.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns = ( 19.866 - 16.667 ) 
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.864     1.864    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.960 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.619     3.580    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     4.098 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.960     5.057    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[5]
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.181 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.798     5.979    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.103 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.475     6.579    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X58Y21         FDRE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.602    18.269    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.360 f  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.506    19.866    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y21         FDRE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.361    20.227    
                         clock uncertainty           -0.035    20.192    
    SLICE_X58Y21         FDRE (Setup_fdre_C_CE)      -0.202    19.990    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 13.411    

Slack (MET) :             14.704ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.985ns  (logic 0.707ns (35.619%)  route 1.278ns (64.381%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns = ( 36.533 - 33.333 ) 
    Source Clock Delay      (SCD):    3.584ns = ( 20.250 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.864    18.531    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.627 f  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.623    20.250    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X58Y21         FDRE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.459    20.709 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.687    21.396    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X59Y21         LUT6 (Prop_lut6_I4_O)        0.124    21.520 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.591    22.111    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.124    22.235 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.235    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X60Y21         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.602    34.935    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.026 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.506    36.533    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y21         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.361    36.894    
                         clock uncertainty           -0.035    36.858    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.081    36.939    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.939    
                         arrival time                         -22.235    
  -------------------------------------------------------------------
                         slack                                 14.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.751     0.751    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.777 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.330    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X39Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     1.471 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.527    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X39Y22         FDPE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.868     0.868    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.897 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.716    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X39Y22         FDPE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.386     1.330    
    SLICE_X39Y22         FDPE (Hold_fdpe_C_D)         0.075     1.405    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.751     0.751    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.777 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.330    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y21         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.141     1.471 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.071     1.541    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X28Y21         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.868     0.868    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.897 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.718    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y21         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                         clock pessimism             -0.375     1.343    
    SLICE_X28Y21         FDCE (Hold_fdce_C_D)         0.046     1.389    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.751     0.751    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.777 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.330    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X37Y21         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     1.471 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/Q
                         net (fo=1, routed)           0.100     1.571    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12_n_0
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.616 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.616    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0_n_0
    SLICE_X38Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.868     0.868    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.897 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.716    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X38Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                         clock pessimism             -0.373     1.343    
    SLICE_X38Y22         FDCE (Hold_fdce_C_D)         0.120     1.463    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.433%)  route 0.338ns (70.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.751     0.751    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.777 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.341    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X32Y1          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.141     1.482 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.338     1.820    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X37Y1          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.868     0.868    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.897 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.730    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y1          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.125     1.605    
    SLICE_X37Y1          FDCE (Hold_fdce_C_D)         0.061     1.666    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.751     0.751    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.777 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.330    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X38Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.164     1.494 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.550    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X38Y22         FDPE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.868     0.868    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.897 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.716    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X38Y22         FDPE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.386     1.330    
    SLICE_X38Y22         FDPE (Hold_fdpe_C_D)         0.060     1.390    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.751     0.751    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.777 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.595     1.372    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X58Y1          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDCE (Prop_fdce_C_Q)         0.141     1.513 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.119     1.632    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X58Y0          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.868     0.868    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.897 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.865     1.762    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y0          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.374     1.388    
    SLICE_X58Y0          FDCE (Hold_fdce_C_D)         0.070     1.458    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.751     0.751    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.777 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.330    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y21         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.141     1.471 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.122     1.593    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X29Y20         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.868     0.868    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.897 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.719    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y20         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.374     1.345    
    SLICE_X29Y20         FDCE (Hold_fdce_C_D)         0.072     1.417    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.751     0.751    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.777 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.330    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y21         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.141     1.471 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.121     1.592    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X28Y22         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.868     0.868    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.897 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.820     1.717    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y22         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.374     1.343    
    SLICE_X28Y22         FDCE (Hold_fdce_C_D)         0.070     1.413    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.104%)  route 0.130ns (47.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.751     0.751    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.777 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.331    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y20         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.141     1.472 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.130     1.601    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[9]
    SLICE_X28Y21         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.868     0.868    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.897 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.718    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y21         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                         clock pessimism             -0.374     1.344    
    SLICE_X28Y21         FDCE (Hold_fdce_C_D)         0.075     1.419    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.751     0.751    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.777 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.330    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y21         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.141     1.471 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.121     1.592    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X28Y22         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.868     0.868    my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.897 r  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.820     1.717    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y22         FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.374     1.343    
    SLICE_X28Y22         FDCE (Hold_fdce_C_D)         0.066     1.409    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  my_microblaze/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X58Y21   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X59Y24   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X61Y23   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X61Y21   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X61Y19   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X61Y19   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X61Y21   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X61Y21   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X61Y21   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y23   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y23   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y23   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y0    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y0    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y1    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y1    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y1    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y0    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y0    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y0    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y0    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y1    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y1    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y1    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y0    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y0    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X56Y15   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X56Y15   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X56Y15   my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.110ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.778ns  (logic 0.970ns (16.787%)  route 4.808ns (83.213%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 34.766 - 33.333 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 18.577 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.910    18.577    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.362    18.939 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.133    20.072    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.153    20.225 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.963    21.188    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.331    21.519 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.670    22.189    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.313 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           2.042    24.355    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y4          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.433    34.766    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y4          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.032    34.798    
                         clock uncertainty           -0.035    34.763    
    SLICE_X28Y4          FDCE (Setup_fdce_C_CE)      -0.298    34.465    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.465    
                         arrival time                         -24.355    
  -------------------------------------------------------------------
                         slack                                 10.110    

Slack (MET) :             10.256ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.252ns  (logic 0.970ns (18.468%)  route 4.282ns (81.532%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 34.386 - 33.333 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 18.577 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.910    18.577    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.362    18.939 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.133    20.072    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.153    20.225 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.963    21.188    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.331    21.519 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.670    22.189    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.313 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.516    23.829    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y9          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.053    34.386    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y9          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.032    34.418    
                         clock uncertainty           -0.035    34.383    
    SLICE_X29Y9          FDCE (Setup_fdce_C_CE)      -0.298    34.085    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.085    
                         arrival time                         -23.829    
  -------------------------------------------------------------------
                         slack                                 10.256    

Slack (MET) :             10.256ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.252ns  (logic 0.970ns (18.468%)  route 4.282ns (81.532%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 34.386 - 33.333 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 18.577 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.910    18.577    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.362    18.939 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.133    20.072    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.153    20.225 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.963    21.188    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.331    21.519 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.670    22.189    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.313 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.516    23.829    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y9          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.053    34.386    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y9          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.032    34.418    
                         clock uncertainty           -0.035    34.383    
    SLICE_X29Y9          FDCE (Setup_fdce_C_CE)      -0.298    34.085    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.085    
                         arrival time                         -23.829    
  -------------------------------------------------------------------
                         slack                                 10.256    

Slack (MET) :             10.256ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.252ns  (logic 0.970ns (18.468%)  route 4.282ns (81.532%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 34.386 - 33.333 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 18.577 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.910    18.577    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.362    18.939 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.133    20.072    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.153    20.225 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.963    21.188    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.331    21.519 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.670    22.189    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.313 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.516    23.829    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y9          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.053    34.386    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y9          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.032    34.418    
                         clock uncertainty           -0.035    34.383    
    SLICE_X29Y9          FDCE (Setup_fdce_C_CE)      -0.298    34.085    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.085    
                         arrival time                         -23.829    
  -------------------------------------------------------------------
                         slack                                 10.256    

Slack (MET) :             10.576ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.074ns  (logic 0.970ns (19.116%)  route 4.104ns (80.884%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 34.526 - 33.333 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 18.577 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.910    18.577    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.362    18.939 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.133    20.072    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.153    20.225 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.963    21.188    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.331    21.519 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.670    22.189    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.313 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.338    23.651    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y8          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.193    34.526    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y8          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.032    34.558    
                         clock uncertainty           -0.035    34.523    
    SLICE_X30Y8          FDCE (Setup_fdce_C_CE)      -0.295    34.228    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.228    
                         arrival time                         -23.651    
  -------------------------------------------------------------------
                         slack                                 10.576    

Slack (MET) :             10.720ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.311ns  (logic 0.970ns (18.262%)  route 4.341ns (81.738%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 34.907 - 33.333 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 18.577 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.910    18.577    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.362    18.939 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.133    20.072    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.153    20.225 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.963    21.188    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.331    21.519 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.670    22.189    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.313 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.576    23.888    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.574    34.907    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.032    34.939    
                         clock uncertainty           -0.035    34.904    
    SLICE_X30Y3          FDCE (Setup_fdce_C_CE)      -0.295    34.609    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.609    
                         arrival time                         -23.888    
  -------------------------------------------------------------------
                         slack                                 10.720    

Slack (MET) :             10.727ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.279ns  (logic 0.970ns (18.373%)  route 4.309ns (81.627%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 34.884 - 33.333 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 18.577 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.910    18.577    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.362    18.939 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.133    20.072    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.153    20.225 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.963    21.188    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.331    21.519 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.670    22.189    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.313 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.544    23.856    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.551    34.884    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.032    34.916    
                         clock uncertainty           -0.035    34.881    
    SLICE_X28Y3          FDCE (Setup_fdce_C_CE)      -0.298    34.583    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.583    
                         arrival time                         -23.856    
  -------------------------------------------------------------------
                         slack                                 10.727    

Slack (MET) :             10.826ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.454ns  (logic 0.970ns (17.784%)  route 4.484ns (82.216%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 35.156 - 33.333 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 18.577 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.910    18.577    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.362    18.939 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.133    20.072    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.153    20.225 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.963    21.188    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.331    21.519 f  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.670    22.189    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.313 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.719    24.031    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.823    35.156    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y3          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.032    35.188    
                         clock uncertainty           -0.035    35.153    
    SLICE_X34Y3          FDCE (Setup_fdce_C_CE)      -0.295    34.858    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.858    
                         arrival time                         -24.031    
  -------------------------------------------------------------------
                         slack                                 10.826    

Slack (MET) :             11.852ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.052ns  (logic 0.818ns (16.192%)  route 4.234ns (83.808%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 35.738 - 33.333 ) 
    Source Clock Delay      (SCD):    2.028ns = ( 18.694 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.028    18.694    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.340    19.034 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.939    20.973    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.150    21.123 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           1.190    22.313    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X57Y14         LUT5 (Prop_lut5_I1_O)        0.328    22.641 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.105    23.746    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X59Y4          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.405    35.738    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y4          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.193    35.931    
                         clock uncertainty           -0.035    35.896    
    SLICE_X59Y4          FDCE (Setup_fdce_C_CE)      -0.298    35.598    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.598    
                         arrival time                         -23.746    
  -------------------------------------------------------------------
                         slack                                 11.852    

Slack (MET) :             11.852ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.052ns  (logic 0.818ns (16.192%)  route 4.234ns (83.808%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 35.738 - 33.333 ) 
    Source Clock Delay      (SCD):    2.028ns = ( 18.694 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.028    18.694    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.340    19.034 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.939    20.973    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.150    21.123 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           1.190    22.313    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X57Y14         LUT5 (Prop_lut5_I1_O)        0.328    22.641 r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.105    23.746    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X59Y4          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.405    35.738    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y4          FDCE                                         r  my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.193    35.931    
                         clock uncertainty           -0.035    35.896    
    SLICE_X59Y4          FDCE (Setup_fdce_C_CE)      -0.298    35.598    my_microblaze/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.598    
                         arrival time                         -23.746    
  -------------------------------------------------------------------
                         slack                                 11.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.782ns  (logic 0.157ns (20.070%)  route 0.625ns (79.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 17.607 - 16.667 ) 
    Source Clock Delay      (SCD):    0.435ns = ( 17.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.435    17.101    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.112    17.213 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.218    17.431    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X44Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.476 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.408    17.884    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.940    17.607    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.047    17.560    
    SLICE_X56Y22         FDCE (Hold_fdce_C_CE)       -0.073    17.487    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.487    
                         arrival time                          17.884    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.782ns  (logic 0.157ns (20.070%)  route 0.625ns (79.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 17.607 - 16.667 ) 
    Source Clock Delay      (SCD):    0.435ns = ( 17.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.435    17.101    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.112    17.213 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.218    17.431    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X44Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.476 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.408    17.884    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.940    17.607    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.047    17.560    
    SLICE_X56Y22         FDCE (Hold_fdce_C_CE)       -0.073    17.487    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.487    
                         arrival time                          17.884    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.782ns  (logic 0.157ns (20.070%)  route 0.625ns (79.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 17.607 - 16.667 ) 
    Source Clock Delay      (SCD):    0.435ns = ( 17.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.435    17.101    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.112    17.213 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.218    17.431    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X44Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.476 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.408    17.884    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.940    17.607    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.047    17.560    
    SLICE_X56Y22         FDCE (Hold_fdce_C_CE)       -0.073    17.487    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.487    
                         arrival time                          17.884    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.910ns  (logic 0.157ns (17.259%)  route 0.753ns (82.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns = ( 17.649 - 16.667 ) 
    Source Clock Delay      (SCD):    0.435ns = ( 17.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.435    17.101    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.112    17.213 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.218    17.431    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X44Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.476 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.535    18.011    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X57Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.983    17.649    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.047    17.602    
    SLICE_X57Y23         FDCE (Hold_fdce_C_CE)       -0.075    17.527    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.527    
                         arrival time                          18.011    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.910ns  (logic 0.157ns (17.259%)  route 0.753ns (82.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns = ( 17.649 - 16.667 ) 
    Source Clock Delay      (SCD):    0.435ns = ( 17.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.435    17.101    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.112    17.213 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.218    17.431    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X44Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.476 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.535    18.011    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X57Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.983    17.649    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.047    17.602    
    SLICE_X57Y23         FDCE (Hold_fdce_C_CE)       -0.075    17.527    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.527    
                         arrival time                          18.011    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.090ns  (logic 0.157ns (14.408%)  route 0.933ns (85.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns = ( 17.748 - 16.667 ) 
    Source Clock Delay      (SCD):    0.435ns = ( 17.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.435    17.101    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.112    17.213 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.218    17.431    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X44Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.476 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.715    18.191    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.081    17.748    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.047    17.701    
    SLICE_X58Y22         FDCE (Hold_fdce_C_CE)       -0.075    17.626    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.626    
                         arrival time                          18.191    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.090ns  (logic 0.157ns (14.408%)  route 0.933ns (85.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns = ( 17.748 - 16.667 ) 
    Source Clock Delay      (SCD):    0.435ns = ( 17.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.435    17.101    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.112    17.213 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.218    17.431    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X44Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.476 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.715    18.191    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.081    17.748    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.047    17.701    
    SLICE_X58Y22         FDCE (Hold_fdce_C_CE)       -0.075    17.626    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.626    
                         arrival time                          18.191    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.090ns  (logic 0.157ns (14.408%)  route 0.933ns (85.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns = ( 17.748 - 16.667 ) 
    Source Clock Delay      (SCD):    0.435ns = ( 17.101 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.435    17.101    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.112    17.213 f  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.218    17.431    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X44Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.476 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.715    18.191    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.081    17.748    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y22         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.047    17.701    
    SLICE_X58Y22         FDCE (Hold_fdce_C_CE)       -0.075    17.626    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.626    
                         arrival time                          18.191    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.197ns (29.845%)  route 0.463ns (70.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.045     1.045    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.099     1.144 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.463     1.607    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.098     1.705 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.705    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X59Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.179     1.179    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.134     1.045    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.071     1.116    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.157ns (20.483%)  route 0.610ns (79.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.045     1.045    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.112     1.157 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.610     1.766    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.811 r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.811    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X59Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.179     1.179    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.134     1.045    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.055     1.100    my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.712    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { my_microblaze/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y23  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y23  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y19  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X57Y23  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y23  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y23  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y23  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y23  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y19  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y22  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X59Y23  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X59Y23  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X59Y23  my_microblaze/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  my_vga_clk/inst/clk_in1
  To Clock:  my_vga_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_vga_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_vga_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_vga_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_vga
  To Clock:  clk_out1_clk_wiz_vga

Setup :          188  Failing Endpoints,  Worst Slack       -3.463ns,  Total Violation     -482.042ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 my_vga/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/noot_addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_vga rise@6.734ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 5.744ns (65.766%)  route 2.990ns (34.234%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.266 - 6.734 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575     1.575    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560     1.560    my_vga/clk_out1
    SLICE_X56Y18         FDRE                                         r  my_vga/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  my_vga/vcount_reg[5]/Q
                         net (fo=24, routed)          2.097     4.176    my_vga/vcount[5]
    SLICE_X54Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.300 r  my_vga/noot_addr1_i_14/O
                         net (fo=1, routed)           0.000     4.300    my_vga/noot_addr1_i_14_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.833 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.833    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.959    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.198 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882     6.079    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.213    10.292 r  my_vga/noot_addr1/PCOUT[0]
                         net (fo=1, routed)           0.002    10.294    my_vga/noot_addr1_n_153
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457     8.191    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532     8.266    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.080     8.346    
                         clock uncertainty           -0.114     8.232    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.832    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 my_vga/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/noot_addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_vga rise@6.734ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 5.744ns (65.766%)  route 2.990ns (34.234%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.266 - 6.734 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575     1.575    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560     1.560    my_vga/clk_out1
    SLICE_X56Y18         FDRE                                         r  my_vga/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  my_vga/vcount_reg[5]/Q
                         net (fo=24, routed)          2.097     4.176    my_vga/vcount[5]
    SLICE_X54Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.300 r  my_vga/noot_addr1_i_14/O
                         net (fo=1, routed)           0.000     4.300    my_vga/noot_addr1_i_14_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.833 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.833    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.959    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.198 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882     6.079    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.213    10.292 r  my_vga/noot_addr1/PCOUT[10]
                         net (fo=1, routed)           0.002    10.294    my_vga/noot_addr1_n_143
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457     8.191    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532     8.266    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.080     8.346    
                         clock uncertainty           -0.114     8.232    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.832    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 my_vga/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/noot_addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_vga rise@6.734ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 5.744ns (65.766%)  route 2.990ns (34.234%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.266 - 6.734 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575     1.575    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560     1.560    my_vga/clk_out1
    SLICE_X56Y18         FDRE                                         r  my_vga/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  my_vga/vcount_reg[5]/Q
                         net (fo=24, routed)          2.097     4.176    my_vga/vcount[5]
    SLICE_X54Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.300 r  my_vga/noot_addr1_i_14/O
                         net (fo=1, routed)           0.000     4.300    my_vga/noot_addr1_i_14_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.833 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.833    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.959    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.198 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882     6.079    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.213    10.292 r  my_vga/noot_addr1/PCOUT[11]
                         net (fo=1, routed)           0.002    10.294    my_vga/noot_addr1_n_142
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457     8.191    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532     8.266    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.080     8.346    
                         clock uncertainty           -0.114     8.232    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.832    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 my_vga/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/noot_addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_vga rise@6.734ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 5.744ns (65.766%)  route 2.990ns (34.234%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.266 - 6.734 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575     1.575    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560     1.560    my_vga/clk_out1
    SLICE_X56Y18         FDRE                                         r  my_vga/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  my_vga/vcount_reg[5]/Q
                         net (fo=24, routed)          2.097     4.176    my_vga/vcount[5]
    SLICE_X54Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.300 r  my_vga/noot_addr1_i_14/O
                         net (fo=1, routed)           0.000     4.300    my_vga/noot_addr1_i_14_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.833 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.833    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.959    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.198 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882     6.079    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.213    10.292 r  my_vga/noot_addr1/PCOUT[12]
                         net (fo=1, routed)           0.002    10.294    my_vga/noot_addr1_n_141
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457     8.191    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532     8.266    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.080     8.346    
                         clock uncertainty           -0.114     8.232    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.832    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 my_vga/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/noot_addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_vga rise@6.734ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 5.744ns (65.766%)  route 2.990ns (34.234%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.266 - 6.734 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575     1.575    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560     1.560    my_vga/clk_out1
    SLICE_X56Y18         FDRE                                         r  my_vga/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  my_vga/vcount_reg[5]/Q
                         net (fo=24, routed)          2.097     4.176    my_vga/vcount[5]
    SLICE_X54Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.300 r  my_vga/noot_addr1_i_14/O
                         net (fo=1, routed)           0.000     4.300    my_vga/noot_addr1_i_14_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.833 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.833    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.959    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.198 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882     6.079    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.213    10.292 r  my_vga/noot_addr1/PCOUT[13]
                         net (fo=1, routed)           0.002    10.294    my_vga/noot_addr1_n_140
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457     8.191    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532     8.266    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.080     8.346    
                         clock uncertainty           -0.114     8.232    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.832    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 my_vga/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/noot_addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_vga rise@6.734ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 5.744ns (65.766%)  route 2.990ns (34.234%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.266 - 6.734 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575     1.575    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560     1.560    my_vga/clk_out1
    SLICE_X56Y18         FDRE                                         r  my_vga/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  my_vga/vcount_reg[5]/Q
                         net (fo=24, routed)          2.097     4.176    my_vga/vcount[5]
    SLICE_X54Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.300 r  my_vga/noot_addr1_i_14/O
                         net (fo=1, routed)           0.000     4.300    my_vga/noot_addr1_i_14_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.833 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.833    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.959    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.198 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882     6.079    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.213    10.292 r  my_vga/noot_addr1/PCOUT[14]
                         net (fo=1, routed)           0.002    10.294    my_vga/noot_addr1_n_139
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457     8.191    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532     8.266    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.080     8.346    
                         clock uncertainty           -0.114     8.232    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     6.832    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 my_vga/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/noot_addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_vga rise@6.734ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 5.744ns (65.766%)  route 2.990ns (34.234%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.266 - 6.734 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575     1.575    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560     1.560    my_vga/clk_out1
    SLICE_X56Y18         FDRE                                         r  my_vga/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  my_vga/vcount_reg[5]/Q
                         net (fo=24, routed)          2.097     4.176    my_vga/vcount[5]
    SLICE_X54Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.300 r  my_vga/noot_addr1_i_14/O
                         net (fo=1, routed)           0.000     4.300    my_vga/noot_addr1_i_14_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.833 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.833    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.959    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.198 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882     6.079    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.213    10.292 r  my_vga/noot_addr1/PCOUT[15]
                         net (fo=1, routed)           0.002    10.294    my_vga/noot_addr1_n_138
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457     8.191    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532     8.266    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.080     8.346    
                         clock uncertainty           -0.114     8.232    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     6.832    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 my_vga/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/noot_addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_vga rise@6.734ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 5.744ns (65.766%)  route 2.990ns (34.234%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.266 - 6.734 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575     1.575    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560     1.560    my_vga/clk_out1
    SLICE_X56Y18         FDRE                                         r  my_vga/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  my_vga/vcount_reg[5]/Q
                         net (fo=24, routed)          2.097     4.176    my_vga/vcount[5]
    SLICE_X54Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.300 r  my_vga/noot_addr1_i_14/O
                         net (fo=1, routed)           0.000     4.300    my_vga/noot_addr1_i_14_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.833 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.833    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.959    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.198 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882     6.079    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.213    10.292 r  my_vga/noot_addr1/PCOUT[16]
                         net (fo=1, routed)           0.002    10.294    my_vga/noot_addr1_n_137
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457     8.191    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532     8.266    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.080     8.346    
                         clock uncertainty           -0.114     8.232    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     6.832    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 my_vga/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/noot_addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_vga rise@6.734ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 5.744ns (65.766%)  route 2.990ns (34.234%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.266 - 6.734 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575     1.575    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560     1.560    my_vga/clk_out1
    SLICE_X56Y18         FDRE                                         r  my_vga/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  my_vga/vcount_reg[5]/Q
                         net (fo=24, routed)          2.097     4.176    my_vga/vcount[5]
    SLICE_X54Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.300 r  my_vga/noot_addr1_i_14/O
                         net (fo=1, routed)           0.000     4.300    my_vga/noot_addr1_i_14_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.833 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.833    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.959    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.198 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882     6.079    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.213    10.292 r  my_vga/noot_addr1/PCOUT[17]
                         net (fo=1, routed)           0.002    10.294    my_vga/noot_addr1_n_136
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457     8.191    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532     8.266    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.080     8.346    
                         clock uncertainty           -0.114     8.232    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     6.832    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 my_vga/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/noot_addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_vga rise@6.734ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 5.744ns (65.766%)  route 2.990ns (34.234%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 8.266 - 6.734 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575     1.575    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560     1.560    my_vga/clk_out1
    SLICE_X56Y18         FDRE                                         r  my_vga/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  my_vga/vcount_reg[5]/Q
                         net (fo=24, routed)          2.097     4.176    my_vga/vcount[5]
    SLICE_X54Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.300 r  my_vga/noot_addr1_i_14/O
                         net (fo=1, routed)           0.000     4.300    my_vga/noot_addr1_i_14_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.833 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.833    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.959    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.198 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882     6.079    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.213    10.292 r  my_vga/noot_addr1/PCOUT[18]
                         net (fo=1, routed)           0.002    10.294    my_vga/noot_addr1_n_135
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457     8.191    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532     8.266    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.080     8.346    
                         clock uncertainty           -0.114     8.232    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     6.832    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 -3.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.554     0.554    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y26         FDRE                                         r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.176     0.871    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y26         FDRE                                         r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.821     0.821    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y26         FDRE                                         r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.070     0.624    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 my_vga/sharp_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.126ns (29.588%)  route 0.300ns (70.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.643     0.643    my_vga/clk_out1
    DSP48_X1Y9           DSP48E1                                      r  my_vga/sharp_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     0.769 r  my_vga/sharp_addr_reg/P[7]
                         net (fo=1, routed)           0.300     1.069    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y3          RAMB36E1                                     r  my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.870     0.870    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.819    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_vga/sharp_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.126ns (29.450%)  route 0.302ns (70.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.643     0.643    my_vga/clk_out1
    DSP48_X1Y9           DSP48E1                                      r  my_vga/sharp_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     0.769 r  my_vga/sharp_addr_reg/P[10]
                         net (fo=1, routed)           0.302     1.071    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y3          RAMB36E1                                     r  my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.870     0.870    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.819    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_vga/sharp_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.126ns (29.410%)  route 0.302ns (70.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.643     0.643    my_vga/clk_out1
    DSP48_X1Y9           DSP48E1                                      r  my_vga/sharp_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     0.769 r  my_vga/sharp_addr_reg/P[2]
                         net (fo=1, routed)           0.302     1.072    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y3          RAMB36E1                                     r  my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.870     0.870    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.819    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 my_vga/sharp_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.126ns (29.342%)  route 0.303ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.643     0.643    my_vga/clk_out1
    DSP48_X1Y9           DSP48E1                                      r  my_vga/sharp_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     0.769 r  my_vga/sharp_addr_reg/P[6]
                         net (fo=1, routed)           0.303     1.073    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y3          RAMB36E1                                     r  my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.870     0.870    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.636    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.819    my_vga/my_sharp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 my_vga/notenbalk_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.126ns (29.284%)  route 0.304ns (70.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.643     0.643    my_vga/clk_out1
    DSP48_X1Y10          DSP48E1                                      r  my_vga/notenbalk_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     0.769 r  my_vga/notenbalk_addr_reg/P[4]
                         net (fo=22, routed)          0.304     1.073    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y5          RAMB36E1                                     r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.867     0.867    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.633    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.816    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 my_vga/notenbalk_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.126ns (29.256%)  route 0.305ns (70.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.643     0.643    my_vga/clk_out1
    DSP48_X1Y10          DSP48E1                                      r  my_vga/notenbalk_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     0.769 r  my_vga/notenbalk_addr_reg/P[9]
                         net (fo=22, routed)          0.305     1.074    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y5          RAMB36E1                                     r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.867     0.867    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.633    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.816    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 my_vga/notenbalk_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.126ns (29.216%)  route 0.305ns (70.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.643     0.643    my_vga/clk_out1
    DSP48_X1Y10          DSP48E1                                      r  my_vga/notenbalk_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     0.769 r  my_vga/notenbalk_addr_reg/P[0]
                         net (fo=22, routed)          0.305     1.074    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y5          RAMB36E1                                     r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.867     0.867    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.633    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.816    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 my_vga/notenbalk_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.126ns (29.120%)  route 0.307ns (70.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.643     0.643    my_vga/clk_out1
    DSP48_X1Y10          DSP48E1                                      r  my_vga/notenbalk_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     0.769 r  my_vga/notenbalk_addr_reg/P[1]
                         net (fo=22, routed)          0.307     1.076    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y5          RAMB36E1                                     r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.867     0.867    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.633    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     0.816    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 my_vga/notenbalk_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.126ns (29.003%)  route 0.308ns (70.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.643     0.643    my_vga/clk_out1
    DSP48_X1Y10          DSP48E1                                      r  my_vga/notenbalk_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     0.769 r  my_vga/notenbalk_addr_reg/P[11]
                         net (fo=22, routed)          0.308     1.078    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y5          RAMB36E1                                     r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.867     0.867    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.633    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.816    my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_vga
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { my_vga_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X2Y10     my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X2Y11     my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X2Y6      my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X2Y7      my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X2Y1      my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X2Y2      my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y8      my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X1Y8      my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y9      my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X1Y9      my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X31Y27     my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_60_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X54Y17     my_vga/vcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y17     my_vga/vcount_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X57Y32     my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_72_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X49Y25     my_vga/green_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X48Y24     my_vga/green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X49Y24     my_vga/green_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y24     my_vga/green_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X50Y24     my_vga/hcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X50Y26     my_vga/hcount_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X54Y17     my_vga/vcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y17     my_vga/vcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y27     my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X55Y27     my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X57Y32     my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_72_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X56Y27     my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_45_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X56Y27     my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_54_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X31Y27     my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/my_vga/my_notenbalk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_60_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X49Y25     my_vga/green_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X49Y25     my_vga/green_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_vga
  To Clock:  clkfbout_clk_wiz_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_vga
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my_vga_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    my_vga_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  my_vga_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  my_vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  my_vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  my_vga_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_clk_wiz_0_0
  To Clock:  clk_out1_clk_wiz_vga

Setup :          160  Failing Endpoints,  Worst Slack       -9.323ns,  Total Violation    -1446.674ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.323ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/noot_addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_vga rise@1670.034ns - clk_out1_microblaze_clk_wiz_0_0 rise@1670.000ns)
  Data Path Delay:        7.487ns  (logic 5.662ns (75.624%)  route 1.825ns (24.376%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 1671.565 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 1671.559 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                   1670.000  1670.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574  1671.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337  1668.238 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1669.904    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1670.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.559  1671.559    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456  1672.015 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=15, routed)          0.932  1672.948    my_vga/GPIO2_0_tri_o[4]
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.124  1673.072 r  my_vga/noot_addr1_i_15/O
                         net (fo=1, routed)           0.000  1673.072    my_vga/noot_addr1_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1673.584 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000  1673.584    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1673.701 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009  1673.710    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1673.949 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882  1674.831    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.213  1679.044 r  my_vga/noot_addr1/PCOUT[0]
                         net (fo=1, routed)           0.002  1679.046    my_vga/noot_addr1_n_153
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457  1671.491    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1668.361 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1669.943    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532  1671.565    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.000  1671.565    
                         clock uncertainty           -0.442  1671.123    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400  1669.723    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                       1669.723    
                         arrival time                       -1679.046    
  -------------------------------------------------------------------
                         slack                                 -9.323    

Slack (VIOLATED) :        -9.323ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/noot_addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_vga rise@1670.034ns - clk_out1_microblaze_clk_wiz_0_0 rise@1670.000ns)
  Data Path Delay:        7.487ns  (logic 5.662ns (75.624%)  route 1.825ns (24.376%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 1671.565 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 1671.559 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                   1670.000  1670.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574  1671.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337  1668.238 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1669.904    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1670.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.559  1671.559    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456  1672.015 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=15, routed)          0.932  1672.948    my_vga/GPIO2_0_tri_o[4]
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.124  1673.072 r  my_vga/noot_addr1_i_15/O
                         net (fo=1, routed)           0.000  1673.072    my_vga/noot_addr1_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1673.584 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000  1673.584    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1673.701 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009  1673.710    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1673.949 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882  1674.831    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.213  1679.044 r  my_vga/noot_addr1/PCOUT[10]
                         net (fo=1, routed)           0.002  1679.046    my_vga/noot_addr1_n_143
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457  1671.491    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1668.361 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1669.943    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532  1671.565    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.000  1671.565    
                         clock uncertainty           -0.442  1671.123    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400  1669.723    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                       1669.723    
                         arrival time                       -1679.046    
  -------------------------------------------------------------------
                         slack                                 -9.323    

Slack (VIOLATED) :        -9.323ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/noot_addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_vga rise@1670.034ns - clk_out1_microblaze_clk_wiz_0_0 rise@1670.000ns)
  Data Path Delay:        7.487ns  (logic 5.662ns (75.624%)  route 1.825ns (24.376%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 1671.565 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 1671.559 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                   1670.000  1670.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574  1671.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337  1668.238 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1669.904    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1670.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.559  1671.559    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456  1672.015 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=15, routed)          0.932  1672.948    my_vga/GPIO2_0_tri_o[4]
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.124  1673.072 r  my_vga/noot_addr1_i_15/O
                         net (fo=1, routed)           0.000  1673.072    my_vga/noot_addr1_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1673.584 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000  1673.584    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1673.701 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009  1673.710    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1673.949 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882  1674.831    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.213  1679.044 r  my_vga/noot_addr1/PCOUT[11]
                         net (fo=1, routed)           0.002  1679.046    my_vga/noot_addr1_n_142
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457  1671.491    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1668.361 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1669.943    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532  1671.565    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.000  1671.565    
                         clock uncertainty           -0.442  1671.123    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400  1669.723    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                       1669.723    
                         arrival time                       -1679.046    
  -------------------------------------------------------------------
                         slack                                 -9.323    

Slack (VIOLATED) :        -9.323ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/noot_addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_vga rise@1670.034ns - clk_out1_microblaze_clk_wiz_0_0 rise@1670.000ns)
  Data Path Delay:        7.487ns  (logic 5.662ns (75.624%)  route 1.825ns (24.376%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 1671.565 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 1671.559 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                   1670.000  1670.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574  1671.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337  1668.238 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1669.904    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1670.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.559  1671.559    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456  1672.015 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=15, routed)          0.932  1672.948    my_vga/GPIO2_0_tri_o[4]
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.124  1673.072 r  my_vga/noot_addr1_i_15/O
                         net (fo=1, routed)           0.000  1673.072    my_vga/noot_addr1_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1673.584 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000  1673.584    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1673.701 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009  1673.710    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1673.949 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882  1674.831    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.213  1679.044 r  my_vga/noot_addr1/PCOUT[12]
                         net (fo=1, routed)           0.002  1679.046    my_vga/noot_addr1_n_141
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457  1671.491    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1668.361 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1669.943    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532  1671.565    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.000  1671.565    
                         clock uncertainty           -0.442  1671.123    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400  1669.723    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                       1669.723    
                         arrival time                       -1679.046    
  -------------------------------------------------------------------
                         slack                                 -9.323    

Slack (VIOLATED) :        -9.323ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/noot_addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_vga rise@1670.034ns - clk_out1_microblaze_clk_wiz_0_0 rise@1670.000ns)
  Data Path Delay:        7.487ns  (logic 5.662ns (75.624%)  route 1.825ns (24.376%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 1671.565 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 1671.559 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                   1670.000  1670.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574  1671.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337  1668.238 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1669.904    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1670.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.559  1671.559    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456  1672.015 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=15, routed)          0.932  1672.948    my_vga/GPIO2_0_tri_o[4]
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.124  1673.072 r  my_vga/noot_addr1_i_15/O
                         net (fo=1, routed)           0.000  1673.072    my_vga/noot_addr1_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1673.584 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000  1673.584    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1673.701 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009  1673.710    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1673.949 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882  1674.831    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.213  1679.044 r  my_vga/noot_addr1/PCOUT[13]
                         net (fo=1, routed)           0.002  1679.046    my_vga/noot_addr1_n_140
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457  1671.491    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1668.361 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1669.943    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532  1671.565    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.000  1671.565    
                         clock uncertainty           -0.442  1671.123    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400  1669.723    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                       1669.723    
                         arrival time                       -1679.046    
  -------------------------------------------------------------------
                         slack                                 -9.323    

Slack (VIOLATED) :        -9.323ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/noot_addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_vga rise@1670.034ns - clk_out1_microblaze_clk_wiz_0_0 rise@1670.000ns)
  Data Path Delay:        7.487ns  (logic 5.662ns (75.624%)  route 1.825ns (24.376%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 1671.565 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 1671.559 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                   1670.000  1670.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574  1671.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337  1668.238 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1669.904    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1670.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.559  1671.559    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456  1672.015 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=15, routed)          0.932  1672.948    my_vga/GPIO2_0_tri_o[4]
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.124  1673.072 r  my_vga/noot_addr1_i_15/O
                         net (fo=1, routed)           0.000  1673.072    my_vga/noot_addr1_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1673.584 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000  1673.584    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1673.701 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009  1673.710    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1673.949 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882  1674.831    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.213  1679.044 r  my_vga/noot_addr1/PCOUT[14]
                         net (fo=1, routed)           0.002  1679.046    my_vga/noot_addr1_n_139
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457  1671.491    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1668.361 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1669.943    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532  1671.565    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.000  1671.565    
                         clock uncertainty           -0.442  1671.123    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400  1669.723    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                       1669.723    
                         arrival time                       -1679.046    
  -------------------------------------------------------------------
                         slack                                 -9.323    

Slack (VIOLATED) :        -9.323ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/noot_addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_vga rise@1670.034ns - clk_out1_microblaze_clk_wiz_0_0 rise@1670.000ns)
  Data Path Delay:        7.487ns  (logic 5.662ns (75.624%)  route 1.825ns (24.376%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 1671.565 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 1671.559 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                   1670.000  1670.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574  1671.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337  1668.238 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1669.904    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1670.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.559  1671.559    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456  1672.015 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=15, routed)          0.932  1672.948    my_vga/GPIO2_0_tri_o[4]
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.124  1673.072 r  my_vga/noot_addr1_i_15/O
                         net (fo=1, routed)           0.000  1673.072    my_vga/noot_addr1_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1673.584 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000  1673.584    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1673.701 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009  1673.710    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1673.949 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882  1674.831    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.213  1679.044 r  my_vga/noot_addr1/PCOUT[15]
                         net (fo=1, routed)           0.002  1679.046    my_vga/noot_addr1_n_138
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457  1671.491    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1668.361 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1669.943    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532  1671.565    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.000  1671.565    
                         clock uncertainty           -0.442  1671.123    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400  1669.723    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                       1669.723    
                         arrival time                       -1679.046    
  -------------------------------------------------------------------
                         slack                                 -9.323    

Slack (VIOLATED) :        -9.323ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/noot_addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_vga rise@1670.034ns - clk_out1_microblaze_clk_wiz_0_0 rise@1670.000ns)
  Data Path Delay:        7.487ns  (logic 5.662ns (75.624%)  route 1.825ns (24.376%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 1671.565 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 1671.559 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                   1670.000  1670.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574  1671.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337  1668.238 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1669.904    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1670.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.559  1671.559    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456  1672.015 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=15, routed)          0.932  1672.948    my_vga/GPIO2_0_tri_o[4]
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.124  1673.072 r  my_vga/noot_addr1_i_15/O
                         net (fo=1, routed)           0.000  1673.072    my_vga/noot_addr1_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1673.584 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000  1673.584    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1673.701 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009  1673.710    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1673.949 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882  1674.831    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.213  1679.044 r  my_vga/noot_addr1/PCOUT[16]
                         net (fo=1, routed)           0.002  1679.046    my_vga/noot_addr1_n_137
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457  1671.491    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1668.361 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1669.943    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532  1671.565    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.000  1671.565    
                         clock uncertainty           -0.442  1671.123    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400  1669.723    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                       1669.723    
                         arrival time                       -1679.046    
  -------------------------------------------------------------------
                         slack                                 -9.323    

Slack (VIOLATED) :        -9.323ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/noot_addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_vga rise@1670.034ns - clk_out1_microblaze_clk_wiz_0_0 rise@1670.000ns)
  Data Path Delay:        7.487ns  (logic 5.662ns (75.624%)  route 1.825ns (24.376%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 1671.565 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 1671.559 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                   1670.000  1670.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574  1671.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337  1668.238 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1669.904    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1670.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.559  1671.559    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456  1672.015 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=15, routed)          0.932  1672.948    my_vga/GPIO2_0_tri_o[4]
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.124  1673.072 r  my_vga/noot_addr1_i_15/O
                         net (fo=1, routed)           0.000  1673.072    my_vga/noot_addr1_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1673.584 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000  1673.584    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1673.701 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009  1673.710    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1673.949 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882  1674.831    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.213  1679.044 r  my_vga/noot_addr1/PCOUT[17]
                         net (fo=1, routed)           0.002  1679.046    my_vga/noot_addr1_n_136
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457  1671.491    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1668.361 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1669.943    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532  1671.565    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.000  1671.565    
                         clock uncertainty           -0.442  1671.123    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400  1669.723    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                       1669.723    
                         arrival time                       -1679.046    
  -------------------------------------------------------------------
                         slack                                 -9.323    

Slack (VIOLATED) :        -9.323ns  (required time - arrival time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/noot_addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_vga rise@1670.034ns - clk_out1_microblaze_clk_wiz_0_0 rise@1670.000ns)
  Data Path Delay:        7.487ns  (logic 5.662ns (75.624%)  route 1.825ns (24.376%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 1671.565 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 1671.559 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                   1670.000  1670.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574  1671.574    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337  1668.238 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1669.904    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1670.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        1.559  1671.559    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456  1672.015 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=15, routed)          0.932  1672.948    my_vga/GPIO2_0_tri_o[4]
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.124  1673.072 r  my_vga/noot_addr1_i_15/O
                         net (fo=1, routed)           0.000  1673.072    my_vga/noot_addr1_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1673.584 r  my_vga/noot_addr1_i_3/CO[3]
                         net (fo=1, routed)           0.000  1673.584    my_vga/noot_addr1_i_3_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1673.701 r  my_vga/noot_addr1_i_2/CO[3]
                         net (fo=1, routed)           0.009  1673.710    my_microblaze/noot_addr1[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1673.949 r  my_microblaze/noot_addr1_i_1/O[2]
                         net (fo=16, routed)          0.882  1674.831    my_vga/noot_addr1_0[2]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.213  1679.044 r  my_vga/noot_addr1/PCOUT[18]
                         net (fo=1, routed)           0.002  1679.046    my_vga/noot_addr1_n_135
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.457  1671.491    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1668.361 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1669.943    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         1.532  1671.565    my_vga/clk_out1
    DSP48_X1Y12          DSP48E1                                      r  my_vga/noot_addr_reg/CLK
                         clock pessimism              0.000  1671.565    
                         clock uncertainty           -0.442  1671.123    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400  1669.723    my_vga/noot_addr_reg
  -------------------------------------------------------------------
                         required time                       1669.723    
                         arrival time                       -1679.046    
  -------------------------------------------------------------------
                         slack                                 -9.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.186ns (19.336%)  route 0.776ns (80.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.553     0.553    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y24         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.776     1.470    my_vga/GPIO2_0_tri_o[18]
    SLICE_X48Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.515 r  my_vga/green[3]_i_1/O
                         net (fo=4, routed)           0.000     1.515    my_vga/green[3]_i_1_n_0
    SLICE_X48Y24         FDRE                                         r  my_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.820     0.820    my_vga/clk_out1
    SLICE_X48Y24         FDRE                                         r  my_vga/green_reg[1]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.442     1.262    
    SLICE_X48Y24         FDRE (Hold_fdre_C_D)         0.091     1.353    my_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.231ns (23.581%)  route 0.749ns (76.419%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.558     0.558    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.371     1.069    my_vga/GPIO2_0_tri_o[16]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.114 r  my_vga/blue[3]_i_5/O
                         net (fo=1, routed)           0.174     1.288    my_vga/blue[3]_i_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.333 r  my_vga/blue[3]_i_2/O
                         net (fo=6, routed)           0.204     1.537    my_vga/blue[3]_i_2_n_0
    SLICE_X48Y23         FDRE                                         r  my_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.821     0.821    my_vga/clk_out1
    SLICE_X48Y23         FDRE                                         r  my_vga/blue_reg[0]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.442     1.263    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.066     1.329    my_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.231ns (23.441%)  route 0.754ns (76.559%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.558     0.558    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.371     1.069    my_vga/GPIO2_0_tri_o[16]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.114 r  my_vga/blue[3]_i_5/O
                         net (fo=1, routed)           0.174     1.288    my_vga/blue[3]_i_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.333 r  my_vga/blue[3]_i_2/O
                         net (fo=6, routed)           0.210     1.543    my_vga/blue[3]_i_2_n_0
    SLICE_X48Y23         FDRE                                         r  my_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.821     0.821    my_vga/clk_out1
    SLICE_X48Y23         FDRE                                         r  my_vga/blue_reg[1]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.442     1.263    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.071     1.334    my_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.231ns (23.581%)  route 0.749ns (76.419%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.558     0.558    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.371     1.069    my_vga/GPIO2_0_tri_o[16]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.114 r  my_vga/blue[3]_i_5/O
                         net (fo=1, routed)           0.174     1.288    my_vga/blue[3]_i_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.333 r  my_vga/blue[3]_i_2/O
                         net (fo=6, routed)           0.204     1.537    my_vga/blue[3]_i_2_n_0
    SLICE_X48Y23         FDRE                                         r  my_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.821     0.821    my_vga/clk_out1
    SLICE_X48Y23         FDRE                                         r  my_vga/blue_reg[2]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.442     1.263    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.063     1.326    my_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.231ns (23.441%)  route 0.754ns (76.559%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.558     0.558    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y19         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.371     1.069    my_vga/GPIO2_0_tri_o[16]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.114 r  my_vga/blue[3]_i_5/O
                         net (fo=1, routed)           0.174     1.288    my_vga/blue[3]_i_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.333 r  my_vga/blue[3]_i_2/O
                         net (fo=6, routed)           0.210     1.543    my_vga/blue[3]_i_2_n_0
    SLICE_X48Y23         FDRE                                         r  my_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.821     0.821    my_vga/clk_out1
    SLICE_X48Y23         FDRE                                         r  my_vga/blue_reg[3]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.442     1.263    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.067     1.330    my_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.186ns (17.890%)  route 0.854ns (82.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.553     0.553    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y24         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.776     1.470    my_vga/GPIO2_0_tri_o[18]
    SLICE_X48Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.515 r  my_vga/green[3]_i_1/O
                         net (fo=4, routed)           0.078     1.592    my_vga/green[3]_i_1_n_0
    SLICE_X49Y24         FDRE                                         r  my_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.820     0.820    my_vga/clk_out1
    SLICE_X49Y24         FDRE                                         r  my_vga/green_reg[2]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.442     1.262    
    SLICE_X49Y24         FDRE (Hold_fdre_C_D)         0.070     1.332    my_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.186ns (17.395%)  route 0.883ns (82.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.553     0.553    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y25         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.474     1.167    my_vga/GPIO2_0_tri_o[17]
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.212 r  my_vga/red[3]_i_1/O
                         net (fo=4, routed)           0.410     1.622    my_vga/red[3]_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  my_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.821     0.821    my_vga/clk_out1
    SLICE_X51Y24         FDRE                                         r  my_vga/red_reg[3]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.442     1.263    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.076     1.339    my_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.186ns (16.844%)  route 0.918ns (83.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.553     0.553    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y25         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.474     1.167    my_vga/GPIO2_0_tri_o[17]
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.212 r  my_vga/red[3]_i_1/O
                         net (fo=4, routed)           0.445     1.657    my_vga/red[3]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  my_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.820     0.820    my_vga/clk_out1
    SLICE_X48Y25         FDRE                                         r  my_vga/red_reg[1]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.442     1.262    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.072     1.334    my_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.186ns (16.920%)  route 0.913ns (83.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.553     0.553    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y25         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.474     1.167    my_vga/GPIO2_0_tri_o[17]
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.212 r  my_vga/red[3]_i_1/O
                         net (fo=4, routed)           0.440     1.652    my_vga/red[3]_i_1_n_0
    SLICE_X49Y25         FDRE                                         r  my_vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.820     0.820    my_vga/clk_out1
    SLICE_X49Y25         FDRE                                         r  my_vga/red_reg[0]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.442     1.262    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.066     1.328    my_vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_microblaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.186ns (16.920%)  route 0.913ns (83.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.264ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.549     0.549    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  my_microblaze/microblaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    my_microblaze/microblaze_i/clk_wiz_0/inst/clk_out1_microblaze_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  my_microblaze/microblaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1908, routed)        0.553     0.553    my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y25         FDRE                                         r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  my_microblaze/microblaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.474     1.167    my_vga/GPIO2_0_tri_o[17]
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.212 r  my_vga/red[3]_i_1/O
                         net (fo=4, routed)           0.440     1.652    my_vga/red[3]_i_1_n_0
    SLICE_X49Y25         FDRE                                         r  my_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     0.817    my_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  my_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    my_vga_clk/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  my_vga_clk/inst/clkout1_buf/O
                         net (fo=110, routed)         0.820     0.820    my_vga/clk_out1
    SLICE_X49Y25         FDRE                                         r  my_vga/red_reg[2]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.442     1.262    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.063     1.325    my_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.327    





