
edif2ngd  -l "MachXO3L" -d LCMXO3L-6900C -path "C:/Users/Duncan/git/ForthCPU/impl1" -path "C:/Users/Duncan/git/ForthCPU"   "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.edn" "registers.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to registers.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 10 MB


edif2ngd  -l "MachXO3L" -d LCMXO3L-6900C -path "C:/Users/Duncan/git/ForthCPU/impl1" -path "C:/Users/Duncan/git/ForthCPU"   "C:/Users/Duncan/git/ForthCPU/impl1/ForthCPU_impl1.edi" "ForthCPU_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CLEANUP"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="RX_STOP_BIT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="RX_DATA_BITS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="RX_START_BIT"  />
Writing the design to ForthCPU_impl1.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 21 MB


ngdbuild  -a "MachXO3L" -d LCMXO3L-6900C  -p "C:/lscc/diamond/3.12/ispfpga/xo3c00a/data"  -p "C:/Users/Duncan/git/ForthCPU/impl1" -p "C:/Users/Duncan/git/ForthCPU"  "ForthCPU_impl1.ngo" "ForthCPU_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'ForthCPU_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   2184 blocks expanded
Complete the first expansion.
Writing 'ForthCPU_impl1.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 30 MB


map -a "MachXO3L" -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial   "ForthCPU_impl1.ngd" -o "ForthCPU_impl1_map.ncd" -pr "ForthCPU_impl1.prf" -mp "ForthCPU_impl1.mrp" -lpf "C:/Users/Duncan/git/ForthCPU/impl1/ForthCPU_impl1_synplify.lpf" -lpf "C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: ForthCPU_impl1.ngd
   Picdevice="LCMXO3L-6900C"

   Pictype="CABGA256"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3L-6900CCABGA256, Performance used: 5.

Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.

Running general design DRC...

Removing unused logic...

Optimizing...

5 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="PIN_RESETN_c"  />



Design Summary:
   Number of registers:    292 out of  7485 (4%)
      PFU registers:          287 out of  6864 (4%)
      PIO registers:            5 out of   621 (1%)
   Number of SLICEs:       957 out of  3432 (28%)
      SLICEs as Logic/ROM:    957 out of  3432 (28%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        272 out of  3432 (8%)
   Number of LUT4s:        1899 out of  6864 (28%)
      Number used as logic LUTs:        1355
      Number used as distributed RAM:     0
      Number used as ripple logic:      544
      Number used as shift registers:     0
   Number of PIO sites used: 63 + 4(JTAG) out of 207 (32%)
   Number of block RAMs:  26 out of 26 (100%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net PIN_CLK_X1_c: 204 loads, 187 rising, 17 falling (Driver: PIO PIN_CLK_X1 )
     Net coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i: 2 loads, 2 rising, 0 falling (Driver: coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i )
   Number of Clock Enables:  32
     Net mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa: 4 loads, 4 LSLICEs
     Net PIN_RESETN_c: 10 loads, 10 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa_1: 4 loads, 4 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/N_43_i: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa: 2 loads, 2 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_RNO[4]: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_RNO[5]: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_RNO[6]: 1 loads, 1 LSLICEs
     Net mcuResourcesInst.N_411: 1 loads, 0 LSLICEs
     Net mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa: 8 loads, 8 LSLICEs
     Net mcuResourcesInst/UARTInst/N_35: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/START_TX_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa: 8 loads, 8 LSLICEs
     Net mcuResourcesInst/UARTInst/DATA_AVAILABLE_R_1_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/N_318_i: 18 loads, 2 LSLICEs
     Net coreInst/EIX6: 1 loads, 1 LSLICEs
     Net DECODE_c: 10 loads, 10 LSLICEs
     Net coreInst/registerSequencerInst/N_387: 2 loads, 2 LSLICEs
     Net EXECUTE_c: 3 loads, 3 LSLICEs
     Net coreInst/registerSequencerInst/un1_FETCH_1_i: 2 loads, 2 LSLICEs
     Net coreInst/REGB_EN: 4 loads, 0 LSLICEs
     Net coreInst/REGA_EN: 4 loads, 0 LSLICEs
     Net COMMIT_c: 10 loads, 10 LSLICEs
     Net coreInst/programCounterInst/N_157_i: 9 loads, 9 LSLICEs
     Net coreInst/programCounterInst/N_410_i: 8 loads, 8 LSLICEs
     Net coreInst/programCounterInst/INTR05: 8 loads, 8 LSLICEs
     Net coreInst/programCounterInst/N_130_i: 9 loads, 9 LSLICEs
     Net coreInst/fullALUInst/ccRegs/CC_INT1_REG_0_sqmuxa: 2 loads, 2 LSLICEs
     Net coreInst/fullALUInst/ccRegs/CC_RUN_REG_0_sqmuxa: 2 loads, 2 LSLICEs
     Net coreInst/fullALUInst/ccRegs/CC_INT0_REG_0_sqmuxa: 3 loads, 3 LSLICEs
     Net boardInst/BPIN_LED6: 4 loads, 4 LSLICEs
   Number of local set/reset loads for net PIN_RESETN_c merged into GSR:  206
   Number of LSRs:  7
     Net PIN_RESETN_c: 28 loads, 0 LSLICEs
     Net mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa_0_a2_0_a4_RNIOK3C1: 4 loads, 4 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM: 9 loads, 9 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/un1_r_TX_Data_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8: 10 loads, 10 LSLICEs
     Net DECODE_c: 1 loads, 1 LSLICEs
     Net coreInst/DEBUG_ACTIVE: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net coreInst/ALUB_DATA[0]: 116 loads
     Net coreInst.ALUB_DATA[1]: 94 loads
     Net PIN_RESETN_c: 89 loads
     Net coreInst.ALUB_DATA[3]: 84 loads
     Net coreInst.ALUB_DATA[2]: 80 loads
     Net coreInst/N_332: 77 loads
     Net coreInst/ALU_OPX[1]: 61 loads
     Net coreInst/fullALUInst/ALUA_DATA[15]: 60 loads
     Net coreInst/ALU_OPX_i_1[0]: 59 loads
     Net coreInst/INSTRUCTION[9]: 54 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 73 MB

Dumping design to file ForthCPU_impl1_map.ncd.

trce -f "ForthCPU_impl1.mt" -o "ForthCPU_impl1.tw1" "ForthCPU_impl1_map.ncd" "ForthCPU_impl1.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sun Dec 03 12:54:38 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 4 nets, and 7007 connections (93.46% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sun Dec 03 12:54:39 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 4 nets, and 7168 connections (95.61% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 78 MB


mpartrce -p "ForthCPU_impl1.p2t" -f "ForthCPU_impl1.p3t" -tf "ForthCPU_impl1.pt" "ForthCPU_impl1_map.ncd" "ForthCPU_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "ForthCPU_impl1_map.ncd"
Sun Dec 03 12:54:39 2023

PAR: Place And Route Diamond (64-bit) 3.12.1.454.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 ForthCPU_impl1_map.ncd ForthCPU_impl1.dir/5_1.ncd ForthCPU_impl1.prf
Preference file: ForthCPU_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ForthCPU_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application par from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   63+4(JTAG)/336     20% used
                  63+4(JTAG)/207     32% bonded
   IOLOGIC            5/336           1% used

   SLICE            957/3432         27% used

   GSR                1/1           100% used
   EBR               26/26          100% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 2355
Number of Connections: 7497
 
    <postMsg mid="61061042" type="Warning" dynamic="1" navigation="0" arg0="MachXO3L"  />
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   16 out of 63 pins locked (25% locked).

The following 1 signal is selected to use the primary clock routing resources:
    PIN_CLK_X1_c (driver: PIN_CLK_X1, clk load #: 204)


The following 5 signals are selected to use the secondary clock routing resources:
    PIN_RESETN_c (driver: PIN_RESETN, clk load #: 0, sr load #: 28, ce load #: 10)
    mcuResourcesInst/N_318_i (driver: SLICE_635, clk load #: 0, sr load #: 0, ce load #: 18)
    DECODE_c (driver: coreInst/instructionPhaseDecoderInst/SLICE_273, clk load #: 0, sr load #: 1, ce load #: 10)
    mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 (driver: mcuResourcesInst/UARTInst/SLICE_922, clk load #: 0, sr load #: 10, ce load #: 0)
    COMMIT_c (driver: coreInst/instructionPhaseDecoderInst/SLICE_272, clk load #: 0, sr load #: 0, ce load #: 10)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="PIN_RESETN_c" arg1="Secondary" arg2="PIN_RESETN" arg3="B3" arg4="Secondary"  />
Signal PIN_RESETN_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
................
Finished Placer Phase 0.  REAL time: 6 secs 

Starting Placer Phase 1.
......................
Placer score = 692403.
Finished Placer Phase 1.  REAL time: 22 secs 

Starting Placer Phase 2.
.
Placer score =  684079
Finished Placer Phase 2.  REAL time: 23 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  General PIO: 1 out of 336 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "PIN_CLK_X1_c" from comp "PIN_CLK_X1" on CLK_PIN site "C8 (PT18A)", clk load = 204
  SECONDARY "PIN_RESETN_c" from comp "PIN_RESETN" on PIO site "B3 (PT9C)", clk load = 0, ce load = 10, sr load = 28
  SECONDARY "mcuResourcesInst/N_318_i" from F0 on comp "SLICE_635" on site "R21C20C", clk load = 0, ce load = 18, sr load = 0
  SECONDARY "DECODE_c" from Q0 on comp "coreInst/instructionPhaseDecoderInst/SLICE_273" on site "R14C18C", clk load = 0, ce load = 10, sr load = 1
  SECONDARY "mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8" from F0 on comp "mcuResourcesInst/UARTInst/SLICE_922" on site "R21C20D", clk load = 0, ce load = 0, sr load = 10
  SECONDARY "COMMIT_c" from Q0 on comp "coreInst/instructionPhaseDecoderInst/SLICE_272" on site "R21C18B", clk load = 0, ce load = 10, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 5 out of 8 (62%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   63 + 4(JTAG) out of 336 (19.9%) PIO sites used.
   63 + 4(JTAG) out of 207 (32.4%) bonded PIO sites used.
   Number of PIO comps: 63; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 4 / 51 (  7%)  | 3.3V       | -         |
| 1        | 8 / 52 ( 15%)  | 3.3V       | -         |
| 2        | 38 / 52 ( 73%) | 2.5V       | -         |
| 3        | 4 / 16 ( 25%)  | 3.3V       | -         |
| 4        | 7 / 16 ( 43%)  | 2.5V       | -         |
| 5        | 2 / 20 ( 10%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 21 secs 

Dumping design to file ForthCPU_impl1.dir/5_1.ncd.

0 connections routed; 7497 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i loads=2 clock_loads=2"  />

Completed router resource preassignment. Real time: 26 secs 

Start NBR router at 12:55:06 12/03/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 12:55:06 12/03/23

Start NBR section for initial routing at 12:55:06 12/03/23
Level 4, iteration 1
358(0.09%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.680ns/0.000ns; real time: 29 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 12:55:08 12/03/23
Level 4, iteration 1
156(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.832ns/0.000ns; real time: 30 secs 
Level 4, iteration 2
60(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.848ns/0.000ns; real time: 30 secs 
Level 4, iteration 3
33(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.848ns/0.000ns; real time: 30 secs 
Level 4, iteration 4
15(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.848ns/0.000ns; real time: 30 secs 
Level 4, iteration 5
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.848ns/0.000ns; real time: 30 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.848ns/0.000ns; real time: 30 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.848ns/0.000ns; real time: 30 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.848ns/0.000ns; real time: 30 secs 
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.848ns/0.000ns; real time: 31 secs 
Level 4, iteration 10
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.848ns/0.000ns; real time: 31 secs 
Level 4, iteration 11
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.848ns/0.000ns; real time: 31 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 12:55:10 12/03/23
Level 4, iteration 0
Level 4, iteration 1
1(0.00%) conflict; 5(0.07%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.101ns/0.000ns; real time: 36 secs 
Level 4, iteration 2
0(0.00%) conflict; 5(0.07%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.103ns/0.000ns; real time: 36 secs 
Level 4, iteration 0
0(0.00%) conflict; 5(0.07%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.404ns/0.000ns; real time: 36 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.404ns/0.000ns; real time: 36 secs 

Start NBR section for re-routing at 12:55:16 12/03/23
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.424ns/0.000ns; real time: 37 secs 

Start NBR section for post-routing at 12:55:16 12/03/23

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 8.848ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i loads=2 clock_loads=2"  />

Total CPU time 37 secs 
Total REAL time: 39 secs 
Completely routed.
End of route.  7497 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file ForthCPU_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 8.848
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.108
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 37 secs 
Total REAL time to completion: 40 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "ForthCPU_impl1.pt" -o "ForthCPU_impl1.twr" "ForthCPU_impl1.ncd" "ForthCPU_impl1.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sun Dec 03 12:55:20 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 4 nets, and 7187 connections (95.87% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sun Dec 03 12:55:20 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 4 nets, and 7187 connections (95.87% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 80 MB


tmcheck -par "ForthCPU_impl1.par" 

bitgen -f "ForthCPU_impl1.t2b" -w "ForthCPU_impl1.ncd"  "ForthCPU_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file ForthCPU_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from ForthCPU_impl1.prf.
    <postMsg mid="1083781" type="Warning" dynamic="1" navigation="0" arg0="MachXO3L"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                       EXTERNAL  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "ForthCPU_impl1.bit".
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 297 MB
