Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: chip.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "chip.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "chip"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : chip
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\synchronizer.v" into library work
Parsing module <synchronizer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\serializer.v" into library work
Parsing module <serializer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\Sequencer.v" into library work
Parsing module <Sequencer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_mux.v" into library work
Parsing module <i2si_mux>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_deserializer.v" into library work
Parsing module <i2si_deserializer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_bist_gen.v" into library work
Parsing module <i2si_bist_gen>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\I2C_Serializer.v" into library work
Parsing module <I2C_Serializer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\Deserializer.v" into library work
Parsing module <Deserializer>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_out.v" into library work
Parsing module <i2s_out>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_in.v" into library work
Parsing module <i2s_in>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2c.v" into library work
Parsing module <i2c>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v" into library work
Parsing module <filter>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip_reg.v" into library work
Parsing module <chip_reg>.
Analyzing Verilog file "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip.v" into library work
Parsing module <chip>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <chip>.

Elaborating module <i2s_in>.

Elaborating module <synchronizer>.

Elaborating module <i2si_deserializer>.

Elaborating module <i2si_bist_gen>.

Elaborating module <i2si_mux>.

Elaborating module <fifo(DATA_SIZE=32,BUF_WIDTH=3)>.

Elaborating module <i2s_out>.

Elaborating module <serializer>.

Elaborating module <filter>.
WARNING:HDLCompiler:1499 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\filter.v" Line 10: Empty module <filter> remains a black box.

Elaborating module <chip_reg>.
WARNING:HDLCompiler:1499 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip_reg.v" Line 10: Empty module <chip_reg> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip.v" Line 1191: Assignment to rf_soft_reset ignored, since the identifier is never used

Elaborating module <i2c>.

Elaborating module <Deserializer>.

Elaborating module <Sequencer>.

Elaborating module <I2C_Serializer>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <chip>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip.v".
INFO:Xst:3210 - "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\chip.v" line 1179: Output port <rf_soft_reset> of the instance <Register> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <chip> synthesized.

Synthesizing Unit <i2s_in>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_in.v".
    Found 1-bit register for signal <ro_fifo_overrun>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <i2s_in> synthesized.

Synthesizing Unit <synchronizer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\synchronizer.v".
    Found 4-bit register for signal <ws_vec>.
    Found 4-bit register for signal <sd_vec>.
    Found 3-bit register for signal <sck_vec>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <synchronizer> synthesized.

Synthesizing Unit <i2si_deserializer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_deserializer.v".
    Found 1-bit register for signal <in_left>.
    Found 16-bit register for signal <out_lft>.
    Found 16-bit register for signal <out_rgt>.
    Found 1-bit register for signal <armed1>.
    Found 1-bit register for signal <armed2>.
    Found 1-bit register for signal <active>.
    Found 1-bit register for signal <in_left_delay>.
    Found 1-bit register for signal <out_xfc>.
    Found 1-bit register for signal <ws_d>.
    Found 2-bit register for signal <rst_n_vec>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <i2si_deserializer> synthesized.

Synthesizing Unit <i2si_bist_gen>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_bist_gen.v".
    Found 5-bit register for signal <sck_count>.
    Found 32-bit register for signal <i2si_bist_out_data>.
    Found 1-bit register for signal <bist_active>.
    Found 5-bit adder for signal <sck_count[4]_GND_6_o_add_3_OUT> created at line 53.
    Found 16-bit adder for signal <i2si_bist_out_data[15]_GND_6_o_add_12_OUT> created at line 97.
    Found 16-bit comparator lessequal for signal <n0014> created at line 85
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <i2si_bist_gen> synthesized.

Synthesizing Unit <i2si_mux>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2si_mux.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <i2si_mux> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\fifo.v".
        DATA_SIZE = 32
        BUF_WIDTH = 3
    Found 32-bit register for signal <fifo_out_data>.
    Found 3-bit register for signal <wr_ptr>.
    Found 3-bit register for signal <rd_ptr>.
    Found 4-bit register for signal <fifo_counter>.
    Found 4-bit subtractor for signal <fifo_counter[3]_GND_9_o_sub_4_OUT> created at line 61.
    Found 4-bit adder for signal <fifo_counter[3]_GND_9_o_add_2_OUT> created at line 57.
    Found 3-bit adder for signal <wr_ptr[2]_GND_9_o_add_15_OUT> created at line 105.
    Found 3-bit adder for signal <rd_ptr[2]_GND_9_o_add_17_OUT> created at line 110.
    Found 8x32-bit dual-port RAM <Mram_buf_mem> for signal <buf_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo> synthesized.

Synthesizing Unit <i2s_out>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2s_out.v".
    Found 1-bit register for signal <ro_fifo_underrun>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <i2s_out> synthesized.

Synthesizing Unit <serializer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\serializer.v".
    Found 1-bit register for signal <LR>.
    Found 16-bit register for signal <lft_data>.
    Found 16-bit register for signal <rgt_data>.
    Found 4-bit register for signal <bit_count>.
    Found 1-bit register for signal <serializer_active>.
    Found 1-bit register for signal <i2so_ws>.
    Found 1-bit register for signal <i2so_sd>.
    Found 1-bit register for signal <filt_i2so_rts_delay>.
    Found 4-bit subtractor for signal <bit_count[3]_GND_11_o_sub_7_OUT> created at line 107.
    Found 1-bit 16-to-1 multiplexer for signal <bit_count[3]_lft_data[15]_Mux_12_o> created at line 132.
    Found 1-bit 16-to-1 multiplexer for signal <bit_count[3]_rgt_data[15]_Mux_13_o> created at line 137.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <serializer> synthesized.

Synthesizing Unit <i2c>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\i2c.v".
    Summary:
	no macro.
Unit <i2c> synthesized.

Synthesizing Unit <Deserializer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\Deserializer.v".
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <stop_out>.
    Found 1-bit register for signal <i2c_scl>.
    Found 1-bit register for signal <sda_p1>.
    Found 1-bit register for signal <sda_p2>.
    Found 1-bit register for signal <i2c_sda>.
    Found 1-bit register for signal <Q_sda>.
    Found 1-bit register for signal <Q_scl>.
    Found 1-bit register for signal <scl_state>.
    Found 2-bit register for signal <deserial_state>.
    Found 1-bit register for signal <got_slave_addr>.
    Found 8-bit register for signal <incoming_slave_addr>.
    Found 4-bit register for signal <bit_counter_slave_addr>.
    Found 1-bit register for signal <slave_ack>.
    Found 1-bit register for signal <i2c_RW>.
    Found 1-bit register for signal <slave_addr_stop>.
    Found 1-bit register for signal <i2c_ack>.
    Found 4-bit register for signal <bit_counter_burst_addr>.
    Found 1-bit register for signal <i2c_addr<10>>.
    Found 1-bit register for signal <i2c_addr<9>>.
    Found 1-bit register for signal <i2c_addr<8>>.
    Found 1-bit register for signal <i2c_addr<7>>.
    Found 1-bit register for signal <i2c_addr<6>>.
    Found 1-bit register for signal <i2c_addr<5>>.
    Found 1-bit register for signal <i2c_addr<4>>.
    Found 1-bit register for signal <i2c_addr<3>>.
    Found 1-bit register for signal <i2c_addr<2>>.
    Found 1-bit register for signal <i2c_addr<1>>.
    Found 1-bit register for signal <i2c_addr<0>>.
    Found 1-bit register for signal <got_addr>.
    Found 1-bit register for signal <got_addr2>.
    Found 1-bit register for signal <addr_ack>.
    Found 1-bit register for signal <addr_xfc>.
    Found 1-bit register for signal <addr_ack2>.
    Found 8-bit register for signal <serial_data>.
    Found 4-bit register for signal <bit_counter_data>.
    Found 1-bit register for signal <got_data>.
    Found 1-bit register for signal <data_xfc>.
    Found 1-bit register for signal <scl_p1>.
    Found 1-bit register for signal <sda_state>.
    Found finite state machine <FSM_0> for signal <bit_counter_slave_addr>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 54                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bit_counter_burst_addr>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 67                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <deserial_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bit_counter_data>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 58                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 9-to-1 multiplexer for signal <bit_counter_slave_addr[3]_incoming_slave_addr[7]_wide_mux_20_OUT> created at line 201.
    Found 8-bit 8-to-1 multiplexer for signal <_n0408> created at line 487.
    Found 7-bit comparator equal for signal <incoming_slave_addr[7]_slave_addr[6]_equal_28_o> created at line 263
    Summary:
	inferred  50 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <Deserializer> synthesized.

Synthesizing Unit <Sequencer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\Sequencer.v".
    Found 11-bit register for signal <i2c_addr_out>.
    Found 11-bit register for signal <addr_increment>.
    Found 11-bit register for signal <i2c_addr_write>.
    Found 8-bit register for signal <i2c_data_out>.
    Found 1-bit register for signal <i2c_op>.
    Found 1-bit register for signal <i2c_xfc>.
    Found 1-bit register for signal <stop_read>.
    Found 1-bit register for signal <Q_data>.
    Found 1-bit register for signal <xfc_ready>.
    Found 1-bit register for signal <Q_addr>.
    Found 11-bit adder for signal <i2c_addr_write[10]_addr_increment[10]_add_1_OUT> created at line 115.
    Found 11-bit adder for signal <addr_increment[10]_GND_18_o_add_2_OUT> created at line 128.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <Sequencer> synthesized.

Synthesizing Unit <I2C_Serializer>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\chip\I2C_Serializer.v".
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <Q_scl>.
    Found 8-bit register for signal <data_read>.
    Found 1-bit register for signal <serialize_data_ready>.
    Found 1-bit register for signal <i2c_sda_out>.
    Found 1-bit register for signal <serialize_done>.
    Found 4-bit register for signal <serialize_bit_counter>.
    Found 1-bit register for signal <first_data_bit_ready>.
    Found 1-bit register for signal <serialize_ack_done>.
    Found 1-bit register for signal <Q_sda>.
    Found 1-bit register for signal <scl_state>.
    Found finite state machine <FSM_4> for signal <serialize_bit_counter>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 40                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <_n0121> created at line 158.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_Serializer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x32-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 11
 11-bit adder                                          : 2
 16-bit adder                                          : 1
 3-bit adder                                           : 4
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
# Registers                                            : 90
 1-bit register                                        : 64
 11-bit register                                       : 3
 16-bit register                                       : 4
 2-bit register                                        : 1
 3-bit register                                        : 5
 32-bit register                                       : 3
 4-bit register                                        : 5
 5-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 2
 16-bit comparator lessequal                           : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 36
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 15
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 8-to-1 multiplexer                              : 1
 8-bit 9-to-1 multiplexer                              : 1
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <stop_out> in Unit <i2c_top_deserializer> is equivalent to the following FF/Latch, which will be removed : <stop> 

Synthesizing (advanced) Unit <Sequencer>.
The following registers are absorbed into counter <addr_increment>: 1 register on signal <addr_increment>.
Unit <Sequencer> synthesized (advanced).

Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <fifo_counter>: 1 register on signal <fifo_counter>.
INFO:Xst:3217 - HDL ADVISOR - Register <fifo_out_data> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_buf_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <_n0072>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <i2si_bist_gen>.
The following registers are absorbed into counter <sck_count>: 1 register on signal <sck_count>.
Unit <i2si_bist_gen> synthesized (advanced).

Synthesizing (advanced) Unit <serializer>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <serializer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x32-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 16-bit adder                                          : 1
# Counters                                             : 9
 11-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit down counter                                    : 1
 4-bit updown counter                                  : 2
 5-bit up counter                                      : 1
# Registers                                            : 291
 Flip-Flops                                            : 291
# Comparators                                          : 2
 16-bit comparator lessequal                           : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 34
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 15
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 8-to-1 multiplexer                              : 1
 8-bit 9-to-1 multiplexer                              : 1
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <stop> in Unit <Deserializer> is equivalent to the following FF/Latch, which will be removed : <stop_out> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/i2c_top_deserializer/FSM_3> on signal <deserial_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/i2c_top_deserializer/FSM_0> on signal <bit_counter_slave_addr[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/i2c_top_deserializer/FSM_1> on signal <bit_counter_burst_addr[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/i2c_top_deserializer/FSM_2> on signal <bit_counter_data[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
 0111  | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2C/i2c_top_serializer/FSM_4> on signal <serialize_bit_counter[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
 0111  | 111
-------------------

Optimizing unit <chip> ...

Optimizing unit <Deserializer> ...

Optimizing unit <I2C_Serializer> ...

Optimizing unit <Sequencer> ...

Optimizing unit <i2s_in> ...

Optimizing unit <i2si_bist_gen> ...

Optimizing unit <synchronizer> ...

Optimizing unit <i2si_deserializer> ...

Optimizing unit <fifo> ...

Optimizing unit <serializer> ...
INFO:Xst:2261 - The FF/Latch <I2C/i2c_top_deserializer/bit_counter_slave_addr_FSM_FFd1> in Unit <chip> is equivalent to the following FF/Latch, which will be removed : <I2C/i2c_top_deserializer/got_slave_addr> 
INFO:Xst:2261 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_12> in Unit <chip> is equivalent to the following 3 FFs/Latches, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_15> <I2S_Input/Bist/i2si_bist_out_data_14> <I2S_Input/Bist/i2si_bist_out_data_13> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_0> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_16> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_1> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_17> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_2> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_18> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_3> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_19> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_4> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_20> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_5> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_21> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_6> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_22> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_7> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_23> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_8> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_24> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_9> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_25> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_10> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_26> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_11> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_27> 
INFO:Xst:3203 - The FF/Latch <I2S_Input/Bist/i2si_bist_out_data_12> in Unit <chip> is the opposite to the following FF/Latch, which will be removed : <I2S_Input/Bist/i2si_bist_out_data_29> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block chip, actual ratio is 0.
FlipFlop I2C/i2c_top_deserializer/data_xfc has been replicated 1 time(s)
FlipFlop I2C/i2c_top_deserializer/stop has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <chip> :
	Found 3-bit shift register for signal <I2C/i2c_top_deserializer/i2c_sda>.
	Found 2-bit shift register for signal <I2C/i2c_top_deserializer/i2c_scl>.
	Found 4-bit shift register for signal <I2S_Input/Synchronizer/sd_vec_3>.
	Found 4-bit shift register for signal <I2S_Input/Synchronizer/ws_vec_3>.
Unit <chip> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 318
 Flip-Flops                                            : 318
# Shift Registers                                      : 4
 2-bit shift register                                  : 1
 3-bit shift register                                  : 1
 4-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : chip.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 490
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 8
#      LUT2                        : 57
#      LUT3                        : 80
#      LUT4                        : 85
#      LUT5                        : 56
#      LUT6                        : 101
#      MUXCY                       : 42
#      MUXF7                       : 5
#      MUXF8                       : 2
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 327
#      FD                          : 18
#      FDC                         : 18
#      FDCE                        : 212
#      FDE                         : 4
#      FDP                         : 5
#      FDPE                        : 11
#      FDR                         : 43
#      FDRE                        : 16
# RAMS                             : 64
#      RAM32X1D                    : 64
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 9
#      OBUF                        : 4
# Others                           : 2
#      chip_reg                    : 1
#      filter                      : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             327  out of  126800     0%  
 Number of Slice LUTs:                  534  out of  63400     0%  
    Number used as Logic:               402  out of  63400     0%  
    Number used as Memory:              132  out of  19000     0%  
       Number used as RAM:              128
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    602
   Number with an unused Flip Flop:     275  out of    602    45%  
   Number with an unused LUT:            68  out of    602    11%  
   Number of fully used LUT-FF pairs:   259  out of    602    43%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)                      | Load  |
-----------------------------------------------------------------------------------------+--------------------------------------------+-------+
clk                                                                                      | BUFGP                                      | 392   |
I2C/i2c_top_deserializer/i2c_scl_neg_pulse(I2C/i2c_top_deserializer/i2c_scl_neg_pulse1:O)| NONE(*)(I2C/i2c_top_deserializer/scl_state)| 1     |
I2C/i2c_top_deserializer/i2c_sda_neg_pulse(I2C/i2c_top_deserializer/i2c_sda_neg_pulse1:O)| NONE(*)(I2C/i2c_top_deserializer/sda_state)| 1     |
I2C/i2c_top_serializer/i2c_scl_neg_pulse(I2C/i2c_top_serializer/i2c_scl_neg_pulse1:O)    | NONE(*)(I2C/i2c_top_serializer/scl_state)  | 1     |
-----------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.337ns (Maximum Frequency: 427.808MHz)
   Minimum input arrival time before clock: 1.975ns
   Maximum output required time after clock: 1.437ns
   Maximum combinational path delay: 0.441ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.337ns (frequency: 427.808MHz)
  Total number of paths / destination ports: 6085 / 1105
-------------------------------------------------------------------------
Delay:               2.337ns (Levels of Logic = 3)
  Source:            I2C/i2c_top_sequencer/Q_addr (FF)
  Destination:       I2C/i2c_top_sequencer/i2c_addr_out_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: I2C/i2c_top_sequencer/Q_addr to I2C/i2c_top_sequencer/i2c_addr_out_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.361   0.411  I2C/i2c_top_sequencer/Q_addr (I2C/i2c_top_sequencer/Q_addr)
     LUT2:I0->O            3   0.097   0.521  I2C/i2c_top_sequencer/_n0235_inv11 (I2C/i2c_top_sequencer/_n0235_inv1)
     LUT6:I3->O            9   0.097   0.332  I2C/i2c_top_sequencer/_n0206_inv1 (I2C/i2c_top_sequencer/_n0206_inv)
     LUT4:I3->O           11   0.097   0.326  I2C/i2c_top_sequencer/_n0153_inv1 (I2C/i2c_top_sequencer/_n0153_inv)
     FDCE:CE                   0.095          I2C/i2c_top_sequencer/i2c_addr_out_0
    ----------------------------------------
    Total                      2.337ns (0.747ns logic, 1.590ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1073 / 480
-------------------------------------------------------------------------
Offset:              1.975ns (Levels of Logic = 5)
  Source:            i2c_addr_bits<2> (PAD)
  Destination:       I2C/i2c_top_deserializer/slave_ack (FF)
  Destination Clock: clk rising

  Data Path: i2c_addr_bits<2> to I2C/i2c_top_deserializer/slave_ack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.683  i2c_addr_bits_2_IBUF (i2c_addr_bits_2_IBUF)
     LUT5:I0->O            1   0.097   0.295  I2C/i2c_top_deserializer/incoming_slave_addr[7]_slave_addr[6]_equal_28_o7_SW0 (N26)
     LUT6:I5->O            2   0.097   0.299  I2C/i2c_top_deserializer/incoming_slave_addr[7]_slave_addr[6]_equal_28_o7 (I2C/i2c_top_deserializer/incoming_slave_addr[7]_slave_addr[6]_equal_28_o)
     LUT6:I5->O            2   0.097   0.299  I2C/i2c_top_deserializer/_n0436 (I2C/i2c_top_deserializer/_n0436)
     LUT4:I3->O            1   0.097   0.000  I2C/i2c_top_deserializer/slave_ack_glue_set (I2C/i2c_top_deserializer/slave_ack_glue_set)
     FDR:D                     0.008          I2C/i2c_top_deserializer/slave_ack
    ----------------------------------------
    Total                      1.975ns (0.397ns logic, 1.578ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I2C/i2c_top_serializer/i2c_scl_neg_pulse'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.045ns (Levels of Logic = 2)
  Source:            i2c_scl (PAD)
  Destination:       I2C/i2c_top_serializer/scl_state (FF)
  Destination Clock: I2C/i2c_top_serializer/i2c_scl_neg_pulse rising

  Data Path: i2c_scl to I2C/i2c_top_serializer/scl_state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.318  i2c_scl_IBUF (i2c_scl_IBUF)
     LUT2:I1->O            1   0.097   0.279  I2C/i2c_top_serializer/i2c_scl_pos_pulse1 (I2C/i2c_top_serializer/i2c_scl_pos_pulse)
     FDPE:PRE                  0.349          I2C/i2c_top_serializer/scl_state
    ----------------------------------------
    Total                      1.045ns (0.447ns logic, 0.598ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 67 / 61
-------------------------------------------------------------------------
Offset:              1.437ns (Levels of Logic = 1)
  Source:            I2S_Output/i2so_Fifo/fifo_counter_3 (FF)
  Destination:       Filter:aud_out_rtr (PAD)
  Source Clock:      clk rising

  Data Path: I2S_Output/i2so_Fifo/fifo_counter_3 to Filter:aud_out_rtr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.361   0.593  I2S_Output/i2so_Fifo/fifo_counter_3 (I2S_Output/i2so_Fifo/fifo_counter_3)
     LUT4:I0->O           32   0.097   0.386  I2S_Output/i2so_Fifo/fifo_inp_rtr1 (filt_rtr)
    filter:aud_out_rtr         0.000          Filter
    ----------------------------------------
    Total                      1.437ns (0.458ns logic, 0.979ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8202 / 8202
-------------------------------------------------------------------------
Delay:               0.441ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       Filter:clk (PAD)

  Data Path: clk to Filter:clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          392   0.000   0.441  clk_BUFGP (clk_BUFGP)
    filter:clk                 0.000          Filter
    ----------------------------------------
    Total                      0.441ns (0.000ns logic, 0.441ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock I2C/i2c_top_deserializer/i2c_scl_neg_pulse
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.553|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2C/i2c_top_deserializer/i2c_sda_neg_pulse
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.484|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I2C/i2c_top_serializer/i2c_scl_neg_pulse
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.480|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
I2C/i2c_top_deserializer/i2c_scl_neg_pulse|    0.845|         |         |         |
I2C/i2c_top_deserializer/i2c_sda_neg_pulse|    1.480|         |         |         |
I2C/i2c_top_serializer/i2c_scl_neg_pulse  |    0.845|         |         |         |
clk                                       |    2.337|         |         |         |
------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.31 secs
 
--> 

Total memory usage is 433924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   1 filtered)
Number of infos    :   20 (   0 filtered)

